# Microsemi NMAT TXT File

# Version: 2022.1 2022.1.0.10

# Design Name: Top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS_ES , Package: FCG1152 , Speed grade: -1 

# Date generated: Sun May 21 19:51:21 2023 


#
# I/O constraints
#

set_io ADC_sdio A7
set_io DBGport_0 AA3
set_io DBGport_1 AB5
set_io DBGport_2 AA5
set_io DBGport_3 W4
set_io DBGport_4 AA4
set_io DBGport_5 AB6
set_io DBGport_6 V3
set_io DBGport_7 V4
set_io LED_1 U11
set_io LED_2 T5
set_io LED_3 W8
set_io LED_4 W9
set_io RX_0 U7
set_io RX_1 AA9
set_io TX_0 V9
set_io TX_1 W5

#
# Core cell constraints
#

set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[10] 1250 175
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 1134 198
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 986 166
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[6] 1497 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 979 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 994 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1203 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1099 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1463 196
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[33] 1169 193
set_location Data_Block_0/Communication_Builder_0/next_state_1[1] 1243 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 976 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 933 160
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[0] 1107 190
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[33] 769 180
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[1] 1021 229
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 1062 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1118 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1569 202
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[5] 992 192
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[4] 1212 201
set_location Controler_0/ADI_SPI_0/addr_counter[19] 1136 184
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[2] 960 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 956 156
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 1069 207
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[0] 1350 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect 1175 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[12] 1249 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[7] 1207 180
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 909 157
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1 1151 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1603 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1546 174
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[0] 1270 211
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto13_2 1031 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 217 255
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 475 330
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 2286 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1451 190
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[10] 879 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 980 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1600 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1529 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[12] 1201 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 1070 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1338 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1022 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[4] 1131 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[2] 1571 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 984 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 956 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 928 154
set_location Controler_0/ADI_SPI_0/data_counter[12] 1141 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1448 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[4] 1215 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout 1046 201
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_o2_1[6] 1090 171
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[3] 1326 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1141 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 1058 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1607 193
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[1] 911 157
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 877 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1609 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1455 193
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[16] 912 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[0] 1355 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 1059 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[24] 1261 160
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_10[0] 1119 174
set_location UART_Protocol_1/mko_0/counter[20] 612 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[5] 916 202
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 762 210
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[6] 1030 229
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[3] 1120 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1468 208
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[7] 1395 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 1164 201
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_18 1145 168
set_location Controler_0/ADI_SPI_0/data_counter[25] 1154 166
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 903 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1152 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1608 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[0] 1101 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[11] 1167 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[24] 1122 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 1014 150
set_location UART_Protocol_1/mko_0/counter[9] 601 172
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3[3] 1183 189
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[11] 1539 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1335 175
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 903 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[9] 1196 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[2] 1227 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1196 199
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[11] 1587 184
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector6 1124 192
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[2] 964 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 962 166
set_location UART_Protocol_1/mko_0/counter[24] 616 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNILLJF1 1532 192
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_2 912 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1422 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[10] 1264 195
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[26] 1451 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1327 184
set_location Data_Block_0/Communication_Builder_0/state_reg[0] 1238 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1045 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 935 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[0] 1099 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1042 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1035 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1026 186
set_location Controler_0/Communication_CMD_MUX_0/state_reg_ns_0_a2_0_a2[0] 1090 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 992 139
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[19] 1255 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[4] 1131 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIPGCV 1166 198
set_location Controler_0/Command_Decoder_0/counter[28] 1048 172
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[31] 903 151
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_0_a2_0 1138 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1038 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1873 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[17] 1278 297
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[12] 891 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[9] 1238 168
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 885 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1468 202
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[15] 1304 202
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect 967 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1021 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1201 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 989 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1016 184
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[27] 1181 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1419 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1086 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2255 225
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[5] 1256 169
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[28] 1064 165
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[8] 1185 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 1012 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1275 238
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[30] 1062 151
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[0] 1255 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[56] 1544 183
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[8] 1401 172
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 992 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1444 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[23] 1074 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1299 42
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[3] 916 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1123 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[4] 1241 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 981 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[5] 1586 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 1133 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1381 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[1] 1116 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1465 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1033 183
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 1076 198
set_location Controler_0/ADI_SPI_0/addr_counter[10] 1127 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 991 96
set_location Controler_0/REGISTERS_0/state_reg[4] 1084 169
set_location UART_Protocol_0/mko_0/counter[19] 754 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1508 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 975 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1402 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1561 202
set_location Controler_0/ADI_SPI_0/data_counter[21] 1150 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 1048 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1764 261
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_c1 1003 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1201 193
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[24] 1168 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1050 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1060 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1035 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 1025 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1553 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 985 156
set_location Controler_0/REGISTERS_0/state_reg_RNO[0] 1082 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 985 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 1011 154
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[11] 1149 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[16] 1181 171
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 1082 202
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 1120 202
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[7] 1214 181
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[1] 963 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1198 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 1062 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1143 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 1056 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1142 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1126 181
set_location Controler_0/ADI_SPI_0/tx_data_buffer[3] 1109 169
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[3] 1228 202
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[3] 1346 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 964 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 954 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_i_x2_0_x2 1113 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1333 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[6] 1162 184
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_11 1254 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 1141 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[4] 1098 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1543 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1085 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1318 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[10] 1234 174
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[2] 1106 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1037 196
set_location Controler_0/ADI_SPI_0/data_counter[15] 1144 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1516 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1313 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[18] 1078 169
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[12] 1100 166
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[5] 1265 229
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 984 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1048 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNI260D1 979 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1170 342
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 936 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1057 190
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[1] 1349 195
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 984 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1458 193
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[4] 1537 282
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 990 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[36] 946 150
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[6] 1282 207
set_location Controler_0/ADI_SPI_0/rx_data_buffer[1] 1106 172
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 744 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[38] 938 156
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 1068 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 995 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1014 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1031 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 960 169
set_location Controler_0/ADI_SPI_0/addr_counter[9] 1126 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 926 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[8] 1092 168
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[8] 1402 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 980 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1022 186
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 1135 208
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 1012 174
set_location Controler_0/Answer_Encoder_0/state_reg_Z[1] 1111 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 1116 207
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 1073 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 1054 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1047 160
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 992 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1140 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39] 1016 150
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 975 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1417 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.finite_event_counter8 1258 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[19] 1256 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[5] 1341 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 2189 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1057 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1442 189
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2_0 1176 168
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_RNO[0] 908 168
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI3QD7[6] 1051 207
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1039 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1027 183
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 1047 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1109 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 2202 192
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_0_a2_3_RNI5EQ51 1074 174
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[21] 1169 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 1191 196
set_location Controler_0/ADI_SPI_0/sdio_cl_2_i_0_a2_0_0 1139 168
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[10] 1591 172
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_10 1070 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 958 157
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 990 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1477 181
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[3] 970 157
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[14] 1170 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 1017 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 966 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1293 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition_RNO 1137 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNO 1048 210
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[8] 908 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1557 192
set_location Controler_0/ADI_SPI_0/addr_counter[31] 1148 184
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 1005 195
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 1048 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1511 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 994 160
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[7] 1125 171
set_location Controler_0/Command_Decoder_0/state_reg[9] 1075 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 1067 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1027 193
set_location Controler_0/ADI_SPI_0/data_counter[11] 1140 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1122 181
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_4 1239 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1084 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[4] 1517 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2066 327
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[17] 1269 228
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 1071 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 970 139
set_location Controler_0/Command_Decoder_0/Has_Answer_2.m7_0 1057 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1OTU 1445 198
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1535 69
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 895 159
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1106 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1477 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[25] 1061 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1048 153
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[18] 1291 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 925 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1192 208
set_location Controler_0/ADI_SPI_0/counter_3[3] 1125 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[11] 1617 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[38] 1125 192
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 1003 195
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 897 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 504 261
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[24] 1000 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 973 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[33] 1117 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 994 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1530 190
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[10] 1160 169
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[3] 1263 211
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 999 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1034 196
set_location Controler_0/Command_Decoder_0/counter[20] 1040 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 1038 153
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[22] 922 166
set_location Controler_0/ADI_SPI_0/rx_data_frame[3] 1124 172
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 1078 193
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[27] 1502 105
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[17] 1360 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_4 1168 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1070 151
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[1] 1324 202
set_location Controler_0/ADI_SPI_0/counter_3[1] 1128 159
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1127 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1023 193
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[1] 1183 190
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[9] 1271 201
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 910 168
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa 1245 195
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1052 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1535 193
set_location Controler_0/ADI_SPI_0/addr_counter[25] 1142 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[34] 1069 165
set_location Data_Block_0/Test_Generator_0/Test_Data_3[3] 1392 172
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[12] 1044 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 955 142
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[9] 1534 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1319 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1524 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 959 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1277 298
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[6] 1248 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1180 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1606 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 940 157
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIUT5S[0] 1045 156
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_F_i_a2_2 1256 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1237 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 1007 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39] 949 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1209 193
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[2] 1352 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1533 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1069 151
set_location UART_Protocol_0/mko_0/counter[18] 753 211
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[11] 674 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1081 186
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 985 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2231 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[19] 1165 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1121 199
set_location Data_Block_0/Test_Generator_0/Test_Data_7[7] 1180 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1031 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 1191 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1181 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 1067 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 2268 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[1] 1226 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[21] 1210 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 991 157
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[57] 1672 255
set_location Data_Block_0/Communication_Builder_0/state_reg[4] 1240 199
set_location Data_Block_0/Communication_Builder_0/wait_next_state[4] 1244 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2195 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1056 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 930 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_16 1227 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1159 201
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[3] 1186 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1037 193
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 993 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1015 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 948 174
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 1131 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1282 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1026 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 991 169
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1064 42
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 997 144
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1087 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1_RNIR28G 1016 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1939 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1494 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1051 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 989 169
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[28] 1060 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[2] 1133 174
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 1079 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[5] 1107 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 946 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1936 193
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[4] 1216 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_rx_bit_cnt_1.CO1 881 156
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[11] 1248 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 1077 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[4] 1234 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1087 160
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[4] 1265 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1457 196
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[13] 972 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1098 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1008 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1936 42
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0_a2_0 1130 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRHND1 1053 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1164 202
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 1057 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1496 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1730 151
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[1] 917 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1414 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 324 96
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[29] 995 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_RNO 985 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1896 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1872 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1487 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1196 208
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 960 165
set_location Data_Block_0/Test_Generator_0/Test_Data_6[1] 1158 169
set_location Controler_0/ADI_SPI_0/sdio_1_RNO 1118 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1109 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1052 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 985 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1086 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 999 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1086 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1449 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 939 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIQF8I1[0] 935 150
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[8] 1266 202
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 1076 192
set_location Data_Block_0/Test_Generator_0/Test_Data_3[9] 1398 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1723 151
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 1075 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1015 181
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[3] 1247 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 949 156
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1027 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 989 18
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1083 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 1195 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 1196 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 891 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[9] 1157 184
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 1135 196
set_location Data_Block_0/Communication_Builder_0/wait_next_state[2] 1249 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1037 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[39] 1073 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[39] 1131 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1152 208
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[23] 1158 196
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 705 42
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 1114 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1534 175
set_location Data_Block_0/Test_Generator_0/Test_Data_2[10] 1615 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1208 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 1175 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/ACQ_Counters_Reset 1237 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[15] 1288 208
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1143 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 1115 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1898 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 807 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1730 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[37] 944 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[6] 1243 160
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[21] 1124 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1526 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1518 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 973 139
set_location UART_Protocol_1/mko_0/counter[11] 603 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 1114 199
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 1127 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1309 186
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 974 136
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[5] 1194 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 978 166
set_location Data_Block_0/Communication_Builder_0/wait_next_state[11] 1253 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 598 42
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1211 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1158 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1125 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 1031 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 944 151
set_location Controler_0/Command_Decoder_0/decode_vector[2] 1082 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1514 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[11] 1618 181
set_location Controler_0/ADI_SPI_0/rx_data_buffer[3] 1105 172
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 1134 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1009 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[9] 1394 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1341 175
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_2 1238 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un33_trigger_edge_valid 1186 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 996 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1537 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1053 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 930 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[4] 1387 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 1000 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[5] 1193 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[2] 1099 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1065 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1012 145
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[28] 1106 193
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 912 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 2280 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 1079 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI2Q3C[0] 1151 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 999 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[19] 1026 228
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1090 196
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[3] 1120 175
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[0] 1124 174
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[0] 1254 105
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_1 1241 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[14] 1098 159
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[15] 1358 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1022 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 2204 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[12] 1184 172
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[0] 1094 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 1142 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1483 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1047 184
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[16] 1284 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 998 189
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[6] 1316 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[16] 1160 192
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_4 1269 198
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 971 166
set_location CFG0_GND_INST 1236 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1314 181
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_3 966 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1425 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1504 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1086 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 1014 159
set_location Controler_0/Command_Decoder_0/Has_Answer 1063 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 1174 198
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[28] 1177 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1407 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 1105 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1312 174
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1089 160
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2[5] 1234 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[8] 1538 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M_1_sqmuxa_0_a2 1190 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1046 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 2197 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1513 175
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[6] 882 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 957 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 996 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1062 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1512 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 991 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1360 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1497 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 962 172
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[11] 980 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 988 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1355 174
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[9] 1594 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[3] 1134 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1421 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 1193 193
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 1002 195
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[9] 1834 283
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1161 208
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[22] 1123 196
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n4 1107 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1011 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[4] 1193 172
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[5] 1037 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1064 189
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 1128 208
set_location Controler_0/Communication_ANW_MUX_0/state_reg_Z[1] 1112 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1160 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1476 202
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt_1 1065 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1505 189
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1152 198
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[6] 1495 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 989 139
set_location Controler_0/Answer_Encoder_0/state_reg_Z[0] 1086 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1020 309
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1557 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[0] 1569 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1506 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 810 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1020 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[3] 1128 193
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[3] 1223 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_internal_write_signal_0 1210 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 1003 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 978 154
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 1130 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 1103 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1601 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 952 169
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2_0 1254 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 967 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 970 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 1052 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 1154 198
set_location Data_Block_0/Test_Generator_0/Test_Data_7[0] 1175 184
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[4] 1276 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1448 199
set_location Data_Block_0/Communication_Builder_0/next_state[10] 1259 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 979 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[7] 1270 228
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[25] 1235 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1233 151
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[4] 904 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1530 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1027 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[6] 1195 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1476 181
set_location Data_Block_0/Communication_Builder_0/next_state_1_sqmuxa_RNIQIME 1239 198
set_location Data_Block_0/Communication_Builder_0/next_state[2] 1256 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 927 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1018 184
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[6] 1281 216
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1011 193
set_location Data_Block_0/Test_Generator_0/Test_Data_2[3] 1608 184
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[6] 1185 181
set_location Data_Block_0/Test_Generator_0/Test_Data_5[4] 1525 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1719 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1411 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1215 193
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status 1236 207
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[5] 1003 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[6] 1133 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 966 168
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 1078 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 1197 196
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 833 207
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[19] 1293 210
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 1005 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1461 189
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[24] 1524 150
set_location UART_Protocol_0/mko_0/counter[10] 745 211
set_location Controler_0/Command_Decoder_0/FaultCounter_Elapsed 1052 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[3] 1225 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 2287 180
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0 1152 162
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1337 175
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[1] 1025 229
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[9] 1249 175
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns[13] 977 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 983 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 976 150
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[6] 1588 175
set_location Controler_0/Command_Decoder_0/counter[9] 1029 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 1015 153
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 1125 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1220 196
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 896 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1026 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_8 1162 171
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 945 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 998 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1401 184
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[13] 966 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1178 196
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 1071 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 1156 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[10] 1202 180
set_location UART_Protocol_0/mko_0/counter[14] 749 211
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI04IB1 997 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1177 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1723 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[3] 1192 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 775 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 1171 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1302 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1406 184
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[24] 990 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1488 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 890 151
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_0_0 1117 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1206 291
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1979 234
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[7] 1559 193
set_location Controler_0/ADI_SPI_0/counter[4] 1120 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1213 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1495 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1022 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1516 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[2] 1191 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1598 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 1223 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16[1] 1167 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1274 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1101 288
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[5] 1587 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 948 145
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[18] 1291 208
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[54] 1165 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1421 175
set_location UART_Protocol_1/mko_0/counter[13] 605 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 1005 150
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_13 1144 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[29] 1006 151
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[29] 1105 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[12] 1161 189
set_location UART_Protocol_0/mko_0/counter[22] 757 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1085 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1087 187
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1038 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1894 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 2274 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 966 169
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 1071 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 957 160
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[5] 1079 207
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[11] 1043 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1141 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1359 186
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect_RNO 1598 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1034 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 939 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1611 201
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_11 1106 165
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[4] 1118 174
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[7] 1735 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 1132 201
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[4] 1109 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1125 181
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[27] 927 166
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 1065 196
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 991 190
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[3] 1105 208
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[3] 907 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 978 142
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1026 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1459 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1099 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1034 157
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 1131 202
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[9] 1116 165
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[10] 1159 190
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 1010 174
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[0] 1004 199
set_location Controler_0/Command_Decoder_0/counter[21] 1041 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1030 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 805 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[12] 1244 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 974 165
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1011 159
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[5] 1277 211
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[2] 913 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 982 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1219 196
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 1074 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1054 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 998 151
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[2] 1250 193
set_location Controler_0/ADI_SPI_0/state_reg[1] 1131 169
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[5] 1252 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 1145 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1012 187
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[4] 1455 181
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17_RNI9H0B 763 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1405 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1756 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un13_read_signal_0_a2 1232 174
set_location UART_Protocol_0/mko_0/MKO_OUT 763 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1099 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un1_trg_detect_vector_5 1169 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIAU6T1 1012 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1161 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 813 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 1003 150
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[4] 1289 202
set_location Data_Block_0/Test_Generator_0/Test_Data_4[7] 1612 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 981 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1085 183
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[10] 984 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1072 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1071 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1 1107 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1104 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNIO78O 1107 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 897 151
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 1049 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[8] 1183 171
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[5] 1100 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 1000 175
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_13[0] 1111 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1534 69
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1021 196
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[2] 1325 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 952 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI1PJ51 1517 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1108 184
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[0] 1022 229
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1223 198
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 1117 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1496 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[10] 1198 184
set_location Data_Block_0/Test_Generator_0/Test_Data_6[11] 1184 181
set_location Controler_0/ADI_SPI_0/addr_counter[27] 1144 184
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[7] 1584 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[10] 1255 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 973 138
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1105 195
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[17] 1357 196
set_location Data_Block_0/Test_Generator_0/Test_Data_3[6] 1395 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1189 195
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[10] 1511 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1488 181
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[16] 1288 199
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[8] 1293 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 992 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un36_trigger_edge_valid_0_a2_1_a3 1138 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 1158 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1015 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1239 150
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[36] 1175 195
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[1] 965 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1039 160
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 622 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1193 208
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[6] 910 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1181 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 986 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1042 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1036 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 938 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1040 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1448 198
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[8] 1310 196
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1032 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 809 174
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[14] 1357 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1491 288
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 931 159
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[3] 1186 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 942 156
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[10] 917 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2 1177 168
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[3] 967 157
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[11] 1334 202
set_location Controler_0/ADI_SPI_0/data_counter[0] 1129 166
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 1079 202
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[1] 1109 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1423 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1028 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1034 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1114 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1614 201
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[8] 1331 202
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[35] 1141 195
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[3] 1035 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1205 208
set_location Clock_Reset_0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_0/I_INIT 508 2
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1088 186
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 984 190
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[3] 988 195
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[9] 1116 166
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[19] 1364 202
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 766 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[15] 1215 174
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[1] 901 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 804 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 1026 156
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_0 1112 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1075 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1544 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[8] 1734 181
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 904 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 941 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 899 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[30] 1149 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 958 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 884 159
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[1] 1496 184
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_24 1129 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[20] 774 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[23] 1308 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1459 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1600 193
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[8] 1584 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 957 288
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[5] 1586 172
set_location Data_Block_0/Communication_Builder_0/wait_next_state[5] 1249 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1049 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1049 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1494 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout_RNIAUEH 1044 201
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[2] 1249 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 1011 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1011 145
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKL0I[0] 987 159
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[16] 1365 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 933 156
set_location Controler_0/ADI_SPI_0/tx_data_buffer[0] 1105 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1148 202
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_a3_0_a2[1] 991 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1122 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 972 168
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[0] 1000 165
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[24] 1077 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[10] 1169 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1153 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1046 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1440 199
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[3] 1060 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1304 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 1004 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1895 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[7] 1244 160
set_location Controler_0/ADI_SPI_0/tx_data_buffer[4] 1115 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1208 196
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[11] 1586 184
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte 1007 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[19] 1259 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 980 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un19_read_signal_0_a2 1185 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1031 159
set_location Data_Block_0/Test_Generator_0/Test_Data_6[9] 1182 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1033 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 943 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 949 202
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[58] 776 180
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 973 159
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_0[1] 899 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1542 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[20] 770 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[6] 1587 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 932 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 991 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1111 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 1145 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1030 190
set_location UART_Protocol_1/mko_0/counter[2] 594 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 889 159
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1081 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[5] 1218 201
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1118 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1039 153
set_location Controler_0/ADI_SPI_0/addr_counter[8] 1125 184
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[17] 1288 216
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1038 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 403 309
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect_RNO 1343 180
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 966 166
set_location Data_Block_0/Communication_Builder_0/state_reg[10] 1259 199
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 1005 192
set_location Controler_0/ADI_SPI_0/data_counter[27] 1156 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1009 187
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 885 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1018 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[13] 1242 168
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO_0[13] 973 156
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[3] 1618 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[15] 1204 172
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_16 1162 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[5] 1512 211
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[11] 888 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 998 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1151 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1947 192
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[1] 997 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[2] 1239 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1210 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1538 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[20] 1310 195
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[37] 1135 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 1140 201
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNID0141[1] 1260 192
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[8] 1661 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[3] 1098 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[23] 1308 195
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[3] 1165 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 1032 196
set_location Controler_0/Answer_Encoder_0/state_reg_Z[3] 1087 175
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_7[0] 1096 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1032 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 968 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1107 184
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[7] 1146 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[26] 1117 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1410 183
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[49] 1273 237
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 990 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 997 157
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[50] 1425 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1064 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1010 156
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 1023 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_18 1249 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 994 159
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[14] 1258 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1889 193
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1055 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1567 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1210 208
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 1117 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 1102 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 1108 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[13] 1255 169
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1022 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1467 202
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[26] 926 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 973 151
set_location Data_Block_0/Test_Generator_0/Test_Data_0_4_fast[3] 1594 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1726 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1000 207
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY0[0] 1287 207
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 1164 208
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[4] 1272 202
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[9] 1319 196
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[11] 1396 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1505 202
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[18] 1059 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[8] 1206 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 985 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1513 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2_1[2] 1229 171
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[7] 884 153
set_location Data_Block_0/Communication_Builder_0/next_state[0] 1238 195
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 1130 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1069 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[16] 1161 193
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[26] 1117 196
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[2] 1263 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1010 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[29] 1113 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 982 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1441 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNITR0J1 1009 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1080 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1088 156
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[3] 1217 181
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[24] 1056 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 1044 159
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 978 159
set_location UART_Protocol_1/Communication_TX_Arbiter_0/Communication_Data_Full_0 1180 189
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 996 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1031 190
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1317 63
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 1003 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[4] 1161 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[37] 1072 166
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[17] 1366 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 944 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1394 180
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[37] 1133 193
set_location Controler_0/REGISTERS_0/state_reg_RNO[2] 1094 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1044 181
set_location Data_Block_0/Test_Generator_0/Test_Data_2[9] 1614 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIGT8P1 980 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 668 261
set_location Data_Block_0/FIFOs_Reader_0/state_reg_rep[2] 1242 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_2[0] 1244 168
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[3] 990 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1107 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1300 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[7] 1195 184
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 998 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 928 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1538 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[14] 1203 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1310 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[22] 1211 172
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO_0 1133 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 1198 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1089 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 1064 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 1150 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 1138 199
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_o2[1] 1088 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1534 190
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[14] 1126 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1016 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1452 190
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 951 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1280 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1009 189
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[13] 1045 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 991 159
set_location Data_Block_0/Test_Generator_0/Test_Data_6[8] 1181 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1065 184
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 1004 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[13] 1253 175
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[9] 1041 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1195 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 1019 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 947 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[1] 1136 174
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2_1_0 1124 165
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1154 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1886 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1725 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 1136 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 972 142
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[34] 1122 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1079 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1063 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1542 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 953 157
set_location Controler_0/ADI_SPI_0/data_counter[17] 1146 166
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 215 174
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[9] 993 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1461 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1036 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1408 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1282 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[36] 1006 156
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa_1 1259 201
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[0] 1113 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1113 184
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[11] 1313 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1522 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1334 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 1186 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1027 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 968 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1008 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 991 135
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[11] 1272 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1310 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable 1206 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 1129 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1557 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 812 363
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[15] 1166 171
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 402 336
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1025 202
set_location Data_Block_0/Communication_Builder_0/next_state[12] 1237 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 946 157
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 976 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1491 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1531 193
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_o7_0 1056 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1068 187
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[5] 1328 202
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 1027 150
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[8] 910 153
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1102 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 1101 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1339 175
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[29] 1061 151
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[4] 1107 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 1033 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[3] 1195 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1404 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 993 169
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNI890I[0] 1057 153
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[5] 1079 208
set_location UART_Protocol_1/mko_0/counter[0] 592 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1336 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1564 201
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[3] 1275 199
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[18] 1292 210
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 878 153
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[31] 1063 151
set_location Data_Block_0/Communication_Builder_0/next_state_1[5] 1249 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1401 187
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[3] 990 97
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[37] 1135 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1034 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1451 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 1212 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 981 169
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[36] 1006 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1443 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1460 195
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect_RNO 1201 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 994 136
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 1001 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[10] 1247 160
set_location Controler_0/ADI_SPI_0/data_counter[5] 1134 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1194 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[3] 1240 160
set_location Data_Block_0/FIFOs_Reader_0/state_reg[4] 1236 202
set_location Data_Block_0/Communication_Builder_0/next_state_1[11] 1253 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1070 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 1200 193
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 1066 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[0] 1137 192
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i_a2_1[1] 1240 195
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[25] 1116 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1084 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1762 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[13] 1174 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1235 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 952 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1029 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[22] 1123 195
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 1067 211
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[0] 903 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 1107 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1199 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 994 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 1008 150
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[34] 1174 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1423 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1444 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1028 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1041 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1160 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 1144 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1728 144
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[0] 905 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1008 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1538 196
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 1078 195
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_0 939 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1420 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1071 151
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[28] 898 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 990 136
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1299 189
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[6] 1345 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 1011 153
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1035 202
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 904 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1010 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1222 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1115 184
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[4] 1185 190
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1922 315
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 1093 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1424 181
set_location Controler_0/Command_Decoder_0/decode_vector[3] 1087 172
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[9] 1282 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1549 192
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1099 288
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1443 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1008 157
set_location Data_Block_0/Communication_Builder_0/next_state_1[2] 1249 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_21 1259 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[0] 1189 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[28] 1268 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1497 190
set_location Controler_0/ADI_SPI_0/tx_data_buffer_RNO[0] 1105 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[1] 1308 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1087 193
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 1135 207
set_location Controler_0/Command_Decoder_0/counter[30] 1050 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1309 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1403 184
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[21] 1137 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1405 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1123 199
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[9] 1586 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1538 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[8] 1183 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[9] 1246 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1115 198
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[12] 1297 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1209 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 1101 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1081 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1084 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 1003 154
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 1069 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1460 192
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 986 169
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 1119 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 1027 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1084 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 1097 196
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[6] 1276 297
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[2] 1274 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1065 288
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 1197 195
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 1022 150
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[6] 1092 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1334 186
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 734 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1065 183
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[2] 900 157
set_location Controler_0/ADI_SPI_0/rx_data_buffer[0] 1115 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1098 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_19 1134 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 956 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1604 193
set_location Data_Block_0/Test_Generator_0/Test_Data_5[5] 1526 181
set_location Controler_0/ADI_SPI_0/sdio_1_sqmuxa_0_a2_0_a2 1129 168
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 947 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[36] 1038 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[14] 1172 171
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1024 202
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[2] 1114 171
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIC93S[0] 1012 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1760 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[2] 1189 174
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 1075 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[8] 1359 187
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 814 234
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[7] 1138 171
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[20] 970 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1278 363
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[2] 1077 208
set_location Controler_0/ADI_SPI_0/rx_data_buffer[4] 1121 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 876 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 990 156
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_0[0] 1110 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1272 237
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[6] 1160 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[26] 1079 169
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[13] 1295 208
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 1064 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[36] 1070 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1287 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1219 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1513 202
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[7] 1276 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQP5S[0] 1053 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 974 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1038 184
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[9] 1733 181
set_location UART_Protocol_0/mko_0/counter[17] 752 211
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 1005 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1308 90
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1161 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNIV9MC2 1237 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 950 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1888 193
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[31] 1179 201
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNIOJND[12] 987 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1076 186
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 956 157
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[11] 1154 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 1018 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1490 175
set_location Controler_0/ADI_SPI_0/addr_counter[6] 1123 184
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[7] 1117 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[10] 1200 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1547 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1047 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1358 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 1174 208
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 880 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 1150 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[22] 1262 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1021 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1480 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 947 160
set_location Data_Block_0/Communication_Builder_0/op_ge.un1_fsm_timerlto7_3 1271 198
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[0] 1352 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 1070 207
set_location Data_Block_0/FIFOs_Reader_0/Event_In_Process 1240 202
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[2] 1274 213
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[10] 1199 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 1149 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIEVHS[0] 1091 150
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[3] 879 153
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[8] 981 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 948 157
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[10] 1449 181
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIID1S[0] 1050 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1434 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 787 363
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[13] 1230 174
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[3] 1124 171
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 1069 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 887 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1017 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1949 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 951 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1041 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1082 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1170 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[6] 1134 193
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_8[0] 1110 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1220 195
set_location Controler_0/ADI_SPI_0/data_counter[24] 1153 166
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 1074 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 959 160
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1 582 205
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[4] 1396 175
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[3] 1280 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[8] 1203 180
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status 1246 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 1001 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1542 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1022 189
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_1_0[6] 1071 171
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[8] 1032 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 702 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1063 199
set_location UART_Protocol_1/mko_0/counter[21] 613 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1543 196
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[18] 1184 202
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 1003 196
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[8] 1351 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1392 187
set_location Data_Block_0/Communication_Builder_0/next_state[8] 1250 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1028 195
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[7] 1271 229
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 1071 196
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect_RNO 880 153
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx 1072 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1028 159
set_location Data_Block_0/Test_Generator_0/Test_Data_4[11] 1616 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 1008 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNI93J01 1524 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 999 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 953 145
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[2] 1261 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1501 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 949 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1098 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1216 193
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[6] 1254 208
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1040 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1291 184
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[10] 1159 189
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 987 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1445 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1497 174
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[12] 978 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2086 42
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[11] 1115 202
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[3] 1893 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[0] 974 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 1174 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 699 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1208 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 981 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1008 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[4] 1347 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1309 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1010 150
set_location UART_Protocol_0/mko_0/counter[3] 738 211
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[3] 1098 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1835 282
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1278 280
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1] 1163 162
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[6] 1589 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1454 189
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[7] 1039 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 1113 198
set_location Data_Block_0/Test_Generator_0/Test_Data_3[8] 1397 172
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[0] 915 157
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1099 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[3] 1134 175
set_location Controler_0/ADI_SPI_0/addr_counter[15] 1132 184
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 886 157
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[14] 1292 216
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[10] 1256 192
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2298 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1515 201
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[6] 1317 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1752 174
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n3 1105 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 961 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1554 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1314 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1171 201
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2[0] 1068 171
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[6] 1329 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[24] 1097 199
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[2] 1034 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1012 184
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[12] 1186 199
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[10] 1593 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 961 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1721 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 962 144
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r_RNO 1053 210
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[25] 988 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1010 160
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[3] 1179 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1070 186
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[15] 1120 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 973 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1028 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 1024 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 275 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1477 180
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[6] 906 166
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[0] 1023 229
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 926 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1065 189
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[1] 1282 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1308 187
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_17 618 171
set_location UART_Protocol_0/mko_0/counter[16] 751 211
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT 1154 162
set_location UART_Protocol_0/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 999 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1473 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 960 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1088 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1087 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1115 196
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 989 165
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 969 172
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[13] 1356 202
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[48] 1279 237
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 1148 193
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[18] 1163 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1339 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[4] 1141 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1542 196
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[3] 768 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1192 199
set_location Controler_0/Command_Decoder_0/counter[8] 1028 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid_RNIMUNR 1027 195
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 1001 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1009 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 1095 198
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1978 234
set_location Data_Block_0/Communication_Builder_0/Status_Event_WriteDone 1246 208
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[27] 1181 202
set_location Controler_0/ADI_SPI_0/data_counter[14] 1143 166
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 878 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1443 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[32] 1057 165
set_location Data_Block_0/Test_Generator_0/Test_Data_3[4] 1393 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1409 183
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 1134 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1092 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 1003 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 1067 153
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[7] 971 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1090 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 979 168
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[0] 1159 184
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[7] 1258 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 980 138
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[3] 1269 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNI006S[0] 1046 159
set_location Controler_0/ADI_SPI_0/rx_data_frame[2] 1114 172
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[17] 1161 174
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[13] 1370 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1040 184
set_location Data_Block_0/Test_Generator_0/Test_Data_5[10] 1531 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[22] 992 160
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_2[16] 1102 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1149 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1234 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[16] 1056 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1565 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 697 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[5] 1194 172
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[2] 1277 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[13] 1157 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1088 198
set_location Data_Block_0/Test_Generator_0/Test_Data_7[10] 1183 184
set_location Controler_0/System_Controler_0/un4_read_signal_0_a2_1 1157 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 960 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1009 157
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI5HRP[10] 1111 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 925 160
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1105 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[4] 1233 174
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[5] 1214 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[0] 1534 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 1072 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 879 363
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1091 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 995 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[6] 1306 198
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17 1024 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 1004 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[28] 1215 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1285 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1088 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[15] 1185 175
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNILSU9[0] 890 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 1103 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1004 156
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[8] 1348 196
set_location Controler_0/Command_Decoder_0/Has_Answer_2.m1 1064 171
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[0] 966 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1147 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1017 184
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[12] 1009 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1102 184
set_location Controler_0/ADI_SPI_0/data_counter[28] 1157 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 1033 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1016 145
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[10] 1451 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 1088 192
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 1005 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[31] 1155 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1021 157
set_location Controler_0/ADI_SPI_0/addr_counter[7] 1124 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 967 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 971 169
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[1] 1112 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 2196 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1059 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1016 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIA09I1[4] 918 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 846 123
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1315 63
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 1010 186
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[1] 902 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 1028 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1503 190
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[1] 1028 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1402 184
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[3] 1144 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1165 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 1023 156
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[19] 1168 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 955 145
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 1127 202
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_1 4 4
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1479 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1308 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1080 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1172 198
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[5] 1266 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[30] 1219 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1018 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1447 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 950 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 944 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1021 190
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[11] 1058 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1283 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1504 202
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[19] 1363 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 977 150
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[8] 922 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1458 196
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[6] 1278 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 597 42
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1082 156
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[16] 1288 211
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 926 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1393 187
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[2] 1184 190
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[7] 882 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 1094 196
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 1069 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[8] 1245 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable_4 1211 168
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[23] 1309 195
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto17_2 1023 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[14] 1271 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 968 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1719 151
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[27] 992 151
set_location UART_Protocol_1/mko_0/counter[23] 615 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1084 187
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[2] 1110 165
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_1 600 168
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[0] 907 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1547 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1041 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1086 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 955 156
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect_RNO 1187 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1507 189
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[9] 914 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_23_i_m2_i_m2 1063 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[3] 1217 202
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[28] 1215 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1221 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1899 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1040 175
set_location Controler_0/ADI_SPI_0/counter[1] 1128 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1308 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[15] 1252 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[3] 1392 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[22] 1734 297
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[13] 1230 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 1181 189
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[19] 1342 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[14] 1162 193
set_location Data_Block_0/Test_Generator_0/Test_Data_4[2] 1568 181
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[43] 1290 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_11 1135 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1046 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1442 190
set_location Controler_0/Communication_ANW_MUX_0/state_reg_RNIFCVV[0] 1111 189
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1 1054 210
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[9] 1257 208
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[25] 1057 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1042 201
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[38] 1160 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 998 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[3] 1186 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 1157 202
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[18] 1030 213
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_1 1183 168
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[3] 1145 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[30] 1267 160
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[19] 1124 201
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n2 1106 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[4] 1097 166
set_location UART_Protocol_1/Communication_TX_Arbiter_0/Control_Fifo_Full_0 1177 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 988 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 2198 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1088 183
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1203 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1100 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1612 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1090 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 948 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1017 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1551 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1537 193
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_24 1143 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1009 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1541 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1088 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[27] 1115 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set_RNO 1106 189
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[14] 1232 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 1073 201
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[5] 1253 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1018 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3[2] 1166 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[6] 1191 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 1095 196
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[19] 965 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[0] 1567 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[9] 1154 184
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[1] 1068 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1892 193
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[12] 1314 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 980 151
set_location Controler_0/ADI_SPI_0/data_counter[18] 1147 166
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[52] 861 96
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1537 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[25] 945 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 1058 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1090 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1546 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 511 201
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[4] 1350 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1214 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[38] 1042 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/update_dout 1050 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 968 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 955 174
set_location UART_Protocol_0/mko_0/counter[20] 755 211
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 993 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1555 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 954 142
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[29] 1129 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[35] 1021 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1087 183
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 1005 166
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[12] 1097 168
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_2[0] 1123 174
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[9] 1269 211
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[11] 1536 181
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[13] 1285 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1266 342
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1039 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 806 175
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOL3S[0] 1063 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1044 175
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 1122 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1441 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable_0 1139 175
set_location UART_Protocol_0/mko_0/counter[24] 759 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[1] 1094 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0_o2 1136 168
set_location Controler_0/Command_Decoder_0/counter[31] 1051 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[4] 897 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[7] 1138 172
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 1130 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 956 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 1034 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 962 139
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 989 168
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[3] 1098 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[23] 989 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 1124 208
set_location Data_Block_0/Communication_Builder_0/wait_next_state[6] 1248 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 1130 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1366 186
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 404 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1315 186
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[22] 1268 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 1023 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 1144 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 1061 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1555 202
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[15] 1295 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 1221 193
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[11] 1120 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[21] 1319 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1524 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1310 181
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect 877 154
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[7] 1104 168
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[15] 1288 207
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[9] 1221 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 922 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1022 184
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[6] 1348 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[17] 1075 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 979 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1022 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1514 175
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto20 1025 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1062 183
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[4] 1513 210
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 1057 157
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte 1108 208
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 908 157
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_6[0] 1076 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1482 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNO[3] 987 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 697 174
set_location Data_Block_0/Test_Generator_0/Test_Data_6[7] 1180 181
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0 0 5
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMN0I[0] 1065 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1015 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M_1_sqmuxa_0_a2 1234 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 972 139
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[8] 1280 211
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_1[16] 1098 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1229 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1519 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 975 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 966 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1170 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_20 1231 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[34] 1003 160
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 932 165
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 1059 154
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[8] 1352 199
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[17] 1303 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1101 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1024 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 996 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1412 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1282 238
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 984 136
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 981 166
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[0] 1271 211
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[22] 1045 196
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[10] 1347 196
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[10] 1141 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1458 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1529 193
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNO[0] 1066 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1086 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 929 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[6] 1204 174
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[2] 1146 195
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[0] 1071 208
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[8] 1183 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1087 199
set_location Data_Block_0/Test_Generator_0/Test_Data_1[11] 1247 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1025 181
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_0 918 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2265 69
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 954 160
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[34] 1174 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 895 151
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 982 159
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[7] 1083 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 1126 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 938 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 950 144
set_location Data_Block_0/Test_Generator_0/Test_Data_5[0] 1566 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[15] 1100 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2334 288
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 928 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[15] 1164 172
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[2] 1005 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1481 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1319 181
set_location Data_Block_0/FIFOs_Reader_0/un4_event_in_process_set_0_o3 1242 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[11] 1251 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1502 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1397 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1482 180
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[5] 1270 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1521 201
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[9] 1187 202
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[1] 1286 202
set_location Data_Block_0/Communication_Builder_0/next_state[13] 1258 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[11] 1248 160
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISR5S[0] 1050 156
set_location Controler_0/Command_Decoder_0/counter[23] 1043 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[6] 1253 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1272 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1038 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1496 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 1077 198
set_location Controler_0/System_Controler_0/state_reg_ns_i_0_0[0] 1085 168
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto20 923 168
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNION5S[0] 1024 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1026 187
set_location Controler_0/Answer_Encoder_0/cmd_ID[4] 1096 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1142 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1195 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1536 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1994 234
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[5] 1126 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 705 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[10] 1113 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1164 198
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 986 192
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[20] 1068 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI64RK[4] 1019 144
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 1065 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1044 184
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_14 1163 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1090 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[7] 1454 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1013 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIUKUO[4] 878 150
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[4] 1252 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1011 180
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 996 165
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set_RNO 1105 171
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 995 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 511 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[19] 1006 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 956 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[24] 1070 169
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[16] 1164 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1443 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1226 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[6] 1209 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 157 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1031 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 997 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1016 180
set_location Controler_0/Answer_Encoder_0/state_reg_ns_0_0[2] 1114 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1477 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1549 202
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[2] 1262 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2274 222
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[6] 1072 187
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[8] 1223 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[33] 1078 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[33] 1127 193
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[5] 1236 181
set_location Controler_0/ADI_SPI_0/data_counter[29] 1158 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 953 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 957 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 1149 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 964 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[37] 1043 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1216 196
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2[4] 1122 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1478 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[26] 1068 168
set_location Data_Block_0/FIFOs_Reader_0/event_ram_r_data_status_3 1243 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 1041 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1077 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_set 1109 172
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[6] 1121 174
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[8] 1028 184
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 1123 201
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_2 957 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1490 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1106 195
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[3] 904 157
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[11] 1541 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1022 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[7] 1545 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 1129 208
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_3 1254 192
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_o2[0] 1099 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIIDS4[0] 1199 207
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[5] 1290 202
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[8] 1040 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1013 157
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_19 1142 168
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[10] 1588 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1014 181
set_location Controler_0/ADI_SPI_0/addr_counter[17] 1134 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1333 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 983 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1053 154
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m18 882 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 954 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 956 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[27] 1175 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2170 288
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 1074 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1396 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[6] 1133 171
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[6] 1148 196
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[11] 1284 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1394 184
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 964 166
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[0] 1255 106
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[0] 1113 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[0] 1367 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[2] 1210 174
set_location UART_Protocol_1/mko_0/counter[7] 599 172
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2 1133 180
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[2] 1260 229
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[12] 1137 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 932 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[20] 1260 175
set_location UART_Protocol_1/mko_0/counter[3] 595 172
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[1] 1246 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[14] 1266 168
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[14] 967 151
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[2] 984 192
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[3] 1403 175
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[4] 993 97
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[4] 1096 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1019 184
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[1] 1281 202
set_location Controler_0/ADI_SPI_0/data_counter[20] 1149 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1218 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 997 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[18] 1163 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[12] 1161 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1000 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 979 172
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[8] 1279 201
set_location Data_Block_0/Communication_Builder_0/next_state_1[4] 1244 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[7] 1075 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1108 196
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_o2[4] 1240 201
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5 1021 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1147 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1432 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1035 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[5] 985 157
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_a4[1] 894 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 992 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un5_read_signal_0_a2 1181 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 1003 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 1169 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[31] 1091 166
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_o2_0[16] 1097 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 801 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[31] 1108 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIE0N7[4] 1127 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[16] 1256 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[3] 1078 192
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1175 342
set_location UART_Protocol_0/mko_0/counter[11] 746 211
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[28] 1143 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1214 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1532 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1086 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out 1182 172
set_location Controler_0/Command_Decoder_0/counter[22] 1042 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[26] 1120 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_i_a2[3] 1100 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 932 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[7] 1219 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[5] 1214 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[16] 1181 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1824 282
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 984 166
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[1] 1273 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1431 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 969 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1318 180
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_17 1108 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[9] 1132 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[3] 1128 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 980 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 926 157
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[15] 1182 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1087 195
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[10] 1295 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1447 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 1191 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1159 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 701 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1047 190
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1118 207
set_location Controler_0/ADI_SPI_0/un1_reset_n_inv_2_i_a2_1_a2 1119 168
set_location Controler_0/ADI_SPI_0/data_counter[19] 1148 166
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI6U9N 1082 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 2194 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[11] 1268 168
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[6] 1108 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1009 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1203 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 928 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 748 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1408 183
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[10] 1271 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1020 160
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 888 156
set_location Controler_0/Command_Decoder_0/state_reg[2] 1078 172
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[0] 1100 174
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[8] 1117 165
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[26] 1019 151
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 1108 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1318 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1722 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1076 184
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[6] 1092 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1449 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1091 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1021 192
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[7] 1188 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1543 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[2] 1151 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[7] 1247 168
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[1] 1096 166
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1261 363
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[24] 1139 207
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_n1 1111 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1455 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 1156 199
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[11] 911 166
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[9] 1151 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1449 234
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[19] 1160 174
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_RNO[0] 1315 201
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 943 208
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[26] 1231 199
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[8] 896 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 1035 157
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[16] 1128 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 985 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1543 195
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[16] 1288 228
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[15] 1054 160
set_location Controler_0/ADI_SPI_0/addr_counter[5] 1122 184
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_17[0] 1109 174
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[1] 1020 229
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[0] 1262 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[25] 1214 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1448 180
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 1123 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1453 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1198 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 1046 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[11] 1268 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[8] 1537 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 987 166
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[6] 1273 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1004 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1228 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[9] 1243 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1055 174
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[8] 1238 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[14] 1172 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1270 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1005 154
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[22] 1080 165
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 981 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[36] 1116 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[59] 1384 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 185 90
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[29] 900 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1112 184
set_location Controler_0/Communication_CMD_MUX_0/state_reg[1] 1080 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[10] 1235 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1_RNIQT9F 1038 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[7] 1272 279
set_location Controler_0/ADI_SPI_0/addr_counter[26] 1143 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1275 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[1] 1363 187
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[33] 1117 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[6] 1588 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1089 151
set_location Controler_0/ADI_SPI_0/data_counter[10] 1139 166
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[27] 1065 192
set_location Controler_0/Communication_CMD_MUX_0/un2_src_2_fifo_empty 1060 153
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo_3 1320 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[13] 1093 160
set_location Controler_0/Command_Decoder_0/counter[26] 1046 172
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[8] 1703 282
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1506 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 1143 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1053 190
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[4] 1480 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[7] 1278 279
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[26] 1357 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1322 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1316 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1539 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1476 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect 1211 181
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[2] 1260 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 1030 193
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[30] 908 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0_a2_0 1206 168
set_location Controler_0/Command_Decoder_0/counter[3] 1023 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[9] 1095 166
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[18] 1290 199
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 1128 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1049 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1407 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1396 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1_RNI4OUE1 943 153
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[6] 1353 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2193 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 961 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[5] 1073 187
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[10] 1255 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1089 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1023 154
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[10] 1347 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1029 181
set_location Controler_0/ADI_SPI_0/state_reg[0] 1132 169
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_4 1237 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1488 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 1029 157
set_location Controler_0/Communication_ANW_MUX_0/DEST_2_Fifo_Write_Enable_0_a2_0_a2 1104 189
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_a3 1132 174
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_1 1058 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[11] 1021 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1161 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1093 45
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 214 234
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[26] 1231 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1274 238
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 1126 201
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[11] 1367 201
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2_1_0[0] 892 159
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[9] 1332 202
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[4] 1264 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1474 202
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0_a2[4] 1241 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[24] 1213 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[6] 1456 196
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[8] 896 153
set_location Controler_0/System_Controler_0/state_reg[4] 1087 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[1] 1198 169
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 914 157
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[8] 1239 151
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[4] 1327 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 898 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_22 1270 171
set_location Data_Block_0/Communication_Builder_0/next_state_1[9] 1239 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1046 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_0_tz 1547 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[8] 1012 181
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[15] 1156 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1202 208
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[25] 1132 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 1080 198
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[40] 1493 198
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[1] 1118 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[19] 1165 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[7] 1247 175
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[1] 1279 207
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect_RNO 1204 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[7] 1096 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1031 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[1] 883 157
set_location Controler_0/Command_Decoder_0/counter[24] 1044 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[7] 1313 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[27] 1057 198
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 944 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[10] 1021 159
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNO[6] 1244 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 1040 159
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[4] 1265 193
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[24] 1139 208
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[1] 918 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 944 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1304 183
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3 901 156
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[12] 1186 198
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[35] 1068 166
set_location Controler_0/ADI_SPI_0/sdio_cl_RNO 1135 168
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[2] 1074 211
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 952 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 943 150
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[5] 1351 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[28] 1066 166
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[22] 1083 166
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[41] 773 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_valid 1044 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1048 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1452 196
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[8] 1162 175
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 1135 199
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[9] 1294 202
set_location Controler_0/REGISTERS_0/state_reg_ns_i_0_a2_0_1[0] 1086 168
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 745 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1606 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[17] 1257 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[31] 1096 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1543 189
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[5] 910 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1114 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1165 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[0] 1240 175
set_location Controler_0/Answer_Encoder_0/cmd_ID[6] 1088 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1021 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[14] 1231 180
set_location UART_Protocol_0/mko_0/counter[13] 748 211
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_a3_0[0] 1245 201
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 1117 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1204 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1027 186
set_location Controler_0/ADI_SPI_0/sdio_11_1_u_i_m2_i_m2 1118 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1476 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 1142 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2334 102
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 1010 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 1202 193
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 1056 211
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[1] 901 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1552 192
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_15 1161 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1470 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[3] 1098 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1016 157
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[16] 1079 196
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 213 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1539 175
set_location Controler_0/System_Controler_0/state_reg[2] 1083 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1314 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[32] 1104 192
set_location Controler_0/Command_Decoder_0/state_reg[3] 1074 172
set_location Controler_0/Answer_Encoder_0/cmd_ID[2] 1097 175
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[17] 1289 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKY1[0] 1298 189
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[7] 1264 202
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[5] 1187 198
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1023 202
set_location Controler_0/ADI_SPI_0/addr_counter[21] 1138 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[1] 1095 168
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[3] 1264 193
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[10] 1278 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 889 156
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[0] 1075 211
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 1073 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[5] 1128 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1499 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1528 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1278 183
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_0_x4_0_x2_0[1] 1112 189
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[4] 1152 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 1136 199
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty_RNO 1053 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1310 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 959 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[15] 1255 175
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[0] 1004 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1522 175
set_location Controler_0/ADI_SPI_0/divider_enable 1126 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1466 202
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[7] 1588 172
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[7] 1145 190
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[3] 1251 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1281 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 985 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX0[0] 1292 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 975 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1066 189
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[4] 1036 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1440 190
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[24] 1168 196
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_22 765 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[31] 1268 160
set_location UART_Protocol_1/OR2_0 902 168
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state[3] 1070 208
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[12] 901 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 986 96
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[0] 1180 175
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[12] 978 156
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_16 623 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1034 159
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[10] 1585 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 1144 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 940 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[9] 1207 193
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[8] 1589 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1 1113 190
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[18] 1361 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[13] 1250 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1060 183
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 886 159
set_location Controler_0/Communication_CMD_MUX_0/state_reg_RNII657[0] 1047 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 1027 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 955 172
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[26] 1058 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[30] 1180 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 1032 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[4] 1213 202
set_location Data_Block_0/Communication_Builder_0/fsm_timer[2] 1263 199
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[2] 1278 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[4] 1513 211
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 897 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_2 1004 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out 1236 160
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_1_sqmuxa_0_a4 879 159
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 1056 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 936 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 973 172
set_location UART_Protocol_0/mko_0/counter[0] 735 211
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 1176 199
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[17] 1278 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1118 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[5] 1101 172
set_location Controler_0/Communication_CMD_MUX_0/state_reg[0] 1090 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1140 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 977 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1215 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1110 184
set_location Controler_0/Command_Decoder_0/counter[0] 1027 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 981 145
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[1] 1020 228
set_location Controler_0/ADI_SPI_0/counter[3] 1125 160
set_location Controler_0/System_Controler_0/state_reg[3] 1086 169
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[0] 919 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIS5PC1 1128 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 976 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[8] 982 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 962 142
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMH1S[0] 1055 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1118 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1530 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[11] 1246 168
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 1004 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 962 145
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[23] 1095 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1461 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 1163 199
set_location Controler_0/REGISTERS_0/state_reg[0] 1082 169
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[3] 1001 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1316 184
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[7] 1027 229
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1117 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/un1_samples6_1_0 1003 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 1111 199
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[8] 1256 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[3] 1284 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1046 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[0] 1137 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 1030 159
set_location Controler_0/Command_Decoder_0/counter[6] 1026 172
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[11] 1312 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1510 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 812 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1058 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[20] 1209 172
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 1077 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1519 175
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[13] 913 166
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[7] 1074 198
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 997 195
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_3 1150 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[1] 1224 199
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1041 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 1205 193
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[3] 996 199
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[9] 1535 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 1187 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[5] 1014 145
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[3] 1595 172
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[7] 914 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 1003 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 1006 172
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2[7] 1104 180
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[5] 1363 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1067 189
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[27] 909 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[25] 1258 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1232 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1434 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1736 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[3] 1584 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 954 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1081 157
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 1077 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[24] 1527 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 1064 156
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[15] 1287 211
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4_1 16 164
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[17] 1206 172
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[27] 1219 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1446 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1146 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1717 151
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[18] 916 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1871 144
set_location Data_Block_0/Communication_Builder_0/next_state[11] 1251 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[4] 1218 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[27] 1264 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[3] 1186 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1029 186
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2358 222
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1478 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[4] 1192 184
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[4] 1103 169
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[9] 1220 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1186 196
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[14] 1098 160
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[25] 925 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1395 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[0] 1135 174
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[31] 931 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1200 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1551 192
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[33] 1076 166
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n2 1005 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[23] 1159 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1447 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[8] 1180 171
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[3] 995 97
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[8] 1158 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 972 165
set_location Controler_0/Command_Decoder_0/counter_RNO[0] 1027 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1524 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1400 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[9] 1239 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1097 181
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[11] 1251 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 969 139
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1078 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[4] 1013 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1165 198
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 1078 207
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_o2_0 1051 210
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1112 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 980 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 1127 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 960 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1527 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 953 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1585 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1494 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 973 136
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 703 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1519 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 560 261
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 885 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[0] 1030 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1011 196
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNICCUF[2] 1076 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 955 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 700 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1281 238
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[6] 1246 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 936 154
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[8] 1243 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[5] 1492 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 1014 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 942 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1470 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1087 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1292 184
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[11] 1592 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 1157 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1458 190
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[28] 991 151
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[7] 1292 202
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[10] 961 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L_1_sqmuxa_0_a2 1188 174
set_location UART_Protocol_1/mko_0/counter_5_axb_4 588 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 950 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1097 184
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[10] 1102 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[1] 1241 168
set_location UART_Protocol_1/UART_RX_Protocol_0/Second_Nibble_Value[3] 901 157
set_location Controler_0/Command_Decoder_0/decode_vector_Z[1] 1083 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1492 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 1001 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[6] 635 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1544 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[28] 999 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 1035 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[27] 1219 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 953 172
set_location UART_Protocol_0/OR2_0 989 192
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[1] 1084 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 944 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1103 184
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[7] 1153 190
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_13 1132 180
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[1] 1033 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1158 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1448 189
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1028 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 970 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[9] 1197 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[2] 1226 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1613 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1109 181
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5 1031 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1155 199
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_0_0 962 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1002 154
set_location Controler_0/System_Controler_0/state_reg_ns_a2_0_a2_0_a2[4] 1091 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1521 202
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[6] 1237 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[3] 1148 97
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1358 186
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_9[0] 1115 174
set_location Controler_0/REGISTERS_0/state_reg[1] 1101 169
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[21] 1127 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 976 151
set_location Data_Block_0/Test_Generator_0/Test_Data_3[10] 1399 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1727 172
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31 1052 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[22] 1259 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 960 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[13] 1170 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[19] 1085 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 808 174
set_location Controler_0/ADI_SPI_0/assert_data_RNO 1127 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1314 183
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[12] 1284 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1431 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[4] 1263 229
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 1136 207
set_location Controler_0/ADI_SPI_0/rx_data_frame[5] 1116 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1018 171
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1056 342
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1199 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[39] 1015 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 982 145
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Complementary[2] 910 157
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r 1106 181
set_location Controler_0/ADI_SPI_0/data_counter[8] 1137 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1100 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[35] 1071 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[35] 1121 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1453 196
set_location Controler_0/ADI_SPI_0/rx_data_frame[4] 1119 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[5] 1201 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1019 189
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[6] 1316 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1471 216
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[1] 1139 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[9] 1196 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1501 202
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[7] 1147 174
set_location UART_Protocol_0/mko_0/counter[7] 742 211
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[0] 1071 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 927 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[12] 1022 159
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1074 151
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[4] 920 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1317 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1154 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1028 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1036 202
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[25] 1395 165
set_location Data_Block_0/Communication_Builder_0/next_state_1[13] 1257 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1942 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1022 183
set_location Controler_0/Command_Decoder_0/counter[25] 1045 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16 1161 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1540 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 1162 202
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[16] 1381 183
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2_0_a2[3] 1073 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 949 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1153 202
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2 1020 174
set_location Data_Block_0/Communication_Builder_0/state_reg_rep_RNITE3J[8] 1321 201
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[11] 1283 199
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[24] 1229 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1206 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1000 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 937 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[3] 1002 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1539 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1599 193
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[5] 1126 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_28 1251 168
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[11] 1395 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1392 186
set_location Data_Block_0/Communication_Builder_0/fsm_timer[4] 1265 199
set_location Data_Block_0/FIFOs_Reader_0/state_reg[3] 1247 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1004 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1021 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 959 171
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_8 1072 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[30] 1067 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[30] 1109 193
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 1006 166
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1084 156
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[23] 906 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1500 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 953 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1152 202
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[15] 1364 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1020 187
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[15] 1287 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1002 159
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[2] 1287 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[1] 1062 201
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 878 156
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_i_a2_RNIG3V01 1120 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 706 336
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[2] 1346 199
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7 1061 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1280 237
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[0] 1085 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1173 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1520 202
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[2] 1227 202
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[9] 1281 211
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[15] 963 151
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 1077 210
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 982 150
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_o2_0 1135 180
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_RNIJSB3[0] 999 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1218 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1945 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1080 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1537 190
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_14 621 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1445 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[8] 995 157
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[3] 1128 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1206 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1542 175
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 994 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIULE51[4] 1131 198
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIA51S[0] 1023 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 924 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1495 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1484 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1317 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 954 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_1 938 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 927 156
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_13 1162 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[5] 1090 193
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[11] 1125 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1448 193
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 761 210
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[13] 1158 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[59] 1389 183
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[3] 1268 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1309 187
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[6] 1307 202
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[14] 1306 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1032 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 955 160
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2K73[0] 1079 150
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1053 153
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[24] 924 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable 1257 199
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[0] 1285 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 2008 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[1] 1181 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_i_0_o2 1091 183
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_rep[11] 985 193
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[2] 1081 201
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 895 153
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[9] 1269 229
set_location Controler_0/ADI_SPI_0/addr_counter[28] 1145 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 1004 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1193 199
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[0] 1344 199
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[8] 1093 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 1058 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[19] 924 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1004 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 960 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[34] 1097 288
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 1015 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1362 186
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[6] 1266 211
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIBTOV[7] 1250 192
set_location UART_Protocol_1/mko_0/counter[6] 598 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 979 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 1063 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[27] 996 157
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_RNO[0] 1309 201
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_4 1021 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1597 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 1075 151
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[23] 1095 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1303 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[31] 942 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[13] 1231 174
set_location UART_Protocol_1/UART_TX_Protocol_0/op_ge.un9_generate_byte_enablelto4_0 1112 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 965 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1531 192
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 899 159
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[13] 1361 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1032 174
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[8] 1223 202
set_location Data_Block_0/Communication_Builder_0/fsm_timer[6] 1267 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 1051 196
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[3] 1073 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[1] 778 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1086 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO_0[0] 1205 168
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[2] 1113 201
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 902 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1705 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1725 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1045 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1019 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1460 190
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[2] 1114 174
set_location Controler_0/ADI_SPI_0/addr_counter[0] 1117 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 924 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1015 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1441 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[4] 965 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1023 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[9] 1463 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1140 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 954 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[29] 1221 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 1129 202
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[10] 1584 184
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[13] 1159 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[13] 1022 156
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1026 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 1116 208
set_location Controler_0/ADI_SPI_0/addr_counter[4] 1121 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 1172 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 1004 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[29] 1266 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1346 175
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a2[3] 876 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 994 208
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[0] 1100 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1437 199
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[20] 1156 196
set_location UART_Protocol_0/UART_TX_Protocol_0/counter[4] 1002 199
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[1] 1500 246
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1016 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[1] 1092 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1003 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1544 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 960 138
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 962 138
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_1[26] 1232 198
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_0_sqmuxa_0_a4 1001 168
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1 1002 165
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[4] 1109 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1083 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 868 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1045 175
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[7] 1086 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1544 192
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[10] 1123 166
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[17] 968 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1272 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1452 195
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[16] 1277 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 536 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1272 238
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1067 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1026 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[34] 1090 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Test_Generator_Enable_1_sqmuxa_0_a2 1204 168
set_location Controler_0/Command_Decoder_0/decode_vector_6_0dflt 1062 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 802 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1082 186
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1115 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1051 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1008 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1034 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 954 153
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Modulo 1320 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1537 192
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[16] 1154 174
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[7] 1330 202
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[20] 1052 151
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[8] 1311 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[3] 893 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 1059 198
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[27] 1056 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 1059 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 652 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1610 202
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_4[0] 993 195
set_location UART_Protocol_0/mko_0/counter[4] 739 211
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[0] 1244 195
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m70_0_0 1134 168
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 998 195
set_location UART_Protocol_0/UART_RX_Protocol_0/STX_Detect 966 160
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_RNO[0] 1104 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1305 183
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[31] 1179 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1556 202
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n1 997 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1020 184
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[4] 676 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1068 184
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[29] 1221 201
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 966 165
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[17] 1281 297
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_1[9] 1107 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[21] 1341 186
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 954 175
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 1117 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[20] 1014 154
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[10] 910 166
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[1] 1109 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1086 186
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 434 150
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[36] 1387 183
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[25] 1133 195
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[19] 1058 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1329 184
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[0] 1269 201
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[11] 1241 124
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1081 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_RNO[0] 1043 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[32] 1019 154
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[3] 1346 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1534 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 1009 160
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2[1] 1117 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1013 181
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[14] 1286 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1033 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1344 175
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo_1_sqmuxa_i 1232 201
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[13] 972 156
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[30] 1058 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[29] 1269 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[8] 1254 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1049 175
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[19] 1291 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1010 180
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[8] 1183 202
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[17] 1049 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 851 123
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1452 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 2191 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1476 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_6[0] 1192 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1312 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1045 181
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[38] 1160 196
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 1021 150
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 990 166
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 1067 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1045 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[15] 1020 153
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Output_Sample_Part_2[3] 1566 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 973 169
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[0] 1225 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 941 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 959 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 984 135
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1535 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 997 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[15] 1164 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_17 1257 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1107 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 1128 196
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[7] 1348 195
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[5] 1097 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1039 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_a4 1032 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1021 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1316 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Enable 1211 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un1_ACQ_Counters_Reset_0 1209 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1150 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[18] 1038 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[7] 1222 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1536 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[9] 1026 154
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[22] 987 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1005 151
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_RNO[0] 1271 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 1163 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 1034 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1066 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1603 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNIL2Q[5] 1094 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1444 190
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 942 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 1011 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1188 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIJIOT[8] 967 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1071 186
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 1063 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[19] 1165 208
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[11] 1075 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 1100 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[0] 1254 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1519 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1338 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 948 156
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1076 151
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[21] 1103 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 1075 195
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[4] 1836 172
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[32] 1166 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1010 190
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/TRG_Unit_Detect 1187 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[4] 1103 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 1069 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1014 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1141 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 1047 196
set_location Data_Block_0/Test_Generator_0/Test_Data_2[11] 1616 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1317 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[0] 1152 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1500 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 880 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 467 336
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[1] 1092 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 969 169
set_location UART_Protocol_0/mko_0/counter[21] 756 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[10] 1202 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 1134 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1569 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1438 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[37] 1054 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 943 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1099 195
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1566 282
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect_RNO 961 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 936 157
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[6] 1257 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1041 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 1086 198
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[0] 1105 201
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[19] 1293 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1887 193
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_i 987 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1459 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 997 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1054 180
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/TRG_Unit_Detect 1204 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[8] 1825 283
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1087 192
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_4[0] 1072 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[9] 1197 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1117 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 1111 198
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[2] 1275 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[11] 1099 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1339 186
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 1108 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1027 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1089 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset 1269 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[30] 999 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[3] 1093 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1088 195
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/TRG_Unit_Detect_RNO 1211 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[17] 1163 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 1011 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 941 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 1101 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1112 195
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[3] 988 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 949 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1012 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI340O 1451 180
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[3] 1085 175
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_a3_0_a2[0] 1074 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 925 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame 1130 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1013 187
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[10] 1589 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un23_read_signal_0_a2 1186 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[23] 1263 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[1] 1234 198
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1421 117
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[1] 1261 211
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 974 138
set_location Controler_0/REGISTERS_0/state_reg_ns_i_0_o2[0] 1089 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1415 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 996 150
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[11] 1240 124
set_location Controler_0/Command_Decoder_0/counter[19] 1039 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 1066 193
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[4] 1276 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1447 195
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[6] 1155 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 1018 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 1000 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1448 190
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2[5] 1081 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1602 63
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[9] 1132 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1760 144
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_4 1065 150
set_location Controler_0/System_Controler_0/state_reg[0] 1080 169
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1120 181
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[5] 921 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r4_i_a2 1049 201
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[6] 1038 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 1113 196
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2_0_a2[8] 1081 174
set_location Controler_0/Command_Decoder_0/decode_vector_6_2dflt 1082 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1033 154
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_0 966 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 770 234
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 1112 196
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[37] 1129 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1201 195
set_location UART_Protocol_0/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 983 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 1043 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1544 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1470 216
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[9] 1144 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 950 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 932 151
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKF1S[0] 1044 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 998 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 931 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[2] 1202 174
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_14 1112 168
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_1[6] 1127 174
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[21] 1315 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[10] 1201 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[8] 1518 201
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[4] 979 156
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[39] 1130 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1488 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 797 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[33] 1063 157
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1077 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 1045 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 930 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[9] 1026 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 2275 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 976 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 962 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1003 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 893 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1676 363
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[10] 950 160
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[8] 1372 229
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1206 192
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[28] 1077 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1885 193
set_location Data_Block_0/FIFOs_Reader_0/state_reg[1] 1363 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 1019 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 803 175
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 1138 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 1055 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1297 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1015 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[11] 1199 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1755 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[37] 921 201
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[23] 1137 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 2082 315
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[0] 1200 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1297 184
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[4] 1155 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[36] 1045 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1514 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIF3S[0] 984 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1240 150
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[23] 1158 195
set_location Controler_0/ADI_SPI_0/state_reg[2] 1134 169
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[58] 771 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 1015 145
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1424 261
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 1073 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1042 181
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4_0[13] 971 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIE4UO[0] 877 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[34] 933 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[5] 1479 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1109 198
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 1130 199
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[1] 1089 175
set_location Controler_0/ADI_SPI_0/addr_counter[16] 1133 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 1049 154
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[39] 1384 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 2279 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[16] 1019 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[11] 1290 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[26] 933 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 1020 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1014 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 1182 199
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto8_i_a2_5 1022 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 1001 196
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[7] 1024 229
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1545 174
set_location Controler_0/ADI_SPI_0/write_read_buffer 1138 169
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[2] 1146 196
set_location Controler_0/Command_Decoder_0/counter[1] 1021 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1045 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[13] 1066 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 987 157
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[1] 890 157
set_location UART_Protocol_0/mko_0/counter[5] 740 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1017 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1317 15
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[0] 1065 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[25] 1119 196
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[3] 964 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[18] 1178 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1009 156
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 882 156
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[22] 1464 216
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 1071 202
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[8] 1144 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1101 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[6] 993 160
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[17] 1084 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 1213 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[18] 1154 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1016 190
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[15] 1289 208
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[1] 985 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[37] 1040 156
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 881 157
set_location Controler_0/ADI_SPI_0/rx_data_frame[6] 1118 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[6] 1134 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_i_a2_0_a2[5] 1099 171
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[9] 1353 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[5] 1195 175
set_location Data_Block_0/Communication_Builder_0/next_state_1[8] 1252 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[21] 1315 195
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1 1071 210
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[1] 890 156
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/un1_re_set6_i_o2 1054 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[38] 943 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 987 136
set_location Controler_0/Command_Decoder_0/state_reg_RNO[3] 1074 171
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[6] 1291 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 794 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 973 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1041 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[0] 1189 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1039 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 1016 195
set_location Controler_0/Command_Decoder_0/counter[2] 1022 172
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3_0_1[0] 1187 189
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1055 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1013 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1158 207
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 1129 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[20] 1157 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 1032 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1489 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 1061 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1020 193
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[1] 1170 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[5] 1245 175
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[7] 969 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIG55U 1448 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1446 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[10] 1066 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1119 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[7] 1212 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[12] 1070 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 1102 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 925 159
set_location UART_Protocol_0/mko_0/counter[23] 758 211
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[6] 1347 175
set_location UART_Protocol_1/mko_0/counter[8] 600 172
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[2] 913 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 952 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_9 1160 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1717 172
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_2 960 153
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[3] 1098 169
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 1033 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[5] 1194 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1677 342
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[11] 1152 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1489 180
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[0] 977 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 1013 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1020 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 995 15
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1607 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 1014 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1268 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1609 202
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 994 169
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[12] 1029 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIDV8B 1326 183
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[10] 1382 202
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[10] 1282 211
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[10] 1142 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[3] 1243 175
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[15] 1152 175
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[1] 1273 199
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[15] 1276 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1458 192
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg[0] 960 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1604 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1468 207
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[10] 1592 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1454 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 976 139
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1048 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[4] 1244 175
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[21] 986 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1009 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1608 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1014 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1536 196
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[29] 1176 201
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[15] 1160 189
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[16] 504 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1526 192
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[8] 1618 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[5] 779 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 1214 195
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[0] 1091 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1440 196
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1835 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1519 171
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO 936 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1501 190
set_location Controler_0/REGISTERS_0/state_reg[5] 1090 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1464 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[28] 984 159
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[5] 1380 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 711 171
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[17] 1158 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[14] 1254 175
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[30] 930 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 950 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1082 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1081 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[8] 998 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[0] 1184 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1032 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[9] 1589 181
set_location Data_Block_0/Communication_Builder_0/next_state[4] 1240 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1008 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 1196 196
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[19] 919 166
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[12] 1097 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1171 207
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[19] 920 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1367 186
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[54] 815 117
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1144 97
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[19] 1147 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1484 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 898 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1323 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1037 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1310 187
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2 962 165
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 1135 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1019 190
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[16] 1056 166
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[23] 1295 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[3] 1278 238
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[11] 1075 193
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[10] 985 97
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1079 184
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Req_RNO 1235 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 983 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 1000 154
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[1] 886 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[11] 677 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[8] 1266 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 736 342
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RE_d1 1111 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[16] 1253 160
set_location Controler_0/ADI_SPI_0/addr_counter[11] 1128 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Enable_Acquisition 1137 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[8] 956 175
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[5] 1281 213
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1206 208
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[21] 1169 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1530 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[14] 1231 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.un11_enable_acquisition_0_a2_1_o3 1129 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[9] 1270 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1080 184
set_location UART_Protocol_0/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 732 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1452 193
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[26] 1057 196
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx 986 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1891 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[14] 1267 168
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[8] 1162 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_2 937 201
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[2] 1096 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1460 196
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 967 166
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[10] 1282 199
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_i_2[0] 1239 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[5] 1316 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 1042 160
set_location Data_Block_0/Test_Generator_0/Test_Data_4[5] 1610 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 1092 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1527 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 998 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1342 175
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[18] 918 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 996 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 1059 156
set_location Controler_0/Command_Decoder_0/counter[17] 1037 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 1178 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 1173 208
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 946 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1004 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 949 169
set_location Controler_0/Command_Decoder_0/decode_vector_6_3dflt 1087 171
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[16] 1164 192
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[9] 1791 261
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1536 190
set_location Data_Block_0/FIFOs_Reader_0/state_reg[0] 1261 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[12] 1185 171
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 1020 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1055 190
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIAB0I[0] 1052 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1158 201
set_location Controler_0/Command_Decoder_0/cmd_ID[4] 1064 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[12] 1269 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[27] 1162 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1563 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[6] 1191 175
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[28] 1177 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 1053 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1612 201
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt_0_sqmuxa_0_a4 877 159
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160 512 2
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 953 208
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[2] 1355 196
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[0] 1172 196
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO 936 207
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[7] 1178 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 796 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 997 189
set_location Controler_0/ADI_SPI_0/data_counter[31] 1160 166
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[13] 1157 175
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[7] 1026 229
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[2] 1061 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1219 195
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[13] 1274 193
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 883 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[9] 1286 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[28] 1074 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 973 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[5] 1146 193
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg[0] 1172 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 996 208
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[22] 1116 201
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[15] 1182 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[4] 957 202
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 1131 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 998 156
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 1069 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1050 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[10] 1511 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 1426 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1401 186
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI5A7G1[0] 991 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQL1S[0] 1020 156
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[12] 1335 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1020 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[8] 1214 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1083 199
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[36] 1175 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1029 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[4] 1133 208
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[2] 909 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RE_d1 1066 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1089 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1029 187
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[0] 1112 208
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[5] 1250 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[6] 993 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[1] 1194 168
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[0] 1564 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 942 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 1019 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKY1[0] 1296 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 965 139
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1045 195
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/N_40_i 1279 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 1079 199
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[3] 1220 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[18] 1525 150
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[18] 1163 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1159 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 948 154
set_location Controler_0/Answer_Encoder_0/cmd_ID[3] 1081 172
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 1049 195
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 886 153
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[22] 1154 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1006 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[6] 1208 174
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[16] 1359 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_0_o3_1[3] 1174 180
set_location Data_Block_0/Communication_Builder_0/next_state[7] 1256 195
set_location Data_Block_0/Communication_Builder_0/next_state[1] 1237 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1453 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[2] 1026 159
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m74_i_i_a2 1132 168
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[27] 1364 138
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[1] 1112 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[22] 1251 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1411 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 696 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[13] 1023 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 967 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[12] 1264 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 963 145
set_location UART_Protocol_0/mko_0/counter_5_axb_4 764 210
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1_RNIO5431 1058 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[1] 1241 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[6] 1130 171
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[1] 970 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 952 202
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[34] 914 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 2282 181
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_RNO 1322 198
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[22] 1054 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 970 166
set_location Data_Block_0/Communication_Builder_0/state_reg[3] 1248 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 979 145
set_location Controler_0/Communication_CMD_MUX_0/Communication_REQ 1089 157
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 1001 166
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse 1104 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[8] 1197 172
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[6] 1092 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[6] 997 160
set_location Data_Block_0/Test_Generator_0/Test_Data_4[6] 1611 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[11] 1393 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 966 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1436 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1063 183
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[10] 1708 99
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3[0] 1207 168
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI2LCE1[4] 1102 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[27] 1216 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/INVBLKX1[0] 1276 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 1188 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1183 195
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 891 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 942 154
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[0] 989 97
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_7 1148 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1004 189
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[9] 1349 196
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1031 202
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_1 906 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 997 141
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1738 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 1010 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 1070 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNICGTD1 1113 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[2] 1531 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1296 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[23] 1272 297
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[30] 1044 195
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/REN_d1 1038 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 953 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[0] 1063 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1190 199
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[8] 2256 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 1188 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 1174 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 1158 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 984 138
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_rep[11] 1108 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[9] 1317 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 949 175
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[12] 1355 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/empty 1053 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1043 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 1046 154
set_location Controler_0/ADI_SPI_0/state_reg[4] 1122 169
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[11] 854 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[25] 1100 196
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[4] 1264 229
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[1] 1090 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1053 156
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[3] 1267 229
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 1030 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 1209 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1061 183
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 993 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[11] 1199 184
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[6] 1309 196
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[2] 876 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1222 196
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[20] 1069 192
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 1057 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 964 169
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[13] 1285 211
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[22] 1251 192
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[35] 1141 196
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[3] 1218 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 970 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[2] 1167 208
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1218 193
set_location Controler_0/ADI_SPI_0/busy 1125 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1017 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1094 198
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[1] 1226 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[5] 1257 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 2281 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[3] 1755 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1345 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 931 153
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 960 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[15] 1267 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[3] 1543 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[3] 995 165
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[3] 1345 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 1094 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1395 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1298 184
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[29] 1176 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1485 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[10] 1193 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1025 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 971 139
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[12] 976 159
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_11 1144 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1022 196
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8 1154 163
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[14] 1286 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1541 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 999 207
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[5] 1265 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1034 190
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 1057 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 966 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[3] 1052 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1207 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[4] 1218 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[38] 920 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1462 114
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 1041 196
set_location Controler_0/Command_Decoder_0/state_reg[7] 1072 175
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[10] 1007 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[3] 1362 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 1012 160
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_13 601 168
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[9] 1260 207
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 1078 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[6] 969 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 993 142
set_location Data_Block_0/Test_Generator_0/Test_Data_6[3] 1176 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[2] 888 157
set_location Data_Block_0/Test_Generator_0/Test_Data_1[4] 1240 181
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[12] 1292 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 1049 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1467 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2231 255
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns[0] 1185 189
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_3[9] 1106 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1010 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[2] 1478 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[1] 1190 172
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[11] 1150 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 929 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1173 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1735 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 1179 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1091 196
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_i_i_a2[2] 1072 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1940 193
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[17] 917 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[19] 997 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1944 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1457 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10 1009 195
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 1130 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1040 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[5] 1205 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[9] 1139 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[18] 1037 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[4] 1212 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 932 154
set_location Data_Block_0/Communication_Builder_0/fsm_timer[3] 1264 199
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[23] 1074 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 1210 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[7] 2395 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[6] 1252 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[14] 1266 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1082 151
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOP0I[0] 986 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[10] 1232 171
set_location Controler_0/Command_Decoder_0/state_reg[8] 1073 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 1080 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[22] 927 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 1063 195
set_location Controler_0/ADI_SPI_0/counter[7] 1123 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 945 154
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[6] 990 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1046 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1080 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1027 196
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0[2] 1077 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[6] 1491 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1273 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 1147 193
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 998 196
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[7] 1075 169
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2176 288
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[1] 1095 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[3] 1201 196
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[32] 1057 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 950 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1526 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][5] 1014 190
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[8] 981 157
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[9] 1271 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 981 139
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[17] 1185 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Output_Sample_Part_2[3] 846 181
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[12] 1273 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[28] 998 159
set_location Data_Block_0/Test_Generator_0/Test_Data_3[7] 1396 172
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 996 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1393 186
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[25] 1148 199
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[2] 1062 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[11] 1125 165
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[8] 1144 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 977 166
set_location Controler_0/ADI_SPI_0/rx_data_frame[0] 1110 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[21] 1124 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[36] 1070 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1946 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 953 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 712 171
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 994 168
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1081 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[1] 997 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1531 190
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1831 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1269 184
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_6[0] 1140 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 968 166
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[0] 960 154
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[15] 1284 195
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[15] 1120 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1392 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1316 180
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 1029 150
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[24] 1230 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1483 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[4] 1233 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1082 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[38] 917 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 364 306
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1518 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[7] 1207 181
set_location Data_Block_0/Communication_Builder_0/event_ram_r_data_status_3 1241 207
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[13] 889 153
set_location Controler_0/ADI_SPI_0/addr_counter[3] 1120 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1211 202
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[14] 1170 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[23] 1273 297
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 942 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 1199 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 961 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_set 1114 190
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[9] 906 153
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[5] 1147 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[25] 1116 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[12] 1260 168
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[6] 884 154
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_3 900 156
set_location UART_Protocol_0/mko_0/counter[6] 741 211
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 996 193
set_location UART_Protocol_1/mko_0/counter[15] 607 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[27] 1112 192
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[18] 971 151
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[30] 989 151
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0 1147 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1064 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[20] 1257 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1311 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_valid 1050 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1052 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1270 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 1025 193
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Enable_i_a2_0 1347 183
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[6] 969 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 925 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 800 175
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[7] 1279 199
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2_RNID0PB1[4] 590 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1032 157
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_1_1 1048 201
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1 587 205
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 950 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[18] 1532 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 1036 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1280 238
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 1038 157
set_location Controler_0/System_Controler_0/state_reg[1] 1091 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[26] 1151 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 995 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[2] 1060 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[13] 1067 193
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[1] 1006 192
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[9] 1213 181
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[22] 905 151
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[10] 970 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1227 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[11] 1264 168
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[53] 1518 210
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1039 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 931 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[1] 847 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[21] 1261 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[12] 1040 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 983 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1086 187
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[6] 1493 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[1] 975 154
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIUR3S[0] 1016 153
set_location Controler_0/ADI_SPI_0/addr_counter[18] 1135 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[1] 1024 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1489 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 1075 198
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[22] 1092 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1025 195
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[12] 1148 174
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[10] 1593 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 1035 153
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[17] 1158 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1190 208
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[1] 1070 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1517 202
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[1] 1060 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1508 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 190 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[2] 1178 193
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[24] 1230 198
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1073 151
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[16] 1360 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[4] 894 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[9] 983 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[6] 1209 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1458 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1089 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[15] 1270 168
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 901 168
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[8] 1403 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[5] 1090 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1153 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1395 184
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[11] 1154 189
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1043 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1005 172
set_location Data_Block_0/Communication_Builder_0/fsm_timer[5] 1266 199
set_location UART_Protocol_0/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 1004 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[21] 1040 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 225 255
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1068 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1015 180
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[2] 894 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[24] 930 153
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3 961 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1018 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o3 1131 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1017 171
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[5] 1091 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[7] 1157 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 992 208
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1146 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1033 196
set_location Controler_0/ADI_SPI_0/data_counter[4] 1133 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[11] 1142 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[3] 1217 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[50] 1424 186
set_location Data_Block_0/Communication_Builder_0/next_state_2_sqmuxa 1242 198
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 976 169
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 934 165
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[16] 1276 207
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1206 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[22] 1144 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[6] 1535 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[17] 1013 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1321 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 965 175
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[5] 974 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 1119 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[6] 966 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[49] 735 342
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[13] 923 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 973 145
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[4] 1007 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[37] 945 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1071 187
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[14] 1050 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1050 175
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift_RNO[7] 903 159
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[13] 1233 199
set_location Controler_0/Answer_Encoder_0/cmd_status_dummy[2] 1088 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1495 190
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[5] 1277 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI2US4[4] 1179 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_4_i_o2[8] 953 174
set_location Controler_0/Answer_Encoder_0/cmd_ID[1] 1098 175
set_location Controler_0/ADI_SPI_0/counter[6] 1122 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 2277 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1225 151
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[4] 1152 195
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[1] 976 160
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[3] 952 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[4] 829 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1733 145
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[21] 1053 151
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[0] 908 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1218 192
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 898 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/INVBLKY0[0] 1189 189
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[10] 1123 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1720 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 806 234
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[26] 1166 196
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/TRG_Unit_Detect 1224 181
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[4] 1105 165
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[36] 2375 255
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r9_0_a2 1010 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1900 192
set_location Controler_0/Command_Decoder_0/state_reg_RNO[5] 1075 174
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]_CLK_GATING_AND2 1141 171
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[34] 1122 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[9] 1156 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[10] 1085 187
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 1030 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[24] 1002 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1149 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[29] 949 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1430 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 295 96
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 983 142
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[2] 1190 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[7] 1196 172
set_location Data_Block_0/Test_Generator_0/Test_Data_2[1] 1570 181
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0[11] 1112 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 957 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1 1481 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1758 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1430 175
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[15] 1300 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[23] 463 330
set_location Controler_0/REGISTERS_0/state_reg[2] 1094 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0 1130 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[15] 1054 159
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_3[0] 1069 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 1393 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 1219 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1189 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[26] 1266 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1602 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1008 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1598 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[4] 1096 202
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[0] 1078 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1529 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1083 196
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[16] 1154 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1069 186
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 182 234
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[28] 1084 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 223 255
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[3] 1275 219
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[17] 924 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[6] 1192 175
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[3] 1347 199
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[12] 1284 199
set_location Controler_0/ADI_SPI_0/sdio_1 1118 166
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[19] 1087 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1075 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r 1178 190
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_WE_F 1176 189
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[5] 1187 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[7] 981 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 1035 159
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[6] 999 196
set_location Controler_0/ADI_SPI_0/tx_data_buffer[5] 1114 169
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns[4] 1237 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1490 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 991 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid 978 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1409 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[5] 1129 171
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[11] 1593 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[9] 934 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[21] 940 150
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[22] 1092 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1511 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 1170 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 964 139
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1263 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.afull_r 1052 208
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[29] 1063 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1315 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 2200 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 1134 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1047 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 990 42
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0_a2_0_0[0] 1093 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 982 139
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[1] 1136 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 1040 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_valid 1166 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[31] 1088 165
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[7] 1263 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[2] 1142 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 1039 196
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2364 102
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[10] 1113 202
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 1129 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[25] 1148 198
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 225 144
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 924 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[7] 1183 193
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 942 202
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25_2 1053 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[13] 1102 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1039 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1295 207
set_location Controler_0/ADI_SPI_0/addr_counter[1] 1118 184
set_location Controler_0/Command_Decoder_0/state_reg[6] 1073 175
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_RNO[0] 1113 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 967 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 709 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1176 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIMJQK[0] 1007 144
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_RNO[0] 1028 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1441 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_m4[2] 1165 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1360 186
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[5] 1267 202
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[17] 1340 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1446 198
set_location Controler_0/ADI_SPI_0/addr_counter[30] 1147 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 979 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L_1_sqmuxa_0_a2 1224 171
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[7] 1889 184
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2 1146 160
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[2] 1062 196
set_location Data_Block_0/Test_Generator_0/Test_Data_5[11] 1532 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1494 180
set_location Controler_0/Communication_ANW_MUX_0/DEST_1_Fifo_Write_Enable_0_a2_1_a2 1105 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[19] 1153 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_11_0_a2[1] 1207 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 952 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1194 196
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte_1_sqmuxa 986 168
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[4] 906 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[10] 1225 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1152 207
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 1072 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[35] 1068 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 2199 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[12] 1225 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 1062 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1509 202
set_location Data_Block_0/Test_Generator_0/Test_Data_7[11] 1184 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 1061 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1267 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[8] 1210 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[18] 1255 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 1029 190
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[13] 1305 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 948 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1295 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1033 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[37] 1074 165
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[24] 1077 169
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[8] 1269 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1734 145
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[25] 1754 141
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[13] 1012 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1182 196
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[25] 1167 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[0] 1172 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1443 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 1074 193
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[3] 1080 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1350 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 966 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 2187 193
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2 1111 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1312 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][7] 988 136
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2 1242 195
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_clock_int 996 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1528 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[39] 1016 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_WE 1176 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[11] 1364 139
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[5] 1189 184
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[18] 1362 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 2270 180
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[12] 1356 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1546 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1527 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[2] 927 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 944 202
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[1] 1268 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 961 138
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[12] 1105 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[23] 1082 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1192 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1347 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_19 1255 168
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 876 159
set_location Controler_0/Command_Decoder_0/cmd_CDb 1088 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1455 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[34] 1003 159
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[5] 1100 202
set_location Controler_0/ADI_SPI_0/rx_data_frame[7] 1117 172
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[26] 1425 117
set_location Controler_0/ADI_SPI_0/addr_counter[23] 1140 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 982 169
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[3] 1125 202
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[1] 1352 196
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg[0] 881 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1509 201
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[4] 1508 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[4] 994 97
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_9_0_a2[0] 1185 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1491 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1493 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 945 208
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[55] 790 198
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[11] 1351 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[11] 1094 166
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_18 619 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1532 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[0] 1271 172
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_13 1143 172
set_location Data_Block_0/Test_Generator_0/Test_Data_7[5] 1178 184
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[20] 1094 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 1021 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1533 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[36] 1079 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[36] 1119 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 1724 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 982 151
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[12] 912 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 1718 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1231 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1047 157
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 997 166
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[5] 1259 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[4] 969 145
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 999 190
set_location Controler_0/ADI_SPI_0/data_counter[9] 1138 166
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[6] 1164 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 708 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[7] 968 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[2] 975 139
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[9] 1270 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1033 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1559 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[38] 1039 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1010 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1200 202
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_7 911 153
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[41] 1285 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 253 90
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[10] 1381 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 967 138
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKJ5S[0] 1066 156
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[3] 1124 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 998 198
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 1072 195
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[0] 1353 196
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[18] 1374 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[23] 1015 156
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[10] 1380 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_RNO_1 938 201
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[1] 1499 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[12] 1228 181
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 1104 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[6] 921 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1533 192
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[5] 1060 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[5] 1145 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_dout 1445 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 2271 180
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[3] 896 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1455 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 1030 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[18] 1069 169
set_location Controler_0/ADI_SPI_0/data_counter[3] 1132 166
set_location Controler_0/Command_Decoder_0/cmd_ID[1] 1076 169
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[18] 1184 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[5] 965 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 1399 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1943 193
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2_0_a2[3] 1111 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[15] 1262 168
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1042 208
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[11] 980 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[8] 1248 175
set_location Controler_0/Communication_CMD_MUX_0/un2_communication_req 1089 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 1533 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 1005 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 980 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 978 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[27] 1267 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1906 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1503 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 931 157
set_location Controler_0/Command_Decoder_0/counter[5] 1025 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1058 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1069 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Last_TRG_Detect_Vector[7] 1167 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1046 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIE5E51[0] 1127 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_1 1108 180
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[12] 960 151
set_location Controler_0/ADI_SPI_0/data_counter[7] 1136 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[25] 1262 160
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIJ0I[0] 988 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[6] 1168 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 1065 193
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 1007 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1450 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[11] 1099 168
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 877 156
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[1] 962 154
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[18] 1050 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI91QG 1540 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1098 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1500 201
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIEB3S[0] 1044 156
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[17] 1161 175
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.N_594_i 1121 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[9] 1018 193
set_location Controler_0/Command_Decoder_0/counter[4] 1024 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 1727 151
set_location Data_Block_0/Test_Generator_0/Test_Data_2[4] 1609 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1676 342
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[33] 1169 192
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[14] 1356 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1073 184
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY 990 169
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1098 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 977 169
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 892 157
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[8] 1138 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[13] 1202 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[31] 1058 156
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[7] 965 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1669 117
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNISINC1 1047 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1424 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 1153 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1110 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[4] 1230 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[25] 1265 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1394 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[15] 1100 159
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse 1109 189
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[0] 1163 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[0] 1382 184
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[2] 1081 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 778 342
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1211 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[5] 1248 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 960 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1014 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 951 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1506 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1720 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[0] 1133 202
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4 905 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[17] 1086 165
set_location Controler_0/ADI_SPI_0/addr_counter[2] 1119 184
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[3] 1034 184
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[15] 1135 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[10] 1155 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[12] 1112 199
set_location Controler_0/ADI_SPI_0/assert_data_3_0_a2_0_a2 1124 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[12] 1221 175
set_location UART_Protocol_1/UART_RX_Protocol_0/FaultCounter_Elapsed 935 166
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[1] 962 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 962 168
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[17] 1273 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1439 181
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[9] 1093 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_0 1187 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2194 117
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[23] 1055 151
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[21] 1293 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1542 189
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[4] 1170 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1722 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1051 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[7] 1536 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[0] 1004 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[19] 1291 211
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[0] 1007 196
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_a2[0] 1069 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[20] 1085 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[29] 949 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/update_dout 1020 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[30] 1030 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[20] 1009 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[30] 1031 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1494 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1545 193
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[17] 1135 195
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_18 1130 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[33] 79 252
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1028 180
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[17] 1286 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[1] 1226 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[25] 1033 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 1110 198
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_RNO[2] 981 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[22] 1017 159
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[14] 1153 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1440 193
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0[1] 1241 201
set_location Controler_0/Command_Decoder_0/counter[18] 1038 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[18] 1059 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1100 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 963 169
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_16 1138 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[1] 1187 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[21] 1519 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 1160 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[3] 1186 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 969 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[11] 1262 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[20] 956 153
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 933 165
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[0] 989 195
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[9] 1590 172
set_location Controler_0/ADI_SPI_0/rx_data_buffer[5] 1127 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1207 192
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 948 202
set_location Controler_0/Answer_Encoder_0/state_reg[4] 1082 175
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[9] 1187 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[10] 1232 172
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 1106 201
set_location Controler_0/Command_Decoder_0/state_reg_RNIFGUM[0] 1081 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 1208 192
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 1006 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un21_read_signal_0_a2_0 1182 168
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[1] 883 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1485 180
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNI3GPP[10] 1029 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1017 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1014 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[6] 1464 217
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 1075 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1034 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 1111 195
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 988 166
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[9] 1498 195
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto13 907 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[59] 2282 234
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[8] 974 159
set_location Data_Block_0/Communication_Builder_0/fsm_timer[7] 1268 199
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[8] 1187 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[14] 1275 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 926 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1890 193
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[6] 1489 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1934 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1154 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1398 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1413 183
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[39] 1130 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[6] 1194 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 933 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1453 190
set_location UART_Protocol_0/UART_RX_Protocol_0/nibbles_fault3_1 960 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1464 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 1189 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1399 187
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[19] 1155 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[14] 1055 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 1169 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1444 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[9] 1391 202
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[4] 990 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1311 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[10] 972 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 961 144
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[2] 983 156
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[51] 1274 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[3] 1011 160
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1155 198
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[11] 888 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 967 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 958 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[9] 957 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[7] 1250 169
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[4] 1097 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[18] 1110 199
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[7] 999 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[24] 934 154
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[0] 971 157
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n4 1002 198
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[17] 1302 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1315 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[2] 1177 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1100 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[11] 1390 184
set_location Controler_0/REGISTERS_0/state_reg_RNO[4] 1084 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 1008 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 989 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 1166 208
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 1169 202
set_location UART_Protocol_1/mko_0/counter[1] 593 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1428 175
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[14] 1358 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1197 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 1020 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 1168 207
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1093 199
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[24] 1132 207
set_location Controler_0/ADI_SPI_0/data_counter[2] 1131 166
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[20] 1093 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[4] 1049 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[8] 1203 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[7] 950 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1028 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1356 186
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[12] 1147 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1313 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 1148 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[24] 930 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[29] 998 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[21] 1258 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1001 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[7] 1206 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[19] 1160 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[9] 1198 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[14] 1251 160
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 1084 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1562 42
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1340 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFIS[4] 1103 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1343 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIVAD71 978 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 947 153
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[30] 1111 193
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_0[4] 1068 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1029 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[28] 1148 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 1028 192
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[6] 1103 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_0 1049 210
set_location Controler_0/ADI_SPI_0/state_reg[3] 1121 169
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 277 309
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 1017 190
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIIH5S[0] 1008 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1182 195
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[32] 786 135
set_location Controler_0/ADI_SPI_0/state_reg_RNIGMLH[4] 1126 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1061 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1429 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1013 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[17] 1068 196
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto5_3 905 168
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[42] 1462 171
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[6] 990 192
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_RNO[0] 1270 210
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGF5S[0] 1056 156
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_1 1247 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[18] 1178 171
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 968 165
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_i_o3_RNIHC4R1[2] 1164 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[35] 1005 157
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[25] 1235 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_5[15] 1185 174
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[6] 1267 193
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[9] 887 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[20] 1146 207
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[12] 1148 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1544 189
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[0] 1228 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[5] 1229 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 966 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 926 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1502 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 1002 189
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[12] 1121 166
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[0] 886 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1424 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1417 261
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 996 154
set_location Data_Block_0/Communication_Builder_0/wait_next_state[10] 1255 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 1105 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1170 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[5] 1128 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[18] 1187 171
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/last_bit[0] 987 169
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[29] 1105 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 934 151
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[4] 1093 202
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 992 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 1427 175
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m16_1_1 881 159
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[24] 904 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1429 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[10] 1535 150
set_location Data_Block_0/Communication_Builder_0/state_reg[6] 1251 196
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[7] 1190 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1432 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 1189 201
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[11] 1735 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[17] 1032 160
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[6] 1110 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[4] 1196 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[1] 1070 195
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 949 208
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 1167 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[18] 1242 208
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[7] 1122 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 2278 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1556 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[8] 1248 169
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns[2] 1184 189
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 1136 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 993 168
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[11] 1150 174
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 1064 196
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[4] 1264 201
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[3] 970 159
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[11] 951 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[31] 1031 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1340 187
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[6] 1087 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_7_0_a2[5] 992 138
set_location UART_Protocol_1/UART_RX_Protocol_0/STX_Detect 878 154
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[23] 1312 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIMJ3S[0] 1067 156
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_6 1107 168
set_location Data_Block_0/Test_Generator_0/Test_Data_4[9] 1614 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 1074 196
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 1132 198
set_location UART_Protocol_1/UART_RX_Protocol_0/ETX_Detect_2_sqmuxa_i_a2_4 896 156
set_location Data_Block_0/Test_Generator_0/Test_Data_7[3] 1176 184
set_location Data_Block_0/Test_Generator_0/Test_Data_1[9] 1245 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 971 142
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[20] 1093 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 1166 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[9] 1198 172
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i 988 168
set_location Controler_0/System_Controler_0/state_reg_RNO[2] 1083 168
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[7] 1619 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 967 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[4] 987 139
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[4] 987 195
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIML5S[0] 995 156
set_location Controler_0/Command_Decoder_0/counter[10] 1030 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1042 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 986 208
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[4] 1008 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[3] 1093 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1080 186
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1034 193
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 1048 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[20] 1096 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1446 190
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2191 189
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1080 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[7] 1153 189
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1674 363
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[38] 1089 166
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[4] 1155 195
set_location Clock_Reset_0/Synchronizer_0/Chain[0] 1145 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 1181 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 949 157
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31 935 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[0] 1496 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1052 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1504 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 946 160
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 901 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 985 166
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[9] 1161 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[6] 1344 255
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1440 189
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[0] 1188 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIDDJ32[3] 1049 207
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII483[4] 1067 150
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_o4_3 1043 189
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 1107 201
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[9] 1888 184
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[17] 917 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 1213 196
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_4_iv_i_a2 986 189
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[23] 1150 196
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[7] 1401 175
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_14 1151 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 972 166
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[7] 1132 202
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto17 906 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1754 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 990 138
set_location Controler_0/Command_Decoder_0/FaultCounter_Reset_N_i_a2_0_a2_0_a2_3 1071 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[10] 1018 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 1083 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1314 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[4] 1193 175
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1043 208
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQR0I[0] 1055 156
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 1006 165
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[5] 1265 201
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[21] 911 151
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[7] 1073 169
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_RNO[0] 1238 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[25] 1081 196
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[19] 1237 192
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[11] 993 193
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1034 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[1] 1240 168
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[6] 1121 175
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[14] 1378 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[8] 1174 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[21] 1081 165
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 987 96
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[25] 1081 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/REN_d1 1063 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[5] 1147 195
set_location Data_Block_0/Communication_Builder_0/Read_Sample_1[10] 1257 193
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[2] 1140 196
set_location Data_Block_0/Communication_Builder_0/next_state_0_sqmuxa 1246 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1029 153
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[8] 1515 222
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[3] 960 139
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[6] 1119 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 935 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1028 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[2] 1260 228
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_9_0_a2[0] 980 168
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1976 234
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[29] 1061 166
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1674 342
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 965 174
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2_0_a2[1] 1087 174
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_n3 996 198
set_location UART_Protocol_0/INV_0 986 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[29] 1017 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[13] 1147 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 950 169
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1032 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_2 1110 180
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[8] 1327 228
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 932 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 964 172
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[9] 1352 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[0] 1176 193
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[25] 902 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 1029 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[4] 1673 342
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[17] 1086 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1419 181
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[11] 1275 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1611 192
set_location UART_Protocol_1/mko_0/counter[25] 617 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[25] 1076 168
set_location Controler_0/ADI_SPI_0/tx_data_buffer[7] 1104 169
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[6] 900 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 2014 174
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[21] 1081 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1433 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1739 181
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[14] 1154 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1074 187
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[0] 1100 168
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[5] 1256 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1039 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[8] 1138 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1261 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[20] 592 63
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1466 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1037 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[27] 1062 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][9] 989 136
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N 1030 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_8 986 174
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[6] 965 154
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[10] 1026 160
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_14 1149 183
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[8] 1203 193
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int 878 157
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[0] 1276 219
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int 985 190
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[4] 902 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[29] 1062 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 948 142
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[18] 927 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 939 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNILGFC[8] 904 150
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[4] 1195 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 1194 199
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_1[22] 1257 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 1181 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[21] 1048 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[3] 1169 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 933 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1067 184
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[13] 1126 166
set_location Controler_0/ADI_SPI_0/addr_counter[24] 1141 184
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[0] 1348 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[56] 1714 117
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un17_read_signal_0_a2 1228 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout[1] 1057 202
set_location Controler_0/ADI_SPI_0/tx_data_buffer[6] 1110 169
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15 1150 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[19] 1165 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1035 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1075 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[10] 1357 187
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1 577 14
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 974 168
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Output_Sample_Part_2[10] 1077 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1185 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[2] 1011 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[34] 1069 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[34] 1120 193
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 951 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[32] 1017 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1550 192
set_location Clock_Reset_0/Synchronizer_0/Chain[1] 1141 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[7] 1202 192
set_location Controler_0/Command_Decoder_0/Has_Answer_2_0dflt 1063 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 950 166
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_5 1066 150
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1282 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[26] 1125 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1289 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_8[0] 1184 174
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO_2 1105 180
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2_5[0] 1108 174
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[10] 1585 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[20] 1153 195
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1 1742 287
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 1102 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 1003 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 1166 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1470 217
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[2] 1031 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[15] 1289 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[26] 933 154
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[2] 1084 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[8] 1493 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1274 237
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 706 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[28] 1150 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid_RNIG81G1 1525 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[5] 1205 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[20] 1010 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[15] 1095 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[5] 1552 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2 1227 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[32] 955 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1048 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[6] 1592 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1721 151
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi 1040 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1364 186
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1 576 366
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[17] 660 342
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIA64H 1554 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1083 193
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[4] 1393 175
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_0[1] 974 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[2] 892 151
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[9] 994 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[16] 945 160
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe_1_sqmuxa_0_a4 1003 165
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[6] 893 157
set_location UART_Protocol_1/UART_RX_Protocol_0/nibbles_fault3_0 919 156
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1020 201
set_location Data_Block_0/Test_Generator_0/Test_Data_7[9] 1182 184
set_location Data_Block_0/Test_Generator_0/Test_Data_1[3] 1239 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[30] 1270 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[1] 1495 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 1095 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1319 184
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[1] 1170 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1020 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_2[0] 1731 150
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[20] 1156 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r4_0_a2 1440 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[1] 1190 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[10] 1093 166
set_location UART_Protocol_1/mko_0/op_gt.mko_out2lto25_i_a2_0_a2_15 591 171
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[13] 1336 202
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 1003 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[14] 1219 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1437 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/REN_d1 939 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[17] 1176 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[39] 1075 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1410 181
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_9 1145 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 988 139
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[31] 1110 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1277 183
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[5] 1217 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 471 36
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[9] 1268 228
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[4] 1350 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1040 190
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[4] 1463 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[3] 1035 184
set_location UART_Protocol_1/mko_0/counter[4] 596 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 1107 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 985 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 1060 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1315 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[18] 1025 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1436 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_ns_0[0] 1101 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[38] 1035 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[11] 1188 175
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[6] 1350 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[10] 1223 171
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[6] 1085 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[5] 936 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1435 199
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[43] 1289 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[4] 937 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 974 151
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[9] 1110 202
set_location Data_Block_0/Test_Generator_0/Test_Data_6[6] 1179 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[7] 1236 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1200 195
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[35] 1123 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1534 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[26] 1141 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[37] 1041 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[0] 1058 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_6 995 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[39] 1048 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[38] 938 157
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10 1149 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[25] 2190 189
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[12] 1070 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 938 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1948 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1431 199
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGD3S[0] 990 159
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[37] 1129 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[6] 1405 255
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count_RNO[2] 894 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1453 189
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[20] 1131 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 986 136
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[20] 1318 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[22] 1116 202
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[9] 1076 195
set_location Controler_0/Command_Decoder_0/cmd_ID[3] 1062 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[5] 1508 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[12] 1146 201
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[16] 916 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[2] 1190 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1483 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 955 202
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2_RNI44BD 1000 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[4] 1047 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Internal_Enable_Reset_0_sqmuxa 1269 165
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/stop_strobe 1003 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[4] 1196 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[2] 1242 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[8] 1253 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1173 198
set_location Controler_0/ADI_SPI_0/data_counter[1] 1130 166
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1052 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1950 192
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[39] 1312 210
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1220 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 1023 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 1729 172
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 1095 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 1146 198
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[4] 1280 201
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[11] 1739 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][2] 974 139
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[18] 1290 211
set_location Controler_0/Command_Decoder_0/Not_Decode_Value 1059 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[4] 1042 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/REN_d1_RNI33VN1 1108 189
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[14] 1046 151
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_8 1143 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1537 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[10] 1462 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/REN_d1_RNIBQ521 1106 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[30] 1106 198
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[2] 1226 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[1] 1136 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[13] 1220 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 978 168
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[5] 2289 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 1179 199
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_17 1128 180
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2053 336
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1338 186
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[2] 1099 202
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[10] 1333 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2061 363
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1010 184
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[5] 1194 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1451 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 1043 199
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 982 156
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[7] 1106 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[6] 1063 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1473 202
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_ADDR_GEN_Reset_N_0_a2 1250 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[7] 958 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[2] 919 201
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e_17 1141 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[33] 1062 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_2[0] 1731 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1482 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 951 169
set_location Controler_0/Answer_Encoder_0/state_reg_RNI7G7S[0] 1113 174
set_location Controler_0/ADI_SPI_0/data_counter[6] 1135 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1445 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[9] 1093 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[6] 1491 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[2] 1105 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1084 193
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0 881 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[23] 1260 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1739 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[1] 1515 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1528 151
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[8] 1109 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 1074 210
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[22] 1080 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[3] 1204 196
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[7] 1351 199
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[4] 1585 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[5] 1731 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[3] 897 160
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[16] 1339 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1170 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1505 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[31] 1072 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1262 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[11] 1190 169
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[11] 1092 196
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[2] 1112 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set 1139 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[7] 1057 156
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[21] 1137 198
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector[0] 1066 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 986 138
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1480 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1016 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1015 160
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[10] 1591 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[20] 1318 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 1039 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIVBR51 1276 183
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[21] 1132 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 1172 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 2185 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/re_set_RNO 1138 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[5] 1242 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1326 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[20] 1096 196
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[5] 1348 202
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[15] 1152 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1_RNIPM6E 1484 201
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[26] 985 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1342 187
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_4_1[9] 1105 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[32] 996 151
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[8] 2056 336
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1142 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 710 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 948 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[0] 1314 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 980 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1536 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[13] 1235 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 810 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1520 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[2] 1465 187
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 961 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[1] 1045 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 1021 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un9_read_signal_0_a2_0 1226 174
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 950 202
set_location Data_Block_0/Test_Generator_0/Test_Data_1[5] 1241 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[6] 931 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[4] 1233 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1095 183
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i 1059 171
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[2] 963 157
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[2] 1265 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1525 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 978 172
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[19] 1051 151
set_location Controler_0/Communication_ANW_MUX_0/communication_vote_vector7 1118 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[17] 1156 193
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[10] 1124 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 967 168
set_location Controler_0/ADI_SPI_0/rx_data_buffer[7] 1120 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[2] 1545 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 1202 195
set_location Data_Block_0/Communication_Builder_0/state_reg[8] 1250 196
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[31] 1110 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1002 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1449 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[19] 1087 165
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[9] 1134 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1433 181
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_5[0] 991 192
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2[5] 1125 174
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_0_a6_0_0[1] 1243 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1501 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 957 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[13] 1063 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1361 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[8] 1189 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1207 202
set_location Controler_0/Command_Decoder_0/counter[11] 1031 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 956 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 1129 196
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg[0] 1094 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[30] 1058 165
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[20] 1292 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 1188 195
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[37] 1074 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_i_0_0 1052 180
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[1] 1344 202
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_5 902 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[0] 1279 238
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[7] 999 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 1124 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 963 175
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[0] 1142 196
set_location Data_Block_0/Test_Generator_0/Test_Data_4[4] 1609 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 1084 196
set_location UART_Protocol_0/UART_RX_Protocol_0/Other_Detect 961 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[10] 1155 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1074 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1395 187
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 961 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[1] 1499 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_10_0_a2[2] 968 138
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2 1008 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[14] 1175 171
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[38] 1125 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_1_i_o2[0] 1194 195
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[12] 913 154
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_RNO[0] 1270 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1042 175
set_location Data_Block_0/Communication_Builder_0/next_state_1[12] 1243 198
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[0] 1279 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[11] 1619 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[16] 1252 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[38] 1077 166
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[20] 1068 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[38] 1126 193
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[32] 1065 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[32] 1114 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[29] 957 154
set_location Controler_0/Communication_ANW_MUX_0/state_reg_ns_i_i_a2_0_a2[0] 1107 189
set_location Controler_0/ADI_SPI_0/rx_data_buffer[6] 1126 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set_RNO 1444 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 1724 172
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[3] 885 154
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIKH3S[0] 1064 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1449 189
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[7] 1159 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1176 195
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 946 208
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[20] 1317 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1076 187
set_location Controler_0/System_Controler_0/state_reg_RNO[4] 1087 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1091 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[23] 1007 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1407 184
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1_0[0] 1114 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1430 288
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[4] 991 139
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[10] 1125 207
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[0] 1349 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[3] 879 157
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[1] 1136 192
set_location Controler_0/Answer_Encoder_0/cmd_status_comm[2] 1090 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1522 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[17] 1176 172
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[11] 1296 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1010 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1442 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1023 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1731 144
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[56] 1332 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 2283 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1756 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1553 202
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[0] 1238 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[6] 1092 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[8] 1077 186
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[4] 2392 181
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[9] 1253 198
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX0[0] 1287 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[34] 996 159
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[10] 1142 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1264 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1319 187
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 958 160
set_location Data_Block_0/Test_Generator_0/Test_Data_7[6] 1179 184
set_location Data_Block_0/Test_Generator_0/Test_Data_4[3] 1608 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[13] 1134 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 966 138
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[3] 1228 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 945 151
set_location UART_Protocol_0/UART_RX_Protocol_0/FaultCounter_Elapsed 1029 151
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 1007 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1508 189
set_location Controler_0/REGISTERS_0/state_reg_RNO[5] 1090 168
set_location Controler_0/ADI_SPI_0/sdio_cl 1135 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4[0] 1245 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[21] 1049 157
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[2] 981 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[14] 1104 198
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 991 165
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[32] 1104 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1104 195
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/TRG_Unit_Detect 1174 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[14] 1284 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1460 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 977 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[33] 954 157
set_location Controler_0/Answer_Encoder_0/state_reg_Z[2] 1114 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[2] 894 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[7] 998 190
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[4] 1072 193
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[10] 1256 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1502 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[21] 1141 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[15] 1175 202
set_location Data_Block_0/Test_Generator_0/Test_Data_3[11] 1400 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1471 201
set_location Data_Block_0/Test_Generator_0/Test_Data_5[8] 1529 181
set_location Data_Block_0/Test_Generator_0/Test_Data_1[7] 1243 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[22] 1118 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[6] 1384 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1399 186
set_location Data_Block_0/Communication_Builder_0/next_state[9] 1236 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1230 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1083 187
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 1728 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1334 175
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1122 202
set_location Data_Block_0/Communication_Builder_0/state_reg[11] 1254 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout 1029 195
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[10] 1169 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[9] 1400 175
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[12] 1121 165
set_location UART_Protocol_1/mko_0/counter_5_s_25_RNO 620 171
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[7] 1268 193
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_12 1144 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[18] 1154 202
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m12_0 963 159
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[5] 1015 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[12] 1184 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[4] 986 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 1022 187
set_location Data_Block_0/FIFOs_Reader_0/state_reg[2] 1237 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 1184 199
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[7] 1273 219
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Busy_Out_RNIQP0R 1182 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_assert_i_0_a4 1035 186
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[1] 1131 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1462 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[2] 795 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[2] 1189 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1027 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[9] 950 208
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[5] 1099 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 951 154
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[2] 909 153
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[1] 1499 184
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_4 1026 150
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[22] 993 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1167 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[8] 1730 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 947 151
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[10] 1155 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1022 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1051 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1087 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 940 151
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 1069 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 968 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[8] 994 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv[0] 1189 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 976 142
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[12] 1287 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 975 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1454 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1732 150
set_location Data_Block_0/Communication_Builder_0/wait_next_state[13] 1257 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 937 157
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[9] 1285 219
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_ADDR_Is_Free 1236 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 949 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1496 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1207 196
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[14] 1293 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1084 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[31] 1028 153
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[5] 1099 160
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0_a2_0_1[0] 992 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 1398 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1418 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2293 288
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[30] 1216 201
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m72_0_0 1131 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 1025 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1434 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[12] 1261 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1429 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[7] 1399 175
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 1004 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[9] 1562 228
set_location Controler_0/ADI_SPI_0/counter[8] 1124 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1414 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[6] 947 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1052 181
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[19] 1363 199
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[13] 1233 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[13] 1220 175
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[5] 1592 184
set_location Controler_0/ADI_SPI_0/addr_counter[13] 1130 184
set_location Controler_0/Command_Decoder_0/cmd_ID[2] 1068 169
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 1008 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 1026 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[3] 1191 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 1190 196
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIED5S[0] 1027 156
set_location Data_Block_0/Test_Generator_0/Test_Data_2[5] 1610 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[0] 1530 150
set_location Data_Block_0/Communication_Builder_0/wait_next_state[7] 1258 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[3] 1179 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[3] 1093 183
set_location Data_Block_0/Communication_Builder_0/state_reg[5] 1254 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1472 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[11] 1168 171
set_location Controler_0/ADI_SPI_0/sdio_cl_0_sqmuxa_i_i_a2 1137 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[3] 1183 196
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[0] 969 154
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[36] 1048 160
set_location UART_Protocol_1/mko_0/counter[12] 604 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 1027 159
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[10] 1287 216
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[10] 1198 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[33] 1035 154
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[1] 1345 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 947 154
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1085 199
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[7] 1346 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1446 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 974 172
set_location Data_Block_0/FIFOs_Reader_0/state_reg[6] 1244 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[10] 1102 168
set_location Controler_0/System_Controler_0/state_reg_RNO[5] 1088 168
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RE_d1 1080 160
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[21] 921 166
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[1] 1006 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[35] 945 153
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[2] 1111 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_update_dout_1_0 1023 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1560 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1733 150
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[27] 1060 166
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGB1S[0] 1028 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[8] 960 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[10] 951 172
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[26] 1122 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[2] 1200 174
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[39] 1138 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1303 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout_1 1024 183
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sresetn_4_0_a2_2 1052 210
set_location Controler_0/ADI_SPI_0/data_counter[30] 1159 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[8] 1017 193
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/genblk1.RXRDY5 990 168
set_location UART_Protocol_1/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 1099 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[2] 1200 175
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[4] 1348 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2226 117
set_location Data_Block_0/Test_Generator_0/Test_Data_5[7] 1528 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 950 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1031 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[0] 793 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[1] 770 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1718 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1206 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1479 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1336 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 2193 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[11] 1080 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[2] 1001 154
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_pulse 989 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[0] 1009 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_1[3] 1236 174
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[6] 1002 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 962 169
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[25] 1069 196
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[4] 1118 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[29] 1009 153
set_location UART_Protocol_0/mko_0/counter[15] 750 211
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[0] 987 165
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[2] 1274 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 981 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[4] 1013 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[24] 1264 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[14] 1140 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[5] 985 139
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[8] 1011 181
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_a2[7] 1077 171
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[37] 805 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1313 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 960 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_1[0] 1723 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1062 184
set_location Data_Block_0/Test_Generator_0/Test_Data_6[10] 1183 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1506 190
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[10] 1259 193
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[7] 989 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1441 195
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[7] 1064 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 1081 192
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 1033 199
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 1123 207
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[9] 1076 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[24] 1120 196
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[7] 1729 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[2] 888 160
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[1] 899 160
set_location Data_Block_0/Communication_Builder_0/fsm_timer[0] 1261 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1284 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 1010 187
set_location Controler_0/ADI_SPI_0/counter_3[0] 1130 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 977 139
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[4] 1151 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[5] 993 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[9] 1208 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[23] 1212 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[32] 955 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO[0] 1732 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r 958 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1759 145
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[23] 1070 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1520 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto14 1521 174
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[18] 210 174
set_location Controler_0/Command_Decoder_0/decode_vector_Z[0] 1062 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1056 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1333 186
set_location Data_Block_0/Communication_Builder_0/state_reg[9] 1236 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[3] 1183 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1430 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 998 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[3] 1495 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[14] 1104 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 1038 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[25] 1036 154
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set_RNO 1039 201
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[0] 1172 195
set_location Controler_0/Command_Decoder_0/state_reg_RNO[4] 1070 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[17] 1009 159
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 1072 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[23] 992 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1905 63
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1146 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1094 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[2] 1229 172
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[5] 1283 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[30] 999 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[13] 1170 171
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[4] 2389 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIQOGR1[4] 985 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1160 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1101 184
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[6] 1344 196
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Complementary[1] 967 154
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/INVBLKX1[0] 1285 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[5] 1479 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1316 183
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[16] 1286 195
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[9] 1590 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[25] 1132 196
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[21] 1066 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[5] 1017 181
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[8] 950 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[3] 1188 168
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 1000 168
set_location Controler_0/Command_Decoder_0/decode_vector_6_2dflt_1 1089 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1315 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[29] 1063 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RE_d1 1474 190
set_location Controler_0/Answer_Encoder_0/cmd_status_err 1083 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[14] 1219 175
set_location Controler_0/ADI_SPI_0/assert_data 1124 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 1202 196
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1091 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[21] 1043 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[23] 1128 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][8] 993 136
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[21] 1103 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 975 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 955 157
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[2] 1250 208
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[12] 1292 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[11] 1550 193
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[11] 1143 181
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1044 208
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[12] 989 196
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[10] 968 159
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[13] 1185 199
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 1115 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1041 193
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[9] 964 151
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[2] 1260 201
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[6] 965 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un2_control_abort_4_i_0_o4 1179 171
set_location Data_Block_0/Test_Generator_0/Test_Data_5[6] 1527 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1082 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1074 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[9] 1010 183
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[54] 1383 183
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 1173 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][8] 997 190
set_location Data_Block_0/Communication_Builder_0/wait_next_state[3] 1252 202
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[5] 1060 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1493 190
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[14] 1159 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1558 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[10] 1199 181
set_location Controler_0/Command_Decoder_0/state_reg[0] 1080 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1530 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1447 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1078 184
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[14] 1299 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 983 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1527 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 976 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[4] 1398 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[27] 1009 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[1] 1187 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[2] 1205 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1015 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1566 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[8] 1515 223
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[1] 1279 298
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[16] 1099 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIP5L41 1728 180
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[18] 1207 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[10] 998 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1412 183
set_location UART_Protocol_1/INV_0 1074 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[17] 1285 208
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIGH0I[0] 1051 153
set_location Data_Block_0/Test_Generator_0/Test_Data_3[0] 1354 181
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto31_2 1055 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 1155 208
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[3] 1043 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[3] 1891 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 1082 193
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[16] 1365 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set 941 154
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[15] 1047 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 962 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[11] 1506 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o2[2] 887 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Counter.ALL_FIFO_Enable_0_2_iv_i 1139 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[11] 1507 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[3] 1225 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[0] 895 157
set_location UART_Protocol_1/UART_TX_Protocol_0/Last_Byte_0_sqmuxa 1110 207
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Output_Sample_Part_2[5] 1293 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[9] 1237 168
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[11] 1068 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[4] 1340 186
set_location Controler_0/ADI_SPI_0/rx_data_frame[1] 1112 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[27] 1059 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1447 196
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[15] 1366 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 1060 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[6] 799 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[33] 1032 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 209 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[6] 1195 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 951 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 1036 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[24] 1132 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[10] 946 154
set_location Data_Block_0/Communication_Builder_0/fsm_timer[1] 1262 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1002 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[8] 1825 151
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[5] 2291 181
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_0[8] 1257 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[10] 1542 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[9] 1498 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[1] 1502 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 945 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_valid_RNIRHM91 1016 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[8] 1040 195
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 2141 42
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_s1_0_a4 998 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[11] 1462 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[11] 1190 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[2] 963 142
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO[12] 891 153
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0[0] 1101 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1265 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[7] 1493 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[18] 926 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[0] 965 172
set_location Controler_0/Communication_ANW_MUX_0/Communication_vote_vector[0] 1124 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r 1167 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[3] 1195 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1290 184
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[0] 1270 202
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_Decoder_0/Output_vector_1_0_a3[0] 1281 207
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1215 195
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns[4] 1172 192
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 997 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[15] 1071 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[2] 1133 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 952 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[1] 1027 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1570 201
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[3] 1006 199
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[1] 898 160
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[1] 1267 201
set_location Data_Block_0/Communication_Builder_0/state_reg_rep[8] 1241 199
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[3] 1272 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[19] 1208 172
set_location Controler_0/Command_Decoder_0/counter[7] 1027 172
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[36] 1386 183
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[26] 1120 207
set_location Controler_0/Command_Decoder_0/cmd_status_err 1075 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 1212 196
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[4] 1756 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1465 202
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_i_o2[0] 890 153
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[13] 1294 207
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[9] 1002 190
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[7] 624 261
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[0] 1004 196
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[36] 1116 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[1] 1164 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[27] 1598 42
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[9] 1344 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[19] 925 154
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_0_o2_0[5] 1070 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/fwft_Q_r_Z[2] 914 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[35] 1069 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1087 186
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[7] 1267 211
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[14] 1119 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_0_x2 1422 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1088 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1094 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[5] 1235 174
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[7] 1122 166
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[39] 1138 192
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[29] 1063 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1461 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1059 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[7] 1209 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[13] 1263 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[16] 1045 160
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIOJ1S[0] 1051 159
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNICD0I[0] 1029 159
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[0] 1028 151
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_i_o2[1] 977 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[1] 1047 153
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[23] 923 166
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_5 1142 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 931 160
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[22] 1154 195
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[55] 1148 189
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNO[9] 1110 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 1178 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[39] 1015 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[9] 1008 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[1] 1262 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[3] 1595 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[10] 771 181
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[27] 1112 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft 972 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[10] 950 159
set_location Controler_0/ADI_SPI_0/state_reg_RNIU4K11[1] 1128 168
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0 1122 168
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[11] 985 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[4] 1212 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1038 181
set_location Data_Block_0/Test_Generator_0/Test_Data_2[6] 1611 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[20] 1094 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1408 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[1] 1000 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_3[15] 1263 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 1145 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1871 87
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[22] 1294 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1065 198
set_location UART_Protocol_1/mko_0/counter[19] 611 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[32] 1001 151
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[9] 1281 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[0] 1135 175
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[3] 1012 193
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[3] 1268 201
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[5] 908 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/update_middle 1327 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 987 156
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 1077 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[8] 1197 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_2_1[2] 1561 181
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[2] 1110 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_1_i_o2[0] 990 135
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[28] 1107 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[22] 1121 196
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[0] 1057 211
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 986 165
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[6] 1314 195
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[1] 1077 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[22] 1064 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 1109 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[1] 974 142
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1736 181
set_location Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT_1 578 5
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[5] 1088 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[0] 1169 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1442 195
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_15_RNIONV2 1270 198
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0[14] 1153 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1083 186
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[3] 922 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1363 186
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1040 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 934 160
set_location Controler_0/Command_Decoder_0/state_reg[5] 1075 175
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[13] 1064 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1498 175
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_cnt.xmit_bit_sel_3_i_0_o2[3] 1076 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[0] 1172 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[35] 948 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[16] 1016 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1548 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 939 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[22] 1149 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[1] 1093 198
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1109 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 953 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1406 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[28] 939 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[8] 1196 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 1012 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[2] 1140 195
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[1] 1068 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1050 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[6] 995 139
set_location UART_Protocol_1/UART_RX_Protocol_0/First_Nibble_Value[2] 906 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[8] 1332 187
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[7] 1255 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[2] 1089 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r4_0_a2 1325 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1438 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[11] 1240 123
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 1005 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[5] 2288 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1433 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1027 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][0] 1178 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1987 36
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[16] 1382 183
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[35] 1123 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 1014 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[14] 924 157
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[0] 898 157
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[4] 975 160
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[11] 1152 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1446 193
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[19] 1058 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_4_i_o2[8] 1201 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1099 184
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[14] 1294 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[0] 1512 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 1001 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/REN_d1 1448 196
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1147 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[1] 899 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2_0 1202 168
set_location UART_Protocol_1/mko_0/counter[5] 597 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1734 150
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1210 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_29 1269 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[28] 984 160
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[17] 1361 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1021 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 1014 172
set_location UART_Protocol_1/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_3 892 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1492 181
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer[1] 1249 208
set_location UART_Protocol_1/mko_0/counter_3_i_0_a2[4] 589 171
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[11] 1263 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[34] 996 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[7] 1092 183
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[10] 1270 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 2273 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 969 171
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[14] 915 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 942 153
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 1139 202
set_location Data_Block_0/Test_Generator_0/Test_Data_5[3] 1524 181
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[5] 1349 199
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[18] 1152 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[8] 992 136
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[10] 983 145
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Modulo 1234 202
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned[0] 1309 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[12] 1261 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO[0] 1411 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_4 984 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[12] 937 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1556 192
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[18] 1152 192
set_location Data_Block_0/Communication_Builder_0/next_state[3] 1248 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[30] 1216 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[3] 929 160
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[5] 992 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[13] 1265 172
set_location Controler_0/Command_Decoder_0/state_reg_ns_a2_0_a2_1_a2[1] 1073 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[13] 1730 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[13] 1159 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1736 145
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un25_read_signal_0_a2_1 1178 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 1217 196
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[31] 994 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 1001 172
set_location Controler_0/ADI_SPI_0/addr_counter[14] 1131 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[48] 1283 186
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_WE 1105 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[4] 967 175
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[19] 1255 196
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[26] 901 151
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1551 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty 972 151
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg[2] 1100 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[7] 704 172
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO 1106 180
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[15] 1338 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1562 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 216 255
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[13] 1147 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 949 144
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1481 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[34] 992 157
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_3 1085 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1507 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[30] 1111 192
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1204 202
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[13] 1157 193
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[1] 1231 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][4] 965 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[27] 1160 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4_2[21] 1311 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[18] 1242 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un7_read_signal_0_a2 1224 174
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[8] 1065 211
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[2] 953 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[0] 1007 151
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[1] 1100 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1503 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[38] 943 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[21] 1143 198
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[12] 1147 190
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[2] 1177 195
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[14] 1050 195
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[2] 1035 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[9] 1199 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[2] 978 139
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 954 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[4] 1061 211
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[4] 1121 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[5] 999 153
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2_1[31] 1068 198
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[5] 1288 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[17] 1157 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[35] 951 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1515 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1034 154
set_location Controler_0/Answer_Encoder_0/cmd_CDb_RNO 1091 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[9] 982 142
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[18] 1123 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/fwft_Q_r_Z[7] 1384 202
set_location Data_Block_0/Test_Generator_0/Test_Data_4[10] 1615 181
set_location Controler_0/Command_Decoder_0/state_reg_ns_i_0_a2_0_0[6] 1079 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 925 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[0] 1237 160
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[40] 1686 225
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[11] 921 151
set_location Controler_0/Communication_CMD_MUX_0/un5_communication_req 1061 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[14] 932 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1043 175
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 993 165
set_location Controler_0/Command_Decoder_0/counter[29] 1049 172
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[2] 984 165
set_location UART_Protocol_1/mko_0/counter[18] 610 172
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[30] 1180 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1602 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[8] 1092 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[18] 1152 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[7] 1073 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/re_set 1443 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1753 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy_RNO_0[0] 1738 171
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38 1126 159
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[1] 1274 219
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 969 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1072 184
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[51] 1278 237
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[15] 1251 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.CO0 1076 210
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[19] 1173 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[7] 937 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[14] 1126 207
set_location Controler_0/ADI_SPI_0/addr_counter[22] 1139 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[12] 1417 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1016 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[12] 1225 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 1128 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1010 145
set_location UART_Protocol_0/mko_0/counter_3_i_0_a2[4] 767 210
set_location Data_Block_0/Test_Generator_0/Test_Data_6[4] 1177 181
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[9] 1283 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[5] 1554 202
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[19] 1362 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[16] 1205 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[35] 1041 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1111 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1450 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[6] 941 160
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[15] 919 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 951 142
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 1196 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[16] 1138 208
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[34] 1142 189
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r_RNO 1081 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[8] 939 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[10] 1201 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1599 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r 1428 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[4] 942 157
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 945 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1471 202
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[11] 1354 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[6] 1002 160
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISP3S[0] 986 159
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[7] 1222 201
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_4 1141 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[20] 1088 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[11] 1162 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1430 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[8] 1190 195
set_location Controler_0/System_Controler_0/state_reg[5] 1088 169
set_location Controler_0/ADI_SPI_0/addr_counter[29] 1146 184
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0[7] 1146 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[36] 952 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 978 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[1] 1184 196
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[3] 1594 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[17] 1159 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][10] 1183 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[11] 1403 187
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[3] 2041 199
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[7] 1098 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[4] 1136 171
set_location Data_Block_0/Test_Generator_0/Test_Data_7[4] 1177 184
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_afull_r_1_sqmuxa_0_a6_0_2 1050 210
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[8] 1017 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1070 184
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[13] 1126 165
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[10] 1154 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1294 184
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1049 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[28] 1136 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/state_reg_RNO[4] 1098 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[17] 1286 207
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[3] 1202 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 948 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[12] 2285 181
set_location UART_Protocol_0/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI3IKV 980 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_5_0_a2[7] 985 135
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[33] 1037 154
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[11] 1153 184
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[5] 1075 202
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[23] 1172 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 991 166
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[5] 905 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[1] 1224 198
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 1078 210
set_location UART_Protocol_0/mko_0/counter[9] 744 211
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[26] 1263 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[14] 1250 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Output_Sample_Part_2[2] 2181 181
set_location UART_Protocol_0/mko_0/counter[1] 736 211
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[19] 1153 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1036 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[24] 1164 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[30] 937 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1329 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[30] 937 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1051 180
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[0] 885 160
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[2] 894 160
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[6] 1349 202
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_5 1127 159
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 1860 315
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 959 141
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_a2[6] 1118 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1011 171
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[3] 997 196
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIE91S[0] 1025 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m8 998 165
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[8] 1076 199
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[12] 1367 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 941 151
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[0] 1171 199
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 1103 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[32] 186 96
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[26] 1142 201
set_location Controler_0/Command_Decoder_0/state_reg[1] 1081 175
set_location UART_Protocol_1/UART_RX_Protocol_0/Diag_Valid_0_i_a2_4_RNI2UVC 908 153
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_1_0[7] 1591 175
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[3] 930 160
set_location Data_Block_0/Test_Generator_0/Test_Data_1[0] 1345 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 972 135
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[11] 1168 172
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[6] 1164 196
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[6] 1087 202
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[11] 1355 199
set_location Controler_0/Answer_Encoder_0/periph_data_1_iv_0_0[12] 1143 174
set_location Controler_0/Command_Decoder_0/state_reg[4] 1070 175
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[15] 1135 201
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[5] 1116 171
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto31_7 1064 150
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep 1147 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect 1239 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1597 202
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a2[3] 997 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[1] 1167 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1476 175
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[12] 1290 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[16] 943 160
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[8] 1117 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1066 190
set_location Data_Block_0/Communication_Builder_0/next_state_1_0[10] 1255 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1546 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[10] 946 153
set_location Controler_0/Communication_CMD_MUX_0/state_reg_RNIH557[0] 1056 153
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[6] 1590 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1312 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[4] 1213 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1439 199
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[4] 1105 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1209 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[6] 1435 181
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1093 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1308 186
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a2[3] 964 159
set_location UART_Protocol_0/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto11_3 1025 150
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_m2s2_0 1173 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1553 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/fwft_Q_r_Z[7] 1272 298
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1266 184
set_location Data_Block_0/Communication_Builder_0/next_state[6] 1251 195
set_location Data_Block_0/Communication_Builder_0/state_reg[12] 1237 199
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[5] 1385 183
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_byte[7] 963 166
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_clock 1070 211
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[48] 1277 63
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[0] 1074 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 979 169
set_location UART_Protocol_1/mko_0/MKO_OUT 590 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[11] 1197 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[1] 1173 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[39] 1036 160
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[9] 1102 196
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIEF0I[0] 1050 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 995 166
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[4] 1213 201
set_location UART_Protocol_0/UART_TX_Protocol_0/Part_TX_Data[4] 1002 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[36] 1038 160
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1033 208
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNII4CE1[0] 1103 180
set_location Controler_0/ADI_SPI_0/addr_counter[20] 1137 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[7] 1752 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1283 183
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[43] 1901 63
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[23] 1072 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[0] 1498 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[3] 1095 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1328 183
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[0] 1275 207
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[5] 1488 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[57] 2183 288
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 808 123
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[19] 1156 208
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1040 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1447 190
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[35] 1284 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1186 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[15] 1171 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[35] 1020 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en 1320 183
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.op_gt.un1_finite_event_counterlto31_i_a2_23 1271 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[4] 977 142
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[20] 920 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[3] 1020 186
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[27] 1119 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[41] 206 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1002 172
set_location Controler_0/Answer_Encoder_0/state_reg_ns_a2_0_a2_0_a2[4] 1086 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1047 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[3] 972 169
set_location Controler_0/ADI_SPI_0/counter[5] 1121 160
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[13] 1357 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1432 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[4] 1486 181
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[9] 1151 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[29] 1162 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[6] 1400 186
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_valid 1441 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[13] 943 151
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[9] 1149 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1054 190
set_location UART_Protocol_1/mko_0/counter[22] 614 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[37] 1041 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1301 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[6] 990 139
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[17] 1015 159
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk3.sc_r5_0_x2_i_x2 1080 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[7] 1137 171
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[15] 1267 228
set_location Controler_0/Command_Decoder_0/counter[13] 1033 172
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_0[4] 1119 171
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 1076 202
set_location Data_Block_0/Communication_Builder_0/next_state_cnst_i[5] 1253 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/REN_d1 1494 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 943 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1398 186
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[1] 1062 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[5] 901 160
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[3] 1397 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1504 192
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[27] 1059 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[10] 1125 208
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1167 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[3] 1159 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0[0] 1170 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1450 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1509 189
set_location Data_Block_0/Test_Generator_0/Test_Data_4[8] 1613 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[11] 983 151
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg[13] 889 154
set_location Controler_0/Command_Decoder_0/state_reg_RNO[9] 1075 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r4_0_a2 1090 183
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_ns_0_a2[5] 1001 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1037 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[11] 1055 123
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[10] 1549 193
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/TRG_Unit_Detect 1164 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Input_Data_1_0[4] 2290 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[1] 1490 184
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[0] 1104 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[40] 1974 234
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1400 187
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[11] 1248 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 1166 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1498 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][1] 1025 187
set_location Data_Block_0/Communication_Builder_0/next_state[5] 1254 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1036 190
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 991 142
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 970 169
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state[1] 882 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RE_d1 940 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1454 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1053 175
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[3] 1275 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][9] 1003 190
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[9] 979 157
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[7] 1034 156
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[3] 290 96
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_6 1140 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1503 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_6_0_a2[6] 965 144
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[4] 1229 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1043 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIMF1K1 1472 216
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[31] 1153 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_0_RNO[0] 1171 180
set_location Controler_0/Command_Decoder_0/counter[27] 1047 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[11] 1156 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[21] 1082 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[9] 958 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[30] 1106 199
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/RDATA_r[1] 1060 202
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[2] 1096 168
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[16] 1048 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1265 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/fifo_valid 1049 202
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[9] 1617 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[8] 1040 199
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[9] 954 174
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[4] 984 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/re_set 1484 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[35] 1005 156
set_location UART_Protocol_1/mko_0/counter[10] 602 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[14] 1054 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_4[8] 1221 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][3] 1024 187
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[52] 1140 96
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNI4J7S[8] 1050 207
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[3] 1230 172
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/int_MEMRD_fwft_1_i_m2[0] 1056 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 1160 201
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[31] 1130 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[8] 1555 193
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 999 175
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[3] 997 193
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[27] 1056 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_5_0_a2[7] 954 144
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[2] 1117 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1472 217
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_3[19] 1288 195
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[7] 1274 201
set_location Data_Block_0/Test_Generator_0/Test_Data_2[7] 1612 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1337 187
set_location UART_Protocol_1/mko_0/counter[14] 606 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[6] 997 159
set_location Controler_0/ADI_SPI_0/wr_addr_buffer_0_sqmuxa_i_i_a2 1116 168
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 1081 198
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[30] 1122 201
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_1_sqmuxa_0_a2 967 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[22] 1014 160
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_a4[3] 985 165
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[16] 969 151
set_location Controler_0/ADI_SPI_0/op_eq.divider_enable38_4 1129 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 1002 153
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][3] 1024 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 1007 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1038 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1461 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[3] 1546 196
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[15] 1071 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[29] 1056 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RE_d1 1175 199
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[55] 398 309
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1440 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[2] 1235 171
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[23] 1137 202
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold_1_sqmuxa_0_a2 1195 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1279 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1490 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1078 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset 1238 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[20] 1018 151
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[38] 1052 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[1] 1273 238
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[0] 2396 105
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 963 139
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[42] 2110 123
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[9] 1072 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[36] 954 159
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_a2_0_4 979 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[1] 967 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/almostfulli_2_sqmuxa_i_0 1182 189
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[28] 1106 192
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[7] 971 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[15] 1165 202
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1037 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1492 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_1_0_a2[0] 1028 186
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[7] 1259 169
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[3] 1109 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[4] 1737 145
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[23] 1159 195
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[7] 1595 175
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[3] 903 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[35] 1041 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[21] 1143 199
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_6_i_a2_0_a2 995 195
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[4] 1843 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1047 175
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[3] 1077 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[7] 1016 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 938 160
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[10] 885 153
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[14] 1119 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[10] 1009 180
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[6] 900 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 1938 193
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_a2_0_a2[1] 993 192
set_location Controler_0/Command_Decoder_0/counter[12] 1032 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1011 183
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[6] 1489 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 935 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[26] 1017 151
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[9] 1366 187
set_location UART_Protocol_0/mko_0/counter[2] 737 211
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[11] 1277 207
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[0] 1009 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNITTP61 1060 189
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO[5] 1128 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft 1065 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.afull_r_RNO 1034 186
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 591 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1035 174
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_Reset_N_0_a2 1261 201
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_statece[1] 996 168
set_location Controler_0/ADI_SPI_0/counter[0] 1130 160
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIUFM7[0] 1136 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1101 183
set_location UART_Protocol_0/mko_0/counter_5_s_25_RNO 733 210
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[16] 1059 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[30] 1044 196
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[16] 1160 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[9] 1022 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/REN_d1_RNIPNRM 1483 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[8] 1206 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[1] 1168 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[9] 1558 202
set_location Data_Block_0/Test_Generator_0/Test_Data_1[10] 1246 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[18] 1258 175
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_DELAY 7 4
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1445 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[39] 940 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_0 1086 156
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4 1156 162
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[10] 1278 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1935 193
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[11] 1142 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[5] 1585 184
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[1] 1111 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO 1072 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[23] 1101 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[28] 1001 160
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[50] 1410 15
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[11] 1200 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1007 172
set_location UART_Protocol_1/UART_TX_Protocol_0/UART_TX_Data_0_iv_0_a2_0[0] 1103 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[29] 1059 193
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[0] 1228 199
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Req 1235 202
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[2] 1059 211
set_location UART_Protocol_0/mko_0/counter[25] 760 211
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[8] 1129 201
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[15] 915 166
set_location Data_Block_0/Test_Generator_0/Test_Data_6[5] 1178 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 994 166
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer[8] 1268 211
set_location UART_Protocol_1/UART_TX_Protocol_0/counter_c1 1113 207
set_location Data_Block_0/Communication_Builder_0/wait_next_state[0] 1244 196
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1 12 164
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1416 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[7] 1153 169
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[11] 1076 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1197 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[9] 1198 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_2[6] 1253 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_10_0_a2[2] 1205 195
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[8] 1542 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1036 193
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 809 234
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_top_fwft_r 1504 190
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_RNO_0[13] 893 153
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIQN3S[0] 1013 153
set_location Data_Block_0/Communication_Builder_0/state_reg[1] 1237 196
set_location UART_Protocol_1/UART_TX_Protocol_0/counter[1] 1111 208
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[4] 1180 193
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[16] 1252 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[0] 997 172
set_location UART_Protocol_1/UART_RX_Protocol_0/Other_Detect 880 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1155 202
set_location Controler_0/Command_Decoder_0/state_reg_RNO[2] 1078 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_7 1428 183
set_location Controler_0/Command_Decoder_0/counter[16] 1036 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1288 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[8] 967 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1605 202
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[8] 1280 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[12] 1252 175
set_location Controler_0/Command_Decoder_0/AE_CMD_Data[8] 1092 169
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_bit_cnt_4[3] 879 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[11] 1309 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk3.empty_r 1305 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 973 165
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/middle_dout[0] 1056 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[0] 961 171
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 1042 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1023 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_10 1449 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r[6] 896 151
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[3] 1104 166
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1033 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[31] 1068 199
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1195 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[38] 150 255
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_11_0_a2[1] 1184 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[19] 1153 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1497 181
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 952 166
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_4[11] 1394 186
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[5] 1098 196
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel[2] 1005 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[10] 948 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[1] 1198 168
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_12 1112 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1568 201
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Start_ADDR_1[5] 1277 201
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns[13] 907 153
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNO_1 1083 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/empty_r_fwft_RNO_0 1451 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1191 208
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[7] 1250 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[24] 1145 208
set_location Controler_0/Command_Decoder_0/decode_vector_6_1dflt_1_1 1084 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/emptyi_fwftlto10_6 995 144
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[9] 1126 199
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_3_i_a2_0_a2 994 195
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[58] 992 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[2] 1311 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIP76E1 1020 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1410 184
set_location Data_Block_0/Test_Generator_0/Test_Data_7[8] 1181 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 1933 193
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1548 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[10] 707 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[19] 1067 154
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame[15] 1215 175
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[7] 1887 184
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Complementary[2] 968 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1286 184
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[7] 1222 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[3] 2188 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[27] 1014 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[7] 1472 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[7] 1039 199
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[15] 1162 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1456 192
set_location Controler_0/Command_Decoder_0/decode_vector_6_0dflt_1 1060 171
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[7] 1058 157
set_location Controler_0/Command_Decoder_0/decode_vector_RNIEJ9C[3] 1086 171
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[4] 963 154
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1335 187
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1041 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_gray_fwft_3[5] 1015 189
set_location Controler_0/Command_Decoder_0/decode_vector_RNIDI9C[2] 1080 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1356 187
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[5] 1194 193
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[24] 1122 196
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set 1086 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIMIIB1[4] 1211 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[19] 996 153
set_location Controler_0/REGISTERS_0/state_reg_ns_a2_0_a2_0_a2[4] 1101 168
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[17] 1185 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[7] 1124 199
set_location Data_Block_0/Communication_Builder_0/wait_next_state[1] 1236 196
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/un15_read_signal_0_a2_0 1180 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[5] 990 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[9] 1049 156
set_location Controler_0/Command_Decoder_0/counter[14] 1034 172
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNIC71S[0] 1024 156
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data[7] 1178 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[0] 1058 153
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[2] 1106 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1897 193
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[4] 1072 192
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_D 880 156
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[34] 1000 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1507 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[14] 1443 181
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[9] 909 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[3] 1120 199
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk17.u_corefifo_fwft/dout_4_iv_0_13_i_m2_i_m2 1057 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 980 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[6] 1014 184
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[23] 984 151
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 896 160
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_End_In_Frame_3_0_0_a3_16_10 1142 171
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[13] 1294 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid 1323 184
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[0] 1318 187
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[9] 1249 169
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[9] 1204 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[7] 956 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[16] 1177 171
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[57] 1391 201
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty 1322 184
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/un4_fifo_rd_en_0 1168 198
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[39] 1380 342
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[10] 1354 199
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[7] 1547 181
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[8] 1141 181
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[0] 895 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[9] 1510 175
set_location Controler_0/Command_Decoder_0/op_gt.faultcounter_elapsed3lto25 1054 171
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[5] 1038 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 798 175
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 1096 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[1] 698 172
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[1] 971 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_1_0[8] 1590 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[15] 1030 154
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[9] 1132 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[22] 1018 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 987 208
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[34] 991 156
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1605 193
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[9] 994 193
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[11] 1143 96
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1310 180
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[0] 1315 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][0] 1024 190
set_location Controler_0/ADI_SPI_0/tx_data_buffer[2] 1106 169
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[12] 1244 208
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1973 234
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[21] 1151 199
set_location Data_Block_0/Communication_Builder_0/op_ge.un8_frame_counter_golto4 1233 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIIA4C[4] 1131 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNO 1238 174
set_location Data_Block_0/Communication_Builder_0/state_reg[2] 1256 202
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_6_0_a2[6] 1033 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[16] 1008 159
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[2] 985 169
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[29] 929 166
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/xmit_cntr[1] 1078 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1309 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[42] 1759 141
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[25] 1060 156
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][5] 993 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[8] 1094 195
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 979 139
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[10] 1016 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[3] 1456 190
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Output_Sample_Part_2[11] 1140 181
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[38] 1077 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[31] 1059 157
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[19] 801 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1601 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[6] 936 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[11] 1197 175
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[8] 1284 219
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNI9ABE1[0] 1097 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[4] 1487 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[28] 1217 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/re_set_RNO 939 153
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[5] 968 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[53] 1512 210
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[15] 1160 190
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[33] 1076 165
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[3] 1036 208
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[16] 1301 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 954 172
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_1_0[6] 1192 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1444 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[3] 930 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1729 151
set_location Data_Block_0/Communication_Builder_0/Frame_Counter[5] 1230 202
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[0] 1312 201
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[14] 1249 192
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1413 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout_valid_RNIEJ5N 1478 174
set_location Data_Block_0/Communication_Builder_0/next_state_1[3] 1252 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_8_0_a2[4] 991 138
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_ns_0[8] 984 195
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/un4_update_dout 1465 216
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[5] 978 145
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[24] 1141 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[11] 1002 157
set_location Controler_0/Answer_Encoder_0/state_reg_ns_i_0_o2_0_i_o2[0] 1080 174
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[2] 1345 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set_RNO 1483 201
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_4_i_a2_0_a2 988 192
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer_Unsigned[15] 1359 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_valid 1035 175
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_Reset_N_i_a2_RNINUMA1 1231 201
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[9] 1533 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[31] 1220 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/TRG_Unit_Detect_RNO 1597 174
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[13] 1298 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][6] 975 166
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][1] 1169 199
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[14] 914 166
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv[12] 1221 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[3] 1192 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[19] 1062 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 1010 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[9] 1726 151
set_location Data_Block_0/Communication_Builder_0/Event_Size_Buffer[18] 1358 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[6] 992 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr_gray[1] 978 169
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[26] 1062 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 1002 175
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[2] 992 196
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[15] 1021 153
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_9 1055 180
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[0] 969 157
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[7] 993 196
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/RDATA_r[10] 1163 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1238 151
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[8] 1595 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 938 151
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[28] 928 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][6] 968 145
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[23] 1015 157
set_location Controler_0/Answer_Encoder_0/cmd_ID[5] 1086 172
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[0] 1093 195
set_location UART_Protocol_0/UART_RX_Protocol_0/Detect_state_reg_ns_1_0_.m11_0_1 972 159
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/re_set 1039 202
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[10] 1288 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[1] 967 172
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/samples[0] 892 160
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[8] 987 196
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[52] 590 42
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk6.un6_fulli_assertlto13_i_a2_8 1048 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[18] 1026 157
set_location UART_Protocol_0/mko_0/counter[8] 743 211
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[2] 955 159
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Threshold[1] 1189 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_0[5] 1031 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIRER91 1510 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[14] 929 157
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[4] 1543 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1442 193
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[14] 1154 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[0] 985 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[1] 1022 190
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[30] 1011 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[6] 1252 169
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Trigger_Edge_Location_16_ss0 1172 180
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[33] 775 180
set_location Controler_0/ADI_SPI_0/counter[2] 1118 160
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 974 166
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[6] 1108 165
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[2] 1093 342
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/re_set_RNO 1365 186
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[8] 1533 193
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[7] 1279 211
set_location Controler_0/Command_Decoder_0/decode_vector_6_1dflt 1083 171
set_location UART_Protocol_1/UART_RX_Protocol_0/op_gt.faultcounter_elapsed3lto15_0 911 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1013 172
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[0] 1323 202
set_location Controler_0/ADI_SPI_0/data_counter[23] 1152 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[12] 1110 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[0] 972 136
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/RDATA_r[7] 1103 199
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[29] 1218 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[7] 2192 193
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[0] 1171 198
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_4_RNO[0] 1243 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[1] 2186 193
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[2] 966 157
set_location Data_Block_0/Test_Generator_0/Test_Data_1[8] 1244 181
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[53] 1678 363
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rx_bit_cnt[0] 995 169
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[13] 1610 193
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 1082 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[14] 1299 184
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_bit_sel_RNO[2] 1078 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[9] 1088 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[3] 981 138
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 1185 193
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[33] 947 150
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[5] 1594 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[2] 963 172
set_location UART_Protocol_1/UART_RX_Protocol_0/Decode_data[20] 892 154
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m10 891 159
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1475 202
set_location Data_Block_0/Communication_Builder_0/state_reg_RNI6OLB2[9] 1225 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[32] 938 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events[31] 1271 175
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[22] 2044 315
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[0] 1078 198
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[32] 1172 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[6] 959 172
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/fifo_valid 1168 199
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_sm.rx_state18_NE_0 884 156
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[28] 1265 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[26] 927 153
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Event_Start_In_Frame 1138 175
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[8] 1318 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[31] 1095 199
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_2_1[0] 1344 181
set_location Data_Block_0/Communication_Builder_0/Read_Sample_2[5] 1029 229
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[0] 1523 202
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[7] 1489 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1091 187
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1041 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[10] 1535 190
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[32] 1166 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_M[13] 1230 181
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_reg[7] 1043 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[4] 977 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1459 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[7] 961 169
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1236 151
set_location UART_Protocol_1/Communication_TX_Arbiter_0/state_reg_ns_a3[1] 1179 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1247 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[5] 1062 211
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[4] 1312 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[0] 1489 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/ALL_FIFO_Enable 1151 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[9] 1499 181
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/tx_byte[2] 1000 193
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[17] 1032 159
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg[0] 990 196
set_location UART_Protocol_0/UART_TX_Protocol_0/counter_RNO[0] 1004 198
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/txrdy_int_1_sqmuxa_i 1073 207
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_4[0] 1227 198
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[11] 1283 211
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_0_a2[6] 1119 207
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[8] 936 156
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1455 189
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[10] 1984 15
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_0[0] 1241 150
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/RDATA_r[6] 1541 196
set_location UART_Protocol_0/UART_RX_Protocol_0/counter[10] 1042 151
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[7] 1350 202
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 1006 175
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[6] 1121 208
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[4] 1364 187
set_location Data_Block_0/FIFOs_Reader_0/state_reg[5] 1241 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0_5 995 171
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[6] 1469 202
set_location Controler_0/System_Controler_0/read_data_frame_1[0] 1163 169
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/tx_hold_reg[7] 1086 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/OR4_B_DOUT[1] 1166 288
set_location Controler_0/REGISTERS_0/state_reg[3] 1089 169
set_location Data_Block_0/Communication_Builder_0/Event_Start_ADDR_Buffer[8] 1274 202
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_count[0] 1000 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1528 190
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1552 202
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/OR4_B_DOUT[51] 1970 234
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r[11] 1034 202
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[17] 1068 195
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_NstagesSync/shift_mem_reg[1][4] 1029 193
set_location Controler_0/Communication_CMD_MUX_0/Communication_vote_vector_RNISN1S[0] 1065 153
set_location Data_Block_0/Communication_Builder_0/Read_Sample_3[9] 1314 196
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg[3] 968 160
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[8] 1509 175
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Address_Unsigned[3] 1288 202
set_location UART_Protocol_0/UART_TX_Protocol_0/state_reg_RNO[0] 990 195
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[3] 1123 171
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Input_Data_1_0[4] 1222 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 972 138
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[10] 1502 201
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[18] 1069 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[2] 1311 181
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_iv_3_RNO[0] 1200 168
set_location UART_Protocol_0/mko_0/counter[12] 747 211
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1039 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1499 190
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[5] 1081 193
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[16] 993 96
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Enable_RNO 1257 198
set_location Controler_0/ADI_SPI_0/data_counter[26] 1155 166
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4[27] 1008 156
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0[1] 1116 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[10] 2195 193
set_location Controler_0/Answer_Encoder_0/periph_data_buffer[0] 1124 175
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/Q[13] 1093 159
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_1[14] 1258 193
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[4] 1276 199
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[13] 1136 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/REN_d1 1091 184
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1082 160
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Number[12] 1294 216
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/fifo_rd_en_0_o2 1525 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Wr_corefifo_grayToBinConv/bin_out_1_0_a2[0] 1026 189
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples_RNO_0[10] 1171 171
set_location UART_Protocol_1/UART_TX_Protocol_0/state_reg_RNIPK8E[12] 903 168
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F[17] 1285 207
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r10_0_a2_0 1190 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[2] 1201 202
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/TRG_Unit_Detect_RNO 1175 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 1941 193
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_2[9] 1104 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[7] 937 150
set_location Data_Block_0/Test_Generator_0/Test_Data_3[5] 1394 172
set_location Data_Block_0/Test_Generator_0/Test_Data_1[6] 1242 181
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[4] 1148 208
set_location Controler_0/ADI_SPI_0/tx_data_buffer_0_sqmuxa_1_i_i_a2 1123 168
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[3] 2276 181
set_location Data_Block_0/Test_Generator_0/Test_Data_5[9] 1530 181
set_location Controler_0/ADI_SPI_0/data_counter[13] 1142 166
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[4] 1115 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[5] 961 145
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_RNO_0 937 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/RDATA_r[2] 1397 187
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[7] 907 166
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[7] 1027 181
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[12] 1021 228
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/Remaining_Number_Of_Samples[9] 1132 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[1] 1550 202
set_location Data_Block_0/Test_Generator_0/Test_Data_2[8] 1613 184
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[10] 1042 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_8 1425 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[8] 1082 199
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[5] 2190 193
set_location Data_Block_0/Communication_Builder_0/Packet_Counter[6] 1278 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[4] 1343 187
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_2_1[3] 1546 181
set_location UART_Protocol_1/UART_RX_Protocol_0/counter[2] 902 166
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[25] 1071 169
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[26] 1062 154
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[5] 1220 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[8] 1077 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][7] 958 145
set_location Controler_0/ADI_SPI_0/un1_tx_data_buffer_i_m2[5] 1114 168
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[1] 974 145
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[5] 936 150
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/Q[8] 1158 189
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 979 142
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Output_Sample_Part_2[9] 1737 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[11] 1728 151
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_i_m2[29] 1130 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[1] 1459 196
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m2_i_o2_0_i 1125 168
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_shift[3] 889 157
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_0[8] 1248 168
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/fwft_Q_r_Z[3] 1121 202
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1026 180
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[13] 1185 198
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_1_0[10] 1285 175
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[26] 1166 195
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[30] 1046 196
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[5] 988 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[10] 949 142
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/fwft_Q_r_Z[7] 1148 190
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/re_pulse_d1 1109 190
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[1] 1238 160
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[37] 944 157
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1426 180
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rptr_bin_sync2_fwft[9] 955 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[12] 1049 184
set_location Controler_0/System_Controler_0/un4_read_signal_0_a2 1163 168
set_location UART_Protocol_1/mko_0/counter[17] 609 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[9] 1402 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[23] 1007 157
set_location Controler_0/ADI_SPI_0/un1_wr_addr_buffer_i_m2[3] 1104 165
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_7_0_a2[5] 1013 189
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2 1140 171
set_location Data_Block_0/Communication_Builder_0/Event_Number_Buffer[16] 1284 208
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][2] 1021 187
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[9] 1066 211
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft_RNIO67S[4] 1048 207
set_location Data_Block_0/Communication_Builder_0/wait_next_state[8] 1252 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1442 199
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[20] 1101 160
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_state_RNI92OL[2] 988 189
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_M[11] 1263 172
set_location Controler_0/Answer_Encoder_0/periph_data_0_iv_0_a2_0[8] 1155 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_gray_fwft[6] 966 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1497 175
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Output_Sample_Part_2[11] 1594 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[16] 1033 159
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Input_Data_2_1[9] 1152 169
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[25] 1167 195
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m67_e 1140 168
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1015 171
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_7 1011 174
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_grayToBinConv_fwft/bin_out_8_0_a2[4] 1221 195
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[6] 1205 202
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[14] 1337 202
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[5] 1028 228
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout_4_i_m2[0] 1161 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Sample_Per_Event_L[15] 1179 175
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_mem_reg[1][10] 956 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/re_set 1324 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[0] 999 151
set_location Controler_0/ADI_SPI_0/rx_data_buffer[2] 1108 172
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter[10] 1353 202
set_location Controler_0/System_Controler_0/state_reg_RNI19P8[1] 1080 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/RDATA_r[3] 1315 181
set_location UART_Protocol_1/UART_TX_Protocol_0/Part_TX_Data[3] 1089 202
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/int_MEMRD_fwft_1[27] 996 156
set_location Controler_0/ADI_SPI_0/tx_data_buffer[1] 1111 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[1] 944 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy_RNO_1[0] 1584 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[37] 1054 157
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[31] 1092 199
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/int_MEMRD_fwft_1[9] 1491 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/RDATA_r[14] 1096 160
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[0] 1525 190
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[4] 1441 189
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI62IB1[0] 1198 207
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[21] 1040 154
set_location Data_Block_0/Communication_Builder_0/Sample_RAM_R_Order_Unsigned[18] 1341 202
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[9] 986 135
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[23] 1172 202
set_location Controler_0/System_Controler_0/SYS_Main_Reset_N_0_sqmuxa_0_a2_18 1113 168
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_full_int_1_sqmuxa_i_1 985 168
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[3] 1532 175
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Input_Data_1_0[5] 1498 184
set_location UART_Protocol_0/UART_RX_Protocol_0/ETX_Detect_0_sqmuxa_0_a2 966 159
set_location Controler_0/ADI_SPI_0/data_counter[16] 1145 166
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[12] 1137 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/middle_dout[10] 1541 193
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_11 1457 192
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/OR4_B_DOUT[21] 1418 261
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Input_Data_2_1[9] 1884 184
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[6] 955 166
set_location Controler_0/Command_Decoder_0/counter[15] 1035 172
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/finite_event_counter[17] 1254 160
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_cntr_3_1.SUM[1] 994 165
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/RDATA_r[39] 1013 151
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/Rd_corefifo_NstagesSync_fwft/shift_reg[10] 957 172
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r[8] 1893 193
set_location Data_Block_0/Test_Generator_0/Test_Data_0_1[6] 1587 172
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/sc_r[4] 1085 160
set_location Controler_0/Answer_Encoder_0/periph_data_iv_0_1[6] 1122 171
set_location Controler_0/ADI_SPI_0/data_counter[22] 1151 166
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[11] 1022 157
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[2] 1095 181
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_2_1[6] 1488 169
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/empty_RNO 972 150
set_location Data_Block_0/FIFOs_Reader_0/state_reg_ns_a3[2] 1236 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_9 1545 189
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[10] 959 166
set_location Data_Block_0/FIFOs_Reader_0/state_reg_RNISU6T[4] 1247 207
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_RX/rx_state_ns_1_0_.m14 888 159
set_location Data_Block_0/Communication_Builder_0/state_reg[13] 1258 202
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Input_Data_2_1[3] 1753 172
set_location UART_Protocol_0/UART_RX_Protocol_0/Second_Nibble_Value[1] 962 157
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[4] 1263 228
set_location UART_Protocol_0/UART_RX_Protocol_0/Decode_data[5] 968 154
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[11] 2284 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[2] 1450 190
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[11] 1201 135
set_location Controler_0/ADI_SPI_0/wr_addr_buffer[5] 1107 166
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/int_MEMRD_fwft_1_i_m2[11] 1092 195
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[35] 1078 180
set_location Controler_0/Answer_Encoder_0/cmd_ID[0] 1102 175
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Data_Size[8] 1355 195
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.baud_cntr[1] 998 175
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REG_Set_Number_of_Events_L[6] 1258 169
set_location UART_Protocol_0/UART_TX_Protocol_0/un1_state_reg_1_i_a2_0_a2 999 195
set_location Data_Block_0/Communication_Builder_0/Communication_Data_Frame_F_2[13] 1027 228
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[4] 1937 193
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data[49] 1087 237
set_location Data_Block_0/Communication_Builder_0/wait_next_state[12] 1243 199
set_location UART_Protocol_1/Communication_TX_Arbiter_0/TX_Fifo_Data_F[19] 1168 192
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/OR4_B_DOUT[24] 1941 42
set_location UART_Protocol_1/UART_RX_Protocol_0/UART_RX_OE_N_0_a4_0_a2 900 153
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/receive_shift.rx_shift_11[3] 961 165
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r[13] 1418 181
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[38] 1051 156
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r[1] 1189 208
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[5] 1212 193
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter[17] 1289 211
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[2] 1020 189
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[10] 1271 184
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/Q[24] 934 153
set_location Controler_0/Answer_Encoder_0/cmd_CDb 1091 172
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Input_Data_1_0[5] 1291 181
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/int_MEMRD_fwft_1[1] 1308 180
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_RX/rcv_cnt.receive_count_3_i_o4[0] 999 165
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/make_xmit_clock.xmit_clock8 1070 210
set_location UART_Protocol_0/UART_RX_Protocol_0/First_Nibble_Value[3] 961 157
set_location UART_Protocol_1/UART_RX_Protocol_0/state_reg_ns_a4[4] 887 153
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_bin_sync2[6] 984 139
set_location Data_Block_0/Communication_Builder_0/state_reg[7] 1256 196
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[11] 1512 175
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Data_2[37] 915 201
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/FIFO_Event_Data_1[0] 1128 175
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r[8] 993 208
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[12] 1757 145
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/emptyi_10 1420 180
set_location UART_Protocol_0/Communication_TX_Arbiter_0/TX_Fifo_Data[20] 1153 196
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_4_f0 1000 141
set_location UART_Protocol_1/UART_TX_Protocol_0/Fifo_Read_Data_Buffer[28] 1134 208
set_location Data_Block_0/Communication_Builder_0/wait_next_state[9] 1239 196
set_location Controler_0/Command_Decoder_0/un1_decode_vector6_i_a7_2 1066 171
set_location UART_Protocol_1/mko_0/counter[16] 608 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/int_MEMRD_fwft_1[11] 1023 180
set_location Controler_0/Answer_Encoder_0/state_reg_RNO[4] 1082 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr[5] 1037 199
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_fwft[2] 975 145
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/sc_r_fwft[13] 1046 181
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/RDATA_r[5] 1019 181
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5_1[16] 1077 195
set_location Controler_0/ADI_SPI_0/addr_counter[12] 1129 184
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk17.u_corefifo_fwft/empty_RNO 1021 183
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Input_Data_2_1[7] 1196 184
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Processed_Events[26] 1215 172
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.wptr[0] 961 142
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/dout[2] 1106 196
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wptr_gray_3[6] 1039 195
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk17.u_corefifo_fwft/dout[9] 1490 181
set_location Controler_0/ADI_SPI_0/state_reg_ns_4_0_.m35_i_a2_15 1150 183
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/re_pulse_d1 1104 172
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/re_set_RNO 1558 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/read_data_frame_13_0_iv_6[7] 1206 180
set_location UART_Protocol_0/UART_RX_Protocol_0/state_reg_ns_a4[9] 975 159
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/fwft_Q_r[9] 1051 157
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk17.u_corefifo_fwft/middle_dout[22] 1140 202
set_location Controler_0/Communication_ANW_MUX_0/Fifo_Full_1_iv_0_0 1110 189
set_location UART_Protocol_0/UART_TX_Protocol_0/Fifo_Read_Data_Buffer_5[18] 1064 195
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNIA8GR1[0] 984 153
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1488 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1752 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 732 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 732 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1596 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 948 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 660 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 288 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1968 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1752 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 660 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 840 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 324 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2328 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 1896 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1056 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 72 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1164 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 696 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 216 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 804 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2184 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1344 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1272 287
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1668 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 768 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1416 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1632 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 624 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1236 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1896 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 504 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1380 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 108 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1200 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2400 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 984 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 696 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1236 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 768 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2148 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2112 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 984 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1632 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1308 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 468 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 0 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2112 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 624 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1092 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 2040 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1452 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 876 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 468 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1860 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1236 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1968 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 396 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 2400 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 144 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1968 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 2076 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1020 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 288 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 252 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 912 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 72 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 540 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 840 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 432 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 2328 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 624 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 912 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 72 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 144 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1560 368
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 984 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 216 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1308 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1164 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1896 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1272 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 216 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 396 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 0 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2436 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2220 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1596 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2400 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1452 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1860 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1164 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 732 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1344 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 2436 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 108 233
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1344 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 876 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1932 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2364 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 504 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 948 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 180 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1596 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 360 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2364 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1788 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1752 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1704 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1932 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 108 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1488 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 912 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1788 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 660 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1932 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 2076 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 2004 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 540 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1560 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 108 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2148 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 468 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2292 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1380 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 180 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 288 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2328 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 624 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1860 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1488 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2364 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 840 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 876 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 252 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2328 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 732 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 324 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2436 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2436 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2076 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2112 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 624 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1896 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1020 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 1164 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1788 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 984 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1704 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2184 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1344 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 72 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1560 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 360 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 540 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 432 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1896 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1092 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1020 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1968 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 948 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1344 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2364 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2184 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1860 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2040 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2220 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2400 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1344 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2184 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1524 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 1896 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 624 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2220 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 252 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 948 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 432 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 948 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1416 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1860 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1632 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1896 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2256 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 216 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 912 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 540 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 432 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1560 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1932 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2040 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2220 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2400 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 876 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2076 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 252 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2328 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2292 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 984 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2220 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1452 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 696 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1092 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1128 287
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_0_Event_Start_ADDR/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1272 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C5 804 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1416 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 804 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1704 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2076 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2328 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2292 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 2256 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 732 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1164 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1380 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1560 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 216 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2328 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 2004 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1932 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 288 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 624 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1452 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 840 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C36 2040 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 504 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 2040 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 468 233
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C0 1092 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 984 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 468 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 876 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1632 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2220 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 180 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 768 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 948 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1380 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1200 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1596 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1896 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1752 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 984 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1488 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 360 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 840 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 840 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1344 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C49 1020 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1020 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1488 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2256 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 360 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 732 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1380 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1524 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1128 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 876 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 768 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1164 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1524 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 252 287
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1524 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2112 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1308 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 948 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 1788 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2400 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 108 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1752 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 804 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1452 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1632 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1524 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1524 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1452 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1236 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1380 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 72 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1236 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1056 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 396 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 432 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1752 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1272 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 2256 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1236 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1704 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2148 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1560 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1596 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C43 1668 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1488 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 2148 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 840 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2040 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1932 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1164 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1416 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2184 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1236 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1128 41
set_location Controler_0/REGISTERS_0/memory_memory_0_0 1056 179
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 2364 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 624 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 1200 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 588 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1668 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1308 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 2004 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1824 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1596 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C10 2148 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 1128 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2256 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1668 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1020 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 360 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 1020 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1788 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1344 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 1968 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C4 2040 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 732 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1788 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1932 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 624 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C51 1596 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 2004 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1788 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1968 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1380 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 732 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2112 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C20 660 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 144 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 180 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C18 36 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2040 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 876 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2292 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1308 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 504 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 2076 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1308 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1704 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1164 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1056 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1272 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1236 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 2292 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 660 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1308 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 804 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 1128 233
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1164 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C43 1788 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 1128 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1164 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1788 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2364 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2004 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 288 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2112 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C48 1272 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2184 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 252 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1236 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1380 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1632 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1824 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1668 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 144 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 540 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 360 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 840 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2220 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1344 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 768 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1632 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1452 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1932 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1308 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 180 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 696 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 1092 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1752 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 0 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C59 2364 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C37 588 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1164 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 912 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1488 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2256 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1092 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1560 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 2076 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2004 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1824 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 324 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1524 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2256 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1524 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 216 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C0 2436 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C11 1128 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1668 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1824 368
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C0 912 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 396 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2148 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1200 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 984 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C9 1596 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1860 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 252 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 1056 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 180 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 1968 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 468 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C6 1488 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 588 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 2400 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1860 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C5 912 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1932 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 660 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 1824 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2220 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 432 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 912 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1380 341
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 588 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2112 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 504 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C18 72 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 1020 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1704 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1632 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2400 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 840 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2004 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1824 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 504 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 876 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1896 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1488 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1092 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 1560 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 2184 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2184 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1416 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2292 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 984 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 912 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2364 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1560 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1308 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 540 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1272 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1380 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2256 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 732 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 540 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 876 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 108 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 1860 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 588 368
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_1_Event_Number/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1272 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1752 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1968 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 432 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 588 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 468 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 144 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C7 660 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 36 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 732 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 468 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C21 1416 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2400 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1668 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 2184 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1452 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 324 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1824 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 360 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1416 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2004 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2328 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 252 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2148 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 0 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1056 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C40 1968 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 36 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 948 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 2112 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 36 179
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top_R0C1 1056 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C49 660 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C35 1056 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1056 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C50 1452 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 468 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 396 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1164 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 252 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 588 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1824 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 0 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 324 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 1788 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 2076 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 1164 95
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 1092 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C52 504 14
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 876 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 768 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 1020 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 1056 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1128 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1668 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2040 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C0 2292 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1560 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1236 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1560 149
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 912 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1128 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 396 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1200 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C41 0 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2004 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C24 2040 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C8 2112 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 696 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 876 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 588 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 660 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C11 804 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 360 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1668 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C9 1704 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1092 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2184 179
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_0/PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM_R0C0 1236 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 768 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 876 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1488 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2076 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 984 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2256 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 2256 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C57 2184 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C3 324 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 1860 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1704 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1092 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 2040 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1860 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1488 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 732 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 696 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C42 2148 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 588 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 468 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C52 540 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1704 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 1488 149
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1704 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C56 1860 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C3 180 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1272 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1752 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 804 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C35 1020 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 396 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1632 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1092 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 504 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C48 1272 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1452 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 732 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1056 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 72 206
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1896 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 108 95
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C1 984 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 876 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2076 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 696 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2040 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 324 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1164 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 804 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1452 206
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 948 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C10 2076 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 768 68
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 2004 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 768 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 1092 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 2148 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2328 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1344 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2256 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1236 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1524 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1488 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 2292 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C17 840 368
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1452 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C58 1020 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1128 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 468 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1308 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 396 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 696 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C20 696 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C34 912 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1416 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C4 2364 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1596 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 1200 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C36 2292 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1824 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C57 2148 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 1968 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1632 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 732 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 360 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C53 1896 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C4 1596 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 2040 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 540 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1596 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C50 1272 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 432 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1344 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C11 840 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1380 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C59 2436 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 2292 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2112 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C43 1752 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 432 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C1 1524 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 252 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1704 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 1092 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C1 1308 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C9 1788 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 2076 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C24 1824 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1344 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C24 1824 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C54 660 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 360 233
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 624 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C3 288 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 696 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 144 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C40 1896 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C48 1236 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C42 1932 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1560 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 360 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C40 2004 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C33 72 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 768 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C25 2148 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 696 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C26 1416 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2400 122
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1524 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C34 840 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C48 1308 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C58 660 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 288 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C7 396 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C23 324 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 144 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 912 260
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C1 948 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 732 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2292 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1200 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 1968 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C38 216 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C25 2436 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C35 1200 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C22 2040 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C26 1524 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 216 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 360 41
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1272 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 948 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1272 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C32 180 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C58 768 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 1788 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 804 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 1788 122
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 984 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C23 504 341
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C0 1128 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 984 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 180 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C6 1524 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C59 2328 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C16 396 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C59 2436 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 624 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C22 2184 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1416 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2220 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 1968 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C19 1200 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C17 984 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 696 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C42 2184 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 144 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C27 1668 41
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1596 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C41 324 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 1824 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 1860 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C37 468 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C39 1200 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C16 504 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 252 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C55 324 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C41 180 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C6 1560 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C2 912 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2436 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C2 1056 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 1824 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C18 216 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1020 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C11 1128 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C8 2004 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C32 288 68
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C4 948 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C1 1200 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C11 660 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C55 216 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 768 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C40 2328 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C52 696 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C19 768 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1560 68
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1200 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2220 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C8 2256 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C3 432 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C39 1272 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1596 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C17 624 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 1968 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 1860 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2220 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 804 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C32 36 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C57 2148 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 432 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1668 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 468 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1860 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 288 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C21 1380 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C0 2256 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1416 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1896 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1704 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 588 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C38 252 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1452 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C53 1704 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C27 1632 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C25 2112 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C49 540 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C0 2364 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2112 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C0 1056 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C50 1380 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C3 804 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C27 1632 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1308 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 504 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C20 396 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C25 2292 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C33 324 206
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C1 768 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 144 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C51 1752 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C49 804 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2004 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 2004 179
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C5 1932 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C37 876 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C56 1632 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C55 288 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C7 504 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C56 1704 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C34 948 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C37 432 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C54 840 95
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C10 1380 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C50 1344 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C8 1932 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C53 1752 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 588 260
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1416 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C19 696 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C38 36 260
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C6 2328 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C39 1308 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C10 1896 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C18 108 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C19 840 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C16 540 149
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1968 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C22 1788 314
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C9 1020 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C20 504 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C24 2076 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C2 1128 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C4 1632 341
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C2 1668 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 288 95
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 660 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2112 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C39 1236 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C26 1524 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C42 2112 149
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk23.UI_ram_wrapper_1/L1_asyncnonpipe/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_R0C0 1128 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C34 948 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C56 1668 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C58 912 95
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C36 2364 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C27 1752 41
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C17 660 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C23 540 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C52 540 14
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1416 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C41 144 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C10 1752 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C43 1932 68
set_location Data_Block_0/Event_Info_RAM_Block_0/PF_DPSRAM_C7_2_Event_Size/PF_DPSRAM_C7_0/PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_R0C0 1344 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C35 804 68
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C22 2220 341
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C57 2220 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C53 1668 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C5 1020 14
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 588 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C51 2148 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C2 1056 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C9 1824 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C23 432 368
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C6 1452 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 324 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C8 1932 206
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C21 1416 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C55 396 233
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top_R0C1 1092 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C5 804 14
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C26 1488 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C38 108 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C54 588 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2436 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C36 2400 314
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C21 1596 314
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk22.UI_ram_wrapper_1/L3_syncnonpipe/COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_R0C7 1200 149
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C1 1200 260
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C16 468 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C54 624 122
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C33 36 287
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R3C33 36 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C51 2076 179
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C7 624 233
set_location Data_Block_0/Sample_RAM_Block_0/PF_DPSRAM_C5_0_1_0/PF_DPSRAM_C5_0/PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R0C32 216 95
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71 1056 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0 1732 144
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_799 1224 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1032 189
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0 1032 180
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10] 1284 201
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8] 924 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J 1528 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC 1524 189
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_987 1116 159
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNILMV7 1188 192
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0 1323 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1716 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 1176 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA 972 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1431 201
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIJ56I 1032 192
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1056 180
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3 1524 180
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01 972 141
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0] 1239 174
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_797 1248 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 2272 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8] 1116 198
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_804 1343 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V 1200 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0 1488 189
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2 1608 183
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1] 1128 165
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIP69J[8] 1116 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1726 141
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD 1080 159
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8] 1008 144
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_805 1584 171
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_800 1260 198
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3 1239 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0 1428 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0 1044 189
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3 1392 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1 1236 159
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1716 150
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_364 1032 150
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_362 900 165
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 984 141
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0 735 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1429 183
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I 1068 183
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1212 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 2184 192
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0 1533 180
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8] 1200 207
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G 996 174
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 948 141
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71 1104 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0 1260 183
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0 592 171
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_363 1199 201
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy 939 207
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1068 189
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10] 1322 201
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31] 1116 183
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIACDI 1188 198
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1584 183
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1416 174
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8] 1140 192
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0 1188 180
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1032 210
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL 1020 198
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8] 1187 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE 1440 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0 1164 174
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1389 174
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED 1188 171
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0 1188 183
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI8M7M 1008 192
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 984 144
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0 1236 165
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A 1548 201
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 972 153
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0 1500 174
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34 948 165
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_803 1261 192
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0 1143 171
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0 1236 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1392 183
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0 1344 198
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_365 1032 198
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3 1176 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG 972 144
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M 1037 174
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1596 201
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_801 1260 210
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1332 174
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1584 174
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_798 1272 198
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy 888 150
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0 1584 180
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1503 171
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy 940 201
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 984 207
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8] 1092 180
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1008 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 696 171
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8] 1080 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0 1404 180
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2 1608 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1596 192
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM 1032 207
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1224 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0] 1932 192
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0 1022 201
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 1212 198
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA 1428 180
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1488 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S 996 171
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0 972 174
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI 1284 183
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B 960 141
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_802 1272 210
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1036 183
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0 948 171
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1 1245 198
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 792 174
set_location Controler_0/Command_Decoder_0/counter_s_986 1020 171
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2 1176 180
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8] 1068 150
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0] 1884 192
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_cry_0 984 171
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0 1266 180
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[27] 1527 69
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[35] 1062 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[22] 1923 315
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[33] 209 234
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[49] 738 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[21] 1419 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[20] 593 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[2] 1164 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[43] 1899 63
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[54] 843 123
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[59] 2276 222
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[55] 399 309
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[37] 811 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[0] 2272 105
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[3] 291 96
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[56] 1696 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[32] 293 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[1] 1095 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[42] 2220 117
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[41] 207 174
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[40] 1971 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[18] 214 150
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 1068 201
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[16] 509 201
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[48] 1311 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[19] 807 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[9] 1833 282
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[58] 984 96
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[4] 1671 342
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[52] 588 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[8] 2061 333
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[53] 1668 342
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[51] 1968 234
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[6] 1421 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[17] 783 342
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[5] 984 42
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[50] 1308 63
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[26] 1425 114
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_TX/xmit_sel.tx_2_u_i_m2_2_1_0_wmux 996 192
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[11] 1047 123
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[10] 1980 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[7] 567 261
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[24] 1882 42
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[38] 219 255
set_location Data_Block_0/Sample_RAM_Block_0/Sample_RAM_Block_MUX_0/Output_Data_3_1_0_wmux[57] 2179 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[25] 2184 189
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[36] 2275 255
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[23] 461 330
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[34] 1092 288
set_location Data_Block_0/Sample_RAM_Block_0/Output_Data_1_1_0_wmux[39] 1267 342
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_GB_DEMOTE 1140 172
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB0 1748 287
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB1 584 233
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB10 1742 149
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB11 1748 149
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB12 1742 122
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB13 584 95
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB14 1742 95
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB2 1742 233
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB3 584 206
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB4 1742 206
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB5 1748 206
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB6 584 179
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB7 1742 179
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB8 1748 179
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1_RGB9 584 149
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB0 582 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1 1741 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB10 1747 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB11 576 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB12 582 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB13 1741 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB14 1747 285
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB15 576 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB16 582 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB17 1741 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB18 1747 258
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB19 576 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB2 1747 366
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB20 582 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB21 1741 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB22 1747 231
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB23 576 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB24 582 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB25 1741 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB26 1747 204
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB27 576 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB28 582 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB29 1741 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3 576 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB30 1747 177
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB31 576 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB32 582 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB33 1741 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB34 1747 147
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB35 576 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB36 582 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB37 1741 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB38 1747 120
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB39 576 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB4 582 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB40 582 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB41 1741 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB42 1747 93
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB43 576 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB44 582 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB45 1741 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB46 1747 66
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB47 576 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB48 582 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB49 1741 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB5 1741 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB50 1747 39
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB51 576 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB52 582 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB53 1741 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB54 1747 12
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB6 1747 339
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB7 576 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8 582 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9 1741 312
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB0 1741 205
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB1 582 178
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1_RGB2 582 148
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB0 1745 205
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB1 587 178
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_RGB1_RGB2 587 148
set_location Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0 1166 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0 1164 163
set_location Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0 1168 163
set_location Clock_Reset_0/Synchronizer_0/Chain_RNI23CB[1]/U0_GB0 1175 162
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_0 1116 185
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_1 1128 185
set_location Controler_0/ADI_SPI_0/addr_counter_RNIOL1QB[31]_CC_2 1140 185
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1]_CC_0 1128 167
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1]_CC_1 1140 167
set_location Controler_0/ADI_SPI_0/state_reg_RNI96RV9[1]_CC_2 1152 167
set_location Controler_0/ADI_SPI_0/un1_counter_s_1_987_CC_0 1116 161
set_location Controler_0/Command_Decoder_0/counter_s_986_CC_0 1020 173
set_location Controler_0/Command_Decoder_0/counter_s_986_CC_1 1032 173
set_location Controler_0/Command_Decoder_0/counter_s_986_CC_2 1044 173
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNI7RFD_CC_0 1080 161
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIHTD72[8]_CC_0 1080 152
set_location Controler_0/COREFIFO_C1_0/COREFIFO_C1_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNI3148[8]_CC_0 1068 152
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/genblk7.full_r_RNIAEA71_CC_0 1104 185
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_RNIP69J[8]_CC_0 1116 182
set_location Controler_0/COREFIFO_C3_0/COREFIFO_C3_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_RNIBAVJ3[8]_CC_0 1092 182
set_location Data_Block_0/Communication_Builder_0/Event_RAM_R_Address_Integer_s_797_CC_0 1248 209
set_location Data_Block_0/Communication_Builder_0/Frame_Counter_s_799_CC_0 1224 203
set_location Data_Block_0/Communication_Builder_0/fsm_timer_s_800_CC_0 1260 200
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_798_CC_0 1272 200
set_location Data_Block_0/Communication_Builder_0/Packet_Counter_s_798_CC_1 1284 200
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_0 1284 203
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C[10]_CC_1 1296 203
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_0 1322 203
set_location Data_Block_0/Communication_Builder_0/state_reg_RNIGT3C_0[10]_CC_1 1332 203
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_0 1323 200
set_location Data_Block_0/Communication_Builder_0/un11_sample_ram_addr_gen_enable_cry_0_CC_1 1332 200
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_0 1245 200
set_location Data_Block_0/Communication_Builder_0/un1_state_reg_3_0_I_1_CC_1 1248 200
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_0 1344 200
set_location Data_Block_0/Communication_Builder_0/un9_sample_ram_addr_gen_enable_cry_0_CC_1 1356 200
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_802_CC_0 1272 212
set_location Data_Block_0/FIFOs_Reader_0/Event_Number_Counter_s_802_CC_1 1284 212
set_location Data_Block_0/FIFOs_Reader_0/Event_RAM_W_Address_Integer_s_801_CC_0 1260 212
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_804_CC_0 1343 203
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_804_CC_1 1344 203
set_location Data_Block_0/FIFOs_Reader_0/Event_Size_Counter_s_804_CC_2 1356 203
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_803_CC_0 1261 194
set_location Data_Block_0/FIFOs_Reader_0/Sample_RAM_W_Address_Unsigned_s_803_CC_1 1272 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_0 1500 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_0_CC_1 1512 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_0 1528 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIKP2J_CC_1 1536 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1716 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1728 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1716 173
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1728 173
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1503 173
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1512 173
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_0 1260 185
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_0_CC_1 1272 185
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_0 1284 185
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI3AOI_CC_1 1296 185
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1224 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1236 152
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1332 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1344 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1266 182
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1272 182
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_0 1428 200
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_0_CC_1 1440 200
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_0 1440 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI49RE_CC_1 1452 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1884 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1896 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1932 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1944 194
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1431 203
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1440 203
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_0 1404 182
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_0_CC_1 1416 182
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_0 1428 182
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI58UA_CC_1 1440 182
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1392 185
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1404 185
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1416 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1428 176
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1429 185
set_location Data_Block_0/Input_Data_Part_0/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1440 185
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1584 176
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1596 176
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1212 182
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1224 182
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1584 185
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1596 185
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1389 176
set_location Data_Block_0/Input_Data_Part_0/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1392 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_0 1488 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_0_CC_1 1500 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_0 1524 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIL6JC_CC_1 1536 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 2184 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 2196 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 2272 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 2280 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1488 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1500 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_0 1732 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_0_CC_1 1752 146
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_0 1548 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI4P3A_CC_1 1560 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1596 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1608 194
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 1596 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 1608 203
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1726 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1728 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_0/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_2 1752 143
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_0 1032 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_0_CC_1 1044 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_0 1037 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI5O6M_CC_1 1044 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 792 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 804 176
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 696 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 708 173
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1056 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_1/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1068 182
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_0 1044 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_0_CC_1 1056 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_0 1068 185
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNI6N9I_CC_1 1080 185
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_0 1036 185
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_cry_cy[0]_CC_1 1044 185
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_0 984 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_cry_cy[0]_CC_1 996 209
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1068 191
set_location Data_Block_0/Input_Data_Part_1/COREFIFO_C4_0_2/COREFIFO_C4_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1080 191
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_0 1584 182
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_0/Threshold_Comparator.un1_input_data_cry_0_CC_1 1596 182
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_0 1533 182
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_1/Threshold_Comparator.un1_input_data_cry_0_CC_1 1536 182
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_0 1188 182
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_2/Threshold_Comparator.un1_input_data_cry_0_CC_1 1200 182
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_0 1188 185
set_location Data_Block_0/Input_Data_Part_1/Trigger_Unit_3/Threshold_Comparator.un1_input_data_cry_0_CC_1 1200 185
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_1_4_cry_3_CC_0 1239 182
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_2_4_cry_2_CC_0 1608 185
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_3_4_cry_3_CC_0 1392 173
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_4_4_cry_2_CC_0 1608 182
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_5_4_cry_3_CC_0 1524 182
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_6_4_cry_2_CC_0 1176 182
set_location Data_Block_0/Test_Generator_0/Test_Counter.Test_Data_7_4_cry_3_CC_0 1176 185
set_location Data_Block_0/Test_Generator_0/un27_test_data_1_s_1_805_CC_0 1584 173
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_0 1022 203
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_0_CC_1 1032 203
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_0 1032 209
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/genblk8.full_r_RNIJ6IM_CC_1 1044 209
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_0 940 203
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memraddr_r_lcry_cy_CC_1 948 203
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_0 939 209
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/memwaddr_r_lcry_cy_CC_1 948 209
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_0 1032 212
set_location Data_Block_0/Trigger_Top_Part_0/COREFIFO_C5_0/COREFIFO_C5_0/genblk16.fifo_corefifo_sync_scntr/un1_sc_r_fwft_cry_0_CC_1 1044 212
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_0 1239 176
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_1 1248 176
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Counter_Incoming_Events_cry_cy[0]_CC_2 1260 176
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_0 1236 173
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_1 1248 173
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_4_cry_0_CC_2 1260 173
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_0 1236 167
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_1 1248 167
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/Finite_Events.un1_finite_event_counter_cry_0_CC_2 1260 167
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_0 1236 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_1 1248 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/last_Control_Trigger_Out_RNIPR7V1_CC_2 1260 161
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_0 1188 173
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_1 1200 173
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Control_0/REQ_Counters_Reset_RNI6EED_CC_2 1212 173
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_0 1164 176
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un18_remaining_number_of_samples_cry_0_CC_1 1176 176
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_0 1143 173
set_location Data_Block_0/Trigger_Top_Part_0/Trigger_Main_0/un3_remaining_number_of_samples_cry_0_CC_1 1152 173
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIVVAA_CC_0 972 173
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIMC6S_CC_0 996 173
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIIV34_CC_0 948 167
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNI5G3K1[8]_CC_0 1008 146
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 972 155
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 984 173
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 972 176
set_location UART_Protocol_0/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 948 173
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI8M7M_CC_0 1008 194
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI0URL_CC_0 1020 200
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIJ56I_CC_0 1032 194
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIHCKT2[8]_CC_0 1116 200
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNI3GAU[8]_CC_0 1140 194
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_365_CC_0 1032 200
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1008 200
set_location UART_Protocol_0/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1032 191
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_0 996 176
set_location UART_Protocol_0/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIBQ9G_CC_1 1008 176
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_0 735 212
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_1 744 212
set_location UART_Protocol_0/mko_0/counter_5_cry_0_0_CC_2 756 212
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_364_CC_0 1032 152
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_364_CC_1 1044 152
set_location UART_Protocol_0/UART_RX_Protocol_0/counter_s_364_CC_2 1056 152
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNI1VGG_CC_0 972 146
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNIPRN01_CC_0 972 143
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNIL74B_CC_0 960 143
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIF6MT3[8]_CC_0 924 152
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_lcry_cy_CC_0 888 152
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_cry_0_CC_0 984 143
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 984 146
set_location UART_Protocol_1/COREFIFO_C0_0_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 948 143
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_fwft_RNIACDI_CC_0 1188 200
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.empty_r_RNI3M3V_CC_0 1200 200
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.full_r_RNILMV7_CC_0 1188 194
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_0 1187 209
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memraddr_r_RNIR08C[8]_CC_1 1188 209
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.memwaddr_r_RNID4UC3[8]_CC_0 1200 209
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_363_CC_0 1199 203
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/genblk10.rptr_s_363_CC_1 1200 203
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/rdiff_bus_fwft_cry_0_CC_0 1212 200
set_location UART_Protocol_1/COREFIFO_C0_inst_0/COREFIFO_C0_0/genblk16.U_corefifo_async/wdiff_bus_fwft_cry_0_CC_0 1176 194
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_0 1056 212
set_location UART_Protocol_1/COREUART_C0_0/COREUART_C0_0/make_CLOCK_GEN/genblk1.make_baud_cntr.baud_cntr7_1_RNIF8E71_CC_1 1068 212
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_0 592 173
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_1 600 173
set_location UART_Protocol_1/mko_0/counter_5_cry_0_0_CC_2 612 173
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_362_CC_0 900 167
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_362_CC_1 912 167
set_location UART_Protocol_1/UART_RX_Protocol_0/counter_s_362_CC_2 924 167
