<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

</twCmdLine><twDesign>top_ml410.ncd</twDesign><twDesignPath>top_ml410.ncd</twDesignPath><twPCF>top_ml410.pcf</twPCF><twPcfPath>top_ml410.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1152"><twDevName>xc4vfx60</twDevName><twSpeedGrade>-11</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="u1_plasma_top/u0_clk/clk0_bufg_in"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;</twConstName><twItemCnt>2282</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>136</twEndPtCnt><twPathErrCnt>1765</twPathErrCnt><twMinPer>22.018</twMinPer></twConstHead><twPathRptBanner iPaths="862" iCriticalPaths="862" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X5Y197.G3), 862 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.463</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.689</twTotPathDel><twClkSkew dest = "0.526" src = "4.881">4.355</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X7Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X7Y192.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y192.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y192.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done811</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y192.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y193.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y193.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y187.F2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y187.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y193.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y193.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y196.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.325</twLogDel><twRouteDel>3.364</twRouteDel><twTotDel>5.689</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.460</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.696</twTotPathDel><twClkSkew dest = "0.526" src = "4.871">4.345</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X2Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y190.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y190.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y190.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y191.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y191.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y193.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y193.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y187.F2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y187.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y193.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y193.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y196.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>3.355</twRouteDel><twTotDel>5.696</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.428</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.655</twTotPathDel><twClkSkew dest = "0.526" src = "4.880">4.354</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X6Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X6Y194.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y192.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y192.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done811</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y192.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y193.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y193.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y187.F2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y187.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y193.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y193.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y196.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y196.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y196.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.341</twLogDel><twRouteDel>3.314</twRouteDel><twTotDel>5.655</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="826" iCriticalPaths="826" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X5Y197.G4), 826 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.418</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.644</twTotPathDel><twClkSkew dest = "0.526" src = "4.881">4.355</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X7Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X7Y192.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y192.G1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y192.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done811</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y192.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y193.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y193.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y187.F2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y187.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y193.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y193.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y196.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y196.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y196.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N740</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>N740</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.326</twLogDel><twRouteDel>3.318</twRouteDel><twTotDel>5.644</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.415</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.651</twTotPathDel><twClkSkew dest = "0.526" src = "4.871">4.345</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X2Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y190.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y190.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y190.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y191.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y191.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y193.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y193.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y187.F2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y187.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y193.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y193.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y196.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y196.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y196.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N740</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>N740</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.342</twLogDel><twRouteDel>3.309</twRouteDel><twTotDel>5.651</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.383</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.610</twTotPathDel><twClkSkew dest = "0.526" src = "4.880">4.354</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X6Y194.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X6Y194.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y192.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y192.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/cnt_done811</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y192.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/N9</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y192.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y193.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y193.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y187.F2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.653</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y187.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y193.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.677</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y193.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;1&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y194.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y194.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y195.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y195.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y196.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y196.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y196.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y196.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N740</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>N740</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.342</twLogDel><twRouteDel>3.268</twRouteDel><twTotDel>5.610</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>41.7</twPctLog><twPctRoute>58.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="77" iCriticalPaths="77" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X5Y197.G2), 77 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.887</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>4.123</twTotPathDel><twClkSkew dest = "0.526" src = "4.871">4.345</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y190.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y190.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y190.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y190.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y191.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y191.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp><twBEL>u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y194.F4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y194.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>1.476</twLogDel><twRouteDel>2.647</twRouteDel><twTotDel>4.123</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.826</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_6</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>4.064</twTotPathDel><twClkSkew dest = "0.526" src = "4.869">4.343</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_6</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X3Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y188.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;7&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y190.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y190.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y191.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y191.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp><twBEL>u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y194.F4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y194.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>2.604</twRouteDel><twTotDel>4.064</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.745</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_7</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>3.983</twTotPathDel><twClkSkew dest = "0.526" src = "4.869">4.343</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_7</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X3Y188.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y188.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;7&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y190.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.388</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y190.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y191.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y191.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y193.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y193.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp><twBEL>u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y194.F4</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.399</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y194.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y197.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y197.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>1.460</twLogDel><twRouteDel>2.523</twRouteDel><twTotDel>3.983</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_111 (SLICE_X28Y219.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.773</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_111</twDest><twTotPathDel>1.638</twTotPathDel><twClkSkew dest = "0.913" src = "1.042">0.129</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_111</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X18Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y217.F4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y219.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;111&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_111</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>1.204</twRouteDel><twTotDel>1.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.070</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_111</twDest><twTotPathDel>1.932</twTotPathDel><twClkSkew dest = "0.913" src = "1.045">0.132</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_111</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X16Y199.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y217.F3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y219.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;111&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_111</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>1.498</twRouteDel><twTotDel>1.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.413</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_111</twDest><twTotPathDel>2.278</twTotPathDel><twClkSkew dest = "0.913" src = "1.042">0.129</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_111</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X19Y211.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y216.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y216.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y217.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y219.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;111&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_111</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>1.707</twRouteDel><twTotDel>2.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_110 (SLICE_X28Y219.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.773</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_110</twDest><twTotPathDel>1.638</twTotPathDel><twClkSkew dest = "0.913" src = "1.042">0.129</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_110</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X18Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y217.F4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y219.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;111&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_110</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>1.204</twRouteDel><twTotDel>1.638</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>26.5</twPctLog><twPctRoute>73.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.070</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_110</twDest><twTotPathDel>1.932</twTotPathDel><twClkSkew dest = "0.913" src = "1.045">0.132</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_110</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X16Y199.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y217.F3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.147</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y219.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;111&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_110</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>1.498</twRouteDel><twTotDel>1.932</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.413</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_110</twDest><twTotPathDel>2.278</twTotPathDel><twClkSkew dest = "0.913" src = "1.042">0.129</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_110</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X19Y211.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y216.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y216.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y217.F2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y217.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y219.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.351</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y219.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;111&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_110</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>1.707</twRouteDel><twTotDel>2.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_75 (SLICE_X26Y216.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.799</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_75</twDest><twTotPathDel>1.711</twTotPathDel><twClkSkew dest = "0.960" src = "1.042">0.082</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_75</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y210.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X18Y210.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y217.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y217.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y216.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y216.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;75&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_75</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>1.277</twRouteDel><twTotDel>1.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.102</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_75</twDest><twTotPathDel>2.011</twTotPathDel><twClkSkew dest = "0.960" src = "1.045">0.085</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_75</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y199.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X16Y199.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y217.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.163</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y217.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y216.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y216.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;75&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_75</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>1.577</twRouteDel><twTotDel>2.011</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.433</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_75</twDest><twTotPathDel>2.345</twTotPathDel><twClkSkew dest = "0.960" src = "1.042">0.082</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_75</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X19Y211.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X19Y211.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y216.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.917</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y216.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y217.G2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y217.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y216.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_64_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y216.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;75&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_75</twBEL></twPathDel><twLogDel>0.571</twLogDel><twRouteDel>1.774</twRouteDel><twTotDel>2.345</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u0_clk/clk_bufg_in/SR" logResource="u1_plasma_top/u0_clk/clk_bufg_in/SR" locationPin="SLICE_X51Y112.SR" clockNet="sys_rst_pin_IBUF"/><twPinLimit anchorID="50" type="MINHIGHPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u0_clk/clk_bufg_in/SR" logResource="u1_plasma_top/u0_clk/clk_bufg_in/SR" locationPin="SLICE_X51Y112.SR" clockNet="sys_rst_pin_IBUF"/><twPinLimit anchorID="51" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;0&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_0/SR" locationPin="SLICE_X5Y190.SR" clockNet="u1_plasma_top/reset"/></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD clk TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE 310ps HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;</twConstName><twItemCnt>220612064</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5015</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.112</twMinPer></twConstHead><twPathRptBanner iPaths="613" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_107 (SLICE_X41Y179.F3), 613 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.575</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_107</twDest><twTotPathDel>7.197</twTotPathDel><twClkSkew dest = "0.140" src = "4.575">4.435</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_107</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X36Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X36Y170.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y171.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y171.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y165.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y165.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y179.G4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y179.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y170.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y170.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N116</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y174.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y174.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/data_write&lt;107&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y179.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>u1_plasma_top/data_write&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y179.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;107&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_107_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_107</twBEL></twPathDel><twLogDel>1.539</twLogDel><twRouteDel>5.658</twRouteDel><twTotDel>7.197</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.592</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_107</twDest><twTotPathDel>7.180</twTotPathDel><twClkSkew dest = "0.140" src = "4.575">4.435</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_107</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X36Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X36Y170.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y171.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y171.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y161.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y161.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y166.F1</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y166.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N266</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y179.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>N266</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y179.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y170.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y170.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N116</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y174.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y174.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/data_write&lt;107&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y179.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>u1_plasma_top/data_write&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y179.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;107&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_107_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_107</twBEL></twPathDel><twLogDel>1.539</twLogDel><twRouteDel>5.641</twRouteDel><twTotDel>7.180</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.739</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_107</twDest><twTotPathDel>6.958</twTotPathDel><twClkSkew dest = "0.140" src = "4.650">4.510</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_107</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X35Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X35Y167.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y171.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y171.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y165.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y165.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y179.G4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y179.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y170.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.258</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y170.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N116</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y174.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.895</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y174.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/data_write&lt;107&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y179.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.706</twDelInfo><twComp>u1_plasma_top/data_write&lt;107&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y179.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;107&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_107_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_107</twBEL></twPathDel><twLogDel>1.523</twLogDel><twRouteDel>5.435</twRouteDel><twTotDel>6.958</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="896" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_125 (SLICE_X41Y177.F4), 896 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.591</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_125</twDest><twTotPathDel>7.178</twTotPathDel><twClkSkew dest = "0.137" src = "4.575">4.438</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_125</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X36Y170.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y171.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y171.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y165.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y165.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y179.G4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y179.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y169.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y169.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;13&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/data_write&lt;125&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/data_write&lt;125&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y177.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u1_plasma_top/data_write&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y177.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;125&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_125_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_125</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>5.472</twRouteDel><twTotDel>7.178</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.608</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_125</twDest><twTotPathDel>7.161</twTotPathDel><twClkSkew dest = "0.137" src = "4.575">4.438</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_125</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X36Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X36Y170.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y171.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y171.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y161.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y161.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y166.F1</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y166.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N266</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y179.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>N266</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y179.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y169.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y169.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;13&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/data_write&lt;125&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/data_write&lt;125&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y177.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u1_plasma_top/data_write&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y177.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;125&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_125_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_125</twBEL></twPathDel><twLogDel>1.706</twLogDel><twRouteDel>5.455</twRouteDel><twTotDel>7.161</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.755</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_125</twDest><twTotPathDel>6.939</twTotPathDel><twClkSkew dest = "0.137" src = "4.650">4.513</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_125</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X35Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X35Y167.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y171.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y171.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y165.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y165.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y179.G4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y179.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y169.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y169.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;13&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/data_write&lt;125&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y172.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/data_write&lt;125&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y177.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u1_plasma_top/data_write&lt;125&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y177.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;125&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_125_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_125</twBEL></twPathDel><twLogDel>1.690</twLogDel><twRouteDel>5.249</twRouteDel><twTotDel>6.939</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="633" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_109 (SLICE_X40Y177.F2), 633 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.713</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_109</twDest><twTotPathDel>7.056</twTotPathDel><twClkSkew dest = "0.137" src = "4.575">4.438</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_109</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X36Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X36Y170.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y171.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y171.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y165.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y165.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y179.G4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y179.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y169.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y169.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;13&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y181.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y181.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w20424</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y177.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>u1_plasma_top/data_write&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y177.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;109&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_109_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_109</twBEL></twPathDel><twLogDel>1.521</twLogDel><twRouteDel>5.535</twRouteDel><twTotDel>7.056</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.730</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_109</twDest><twTotPathDel>7.039</twTotPathDel><twClkSkew dest = "0.137" src = "4.575">4.438</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_109</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X36Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X36Y170.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y171.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y171.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y161.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y161.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out_or0000</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y166.F1</twSite><twDelType>net</twDelType><twFanCnt>133</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y166.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N266</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y179.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>N266</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y179.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y169.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y169.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;13&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y181.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y181.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w20424</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y177.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>u1_plasma_top/data_write&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y177.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;109&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_109_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_109</twBEL></twPathDel><twLogDel>1.521</twLogDel><twRouteDel>5.518</twRouteDel><twTotDel>7.039</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.877</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_109</twDest><twTotPathDel>6.817</twTotPathDel><twClkSkew dest = "0.137" src = "4.650">4.513</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_109</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X35Y167.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X35Y167.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y171.G4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y171.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y165.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y165.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y164.F3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y164.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y179.G4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y179.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y169.G1</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.557</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/N5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y169.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;13&gt;27</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y181.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y181.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w20424</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;13&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y177.F2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.615</twDelInfo><twComp>u1_plasma_top/data_write&lt;109&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y177.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;109&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_109_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_109</twBEL></twPathDel><twLogDel>1.505</twLogDel><twRouteDel>5.312</twRouteDel><twTotDel>6.817</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4 (SLICE_X57Y155.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.409</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4</twDest><twTotPathDel>0.424</twTotPathDel><twClkSkew dest = "0.615" src = "0.600">-0.015</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X55Y155.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y155.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.262</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y155.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.106</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4_mux00001</twBEL><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_4</twBEL></twPathDel><twLogDel>0.162</twLogDel><twRouteDel>0.262</twRouteDel><twTotDel>0.424</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>38.2</twPctLog><twPctRoute>61.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12 (SLICE_X38Y161.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_12</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_12</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X39Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X39Y160.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;12&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y161.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y161.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.121</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000221</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_12</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3 (SLICE_X54Y152.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_12</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3</twDest><twTotPathDel>0.417</twTotPathDel><twClkSkew dest = "0.111" src = "0.113">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_12</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y155.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X55Y155.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y152.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.269</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y152.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3_mux00001</twBEL><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_3</twBEL></twPathDel><twLogDel>0.148</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" locationPin="RAMB16_X3Y19.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA" locationPin="RAMB16_X2Y27.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA" locationPin="RAMB16_X3Y21.CLKA" clockNet="u1_plasma_top/clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="81"><twConstRollup name="TS_board_clk" fullName="TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.666" actualRollup="17.431" errors="0" errorRollup="3" items="0" itemsRollup="220614346"/><twConstRollup name="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in" fullName="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;" type="child" depth="1" requirement="12.632" prefType="period" actual="22.018" actualRollup="12.056" errors="3" errorRollup="0" items="2282" itemsRollup="220612064"/><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;" type="child" depth="2" requirement="25.263" prefType="period" actual="24.112" actualRollup="N/A" errors="0" errorRollup="0" items="220612064" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="82">1</twUnmetConstCnt><twDataSheet anchorID="83" twNameLen="15"><twClk2SUList anchorID="84" twDestWidth="11"><twDest>sys_clk_pin</twDest><twClk2SU><twSrc>sys_clk_pin</twSrc><twRiseRise>6.956</twRiseRise><twRiseFall>8.352</twRiseFall><twFallFall>4.615</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="85"><twErrCnt>3</twErrCnt><twScore>11768</twScore><twSetupScore>11768</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>220614346</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17711</twConnCnt></twConstCov><twStats anchorID="86"><twMinPer>24.112</twMinPer><twFootnote number="1" /><twMaxFreq>41.473</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed May 20 06:28:32 2015 </twTimestamp></twFoot><twClientInfo anchorID="87"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 433 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
