/*---------------------------------------------------------------------------*
  Project:  Horizon - IO Register List
  File:     nn/hw/CTR-TS/MPCore/ioreg_tspatch_SCFG.h

  Copyright 2008 Nintendo.  All rights reserved.

  These coded instructions, statements, and computer programs contain
  proprietary information of Nintendo of America Inc. and/or Nintendo
  Company Ltd., and are protected by Federal copyright law.  They may
  not be disclosed to third parties or copied or duplicated in any form,
  in whole or in part, without the prior written consent of Nintendo.

 *---------------------------------------------------------------------------*/
//
//  I was generated automatically, don't edit me directly!!!
//
#ifndef NN_HW_CTR_TS_MPCORE_IOREG_TSPATCH_SCFG_H_
#define NN_HW_CTR_TS_MPCORE_IOREG_TSPATCH_SCFG_H_

#ifndef SDK_ASM
#include <nn/types.h>
#endif

#ifdef __cplusplus
extern "C" {
#endif

/*
 * Definition of Register offsets, addresses and variables.
 */


/* DSPP0 */

#define REG_DSPP0_OFFSET                                   0x140000
#define REG_DSPP0_ADDR                                     (HW_REG_BASE + REG_DSPP0_OFFSET)
#define reg_SCFG_DSPP0                                     (*( REGType8v *) REG_DSPP0_ADDR)

/* DSPP1 */

#define REG_DSPP1_OFFSET                                   0x140001
#define REG_DSPP1_ADDR                                     (HW_REG_BASE + REG_DSPP1_OFFSET)
#define reg_SCFG_DSPP1                                     (*( REGType8v *) REG_DSPP1_ADDR)

/* DSPP2 */

#define REG_DSPP2_OFFSET                                   0x140002
#define REG_DSPP2_ADDR                                     (HW_REG_BASE + REG_DSPP2_OFFSET)
#define reg_SCFG_DSPP2                                     (*( REGType8v *) REG_DSPP2_ADDR)

/* DSPP3 */

#define REG_DSPP3_OFFSET                                   0x140003
#define REG_DSPP3_ADDR                                     (HW_REG_BASE + REG_DSPP3_OFFSET)
#define reg_SCFG_DSPP3                                     (*( REGType8v *) REG_DSPP3_ADDR)

/* DSPP4 */

#define REG_DSPP4_OFFSET                                   0x140004
#define REG_DSPP4_ADDR                                     (HW_REG_BASE + REG_DSPP4_OFFSET)
#define reg_SCFG_DSPP4                                     (*( REGType8v *) REG_DSPP4_ADDR)

/* DSPP5 */

#define REG_DSPP5_OFFSET                                   0x140005
#define REG_DSPP5_ADDR                                     (HW_REG_BASE + REG_DSPP5_OFFSET)
#define reg_SCFG_DSPP5                                     (*( REGType8v *) REG_DSPP5_ADDR)

/* DSPP6 */

#define REG_DSPP6_OFFSET                                   0x140006
#define REG_DSPP6_ADDR                                     (HW_REG_BASE + REG_DSPP6_OFFSET)
#define reg_SCFG_DSPP6                                     (*( REGType8v *) REG_DSPP6_ADDR)

/* DSPP7 */

#define REG_DSPP7_OFFSET                                   0x140007
#define REG_DSPP7_ADDR                                     (HW_REG_BASE + REG_DSPP7_OFFSET)
#define reg_SCFG_DSPP7                                     (*( REGType8v *) REG_DSPP7_ADDR)

/* DSPD0 */

#define REG_DSPD0_OFFSET                                   0x140008
#define REG_DSPD0_ADDR                                     (HW_REG_BASE + REG_DSPD0_OFFSET)
#define reg_SCFG_DSPD0                                     (*( REGType8v *) REG_DSPD0_ADDR)

/* DSPD1 */

#define REG_DSPD1_OFFSET                                   0x140009
#define REG_DSPD1_ADDR                                     (HW_REG_BASE + REG_DSPD1_OFFSET)
#define reg_SCFG_DSPD1                                     (*( REGType8v *) REG_DSPD1_ADDR)

/* DSPD2 */

#define REG_DSPD2_OFFSET                                   0x14000a
#define REG_DSPD2_ADDR                                     (HW_REG_BASE + REG_DSPD2_OFFSET)
#define reg_SCFG_DSPD2                                     (*( REGType8v *) REG_DSPD2_ADDR)

/* DSPD3 */

#define REG_DSPD3_OFFSET                                   0x14000b
#define REG_DSPD3_ADDR                                     (HW_REG_BASE + REG_DSPD3_OFFSET)
#define reg_SCFG_DSPD3                                     (*( REGType8v *) REG_DSPD3_ADDR)

/* DSPD4 */

#define REG_DSPD4_OFFSET                                   0x14000c
#define REG_DSPD4_ADDR                                     (HW_REG_BASE + REG_DSPD4_OFFSET)
#define reg_SCFG_DSPD4                                     (*( REGType8v *) REG_DSPD4_ADDR)

/* DSPD5 */

#define REG_DSPD5_OFFSET                                   0x14000d
#define REG_DSPD5_ADDR                                     (HW_REG_BASE + REG_DSPD5_OFFSET)
#define reg_SCFG_DSPD5                                     (*( REGType8v *) REG_DSPD5_ADDR)

/* DSPD6 */

#define REG_DSPD6_OFFSET                                   0x14000e
#define REG_DSPD6_ADDR                                     (HW_REG_BASE + REG_DSPD6_OFFSET)
#define reg_SCFG_DSPD6                                     (*( REGType8v *) REG_DSPD6_ADDR)

/* DSPD7 */

#define REG_DSPD7_OFFSET                                   0x14000f
#define REG_DSPD7_ADDR                                     (HW_REG_BASE + REG_DSPD7_OFFSET)
#define reg_SCFG_DSPD7                                     (*( REGType8v *) REG_DSPD7_ADDR)

/* ZPP */

#define REG_ZPP_OFFSET                                     0x140100
#define REG_ZPP_ADDR                                       (HW_REG_BASE + REG_ZPP_OFFSET)
#define reg_SCFG_ZPP                                       (*( REGType32v *) REG_ZPP_ADDR)

/* FIQ */

#define REG_FIQ_OFFSET                                     0x140104
#define REG_FIQ_ADDR                                       (HW_REG_BASE + REG_FIQ_OFFSET)
#define reg_SCFG_FIQ                                       (*( REGType8v *) REG_FIQ_ADDR)

/* DBGREQ */

#define REG_DBGREQ_OFFSET                                  0x140105
#define REG_DBGREQ_ADDR                                    (HW_REG_BASE + REG_DBGREQ_OFFSET)
#define reg_SCFG_DBGREQ                                    (*( REGType8v *) REG_DBGREQ_ADDR)

/* EXT */

#define REG_EXT_OFFSET                                     0x140108
#define REG_EXT_ADDR                                       (HW_REG_BASE + REG_EXT_OFFSET)
#define reg_SCFG_EXT                                       (*( REGType8v *) REG_EXT_ADDR)

/* DMAC_DREQ */

#define REG_DMAC_DREQ_OFFSET                               0x14010c
#define REG_DMAC_DREQ_ADDR                                 (HW_REG_BASE + REG_DMAC_DREQ_OFFSET)
#define reg_SCFG_DMAC_DREQ                                 (*( REGType8v *) REG_DMAC_DREQ_ADDR)

/* VRAM_CFG */

#define REG_VRAM_CFG_OFFSET                                0x140110
#define REG_VRAM_CFG_ADDR                                  (HW_REG_BASE + REG_VRAM_CFG_OFFSET)
#define reg_SCFG_VRAM_CFG                                  (*( REGType8v *) REG_VRAM_CFG_ADDR)

/* ACS */

#define REG_ACS_OFFSET                                     0x140140
#define REG_ACS_ADDR                                       (HW_REG_BASE + REG_ACS_OFFSET)
#define reg_SCFG_ACS                                       (*( REGType8v *) REG_ACS_ADDR)

/* DS_WL */

#define REG_DS_WL_OFFSET                                   0x140180
#define REG_DS_WL_ADDR                                     (HW_REG_BASE + REG_DS_WL_OFFSET)
#define reg_SCFG_DS_WL                                     (*( REGType8v *) REG_DS_WL_ADDR)

/* SPI_EX */

#define REG_SPI_EX_OFFSET                                  0x1401c0
#define REG_SPI_EX_ADDR                                    (HW_REG_BASE + REG_SPI_EX_OFFSET)
#define reg_SCFG_SPI_EX                                    (*( REGType16v *) REG_SPI_EX_ADDR)

/* GPIO3_33 */

#define REG_GPIO3_33_OFFSET                                0x140200
#define REG_GPIO3_33_ADDR                                  (HW_REG_BASE + REG_GPIO3_33_OFFSET)
#define reg_SCFG_GPIO3_33                                  (*( REGType32v *) REG_GPIO3_33_ADDR)

/* VER */

#define REG_VER_OFFSET                                     0x140ffc
#define REG_VER_ADDR                                       (HW_REG_BASE + REG_VER_OFFSET)
#define reg_SCFG_VER                                       (*( REGType16v *) REG_VER_ADDR)

/* DSMACCNT */

#define REG_DSMACCNT_OFFSET                                0x165206
#define REG_DSMACCNT_ADDR                                  (HW_REG_BASE + REG_DSMACCNT_OFFSET)
#define reg_SCFG_DSMACCNT                                  (*( REGType8v *) REG_DSMACCNT_ADDR)


/*
 * Definitions of Register fields
 */


/* DSPP0 */

#define REG_SCFG_DSPP0_E_SHIFT                             7
#define REG_SCFG_DSPP0_E_SIZE                              1
#define REG_SCFG_DSPP0_E_MASK                              0x80

#define REG_SCFG_DSPP0_OF_SHIFT                            2
#define REG_SCFG_DSPP0_OF_SIZE                             3
#define REG_SCFG_DSPP0_OF_MASK                             0x1c

#define REG_SCFG_DSPP0_M_SHIFT                             0
#define REG_SCFG_DSPP0_M_SIZE                              1
#define REG_SCFG_DSPP0_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPP0_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPP0_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPP0_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPP0_M_SHIFT))
#endif


/* DSPP1 */

#define REG_SCFG_DSPP1_E_SHIFT                             7
#define REG_SCFG_DSPP1_E_SIZE                              1
#define REG_SCFG_DSPP1_E_MASK                              0x80

#define REG_SCFG_DSPP1_OF_SHIFT                            2
#define REG_SCFG_DSPP1_OF_SIZE                             3
#define REG_SCFG_DSPP1_OF_MASK                             0x1c

#define REG_SCFG_DSPP1_M_SHIFT                             0
#define REG_SCFG_DSPP1_M_SIZE                              1
#define REG_SCFG_DSPP1_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPP1_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPP1_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPP1_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPP1_M_SHIFT))
#endif


/* DSPP2 */

#define REG_SCFG_DSPP2_E_SHIFT                             7
#define REG_SCFG_DSPP2_E_SIZE                              1
#define REG_SCFG_DSPP2_E_MASK                              0x80

#define REG_SCFG_DSPP2_OF_SHIFT                            2
#define REG_SCFG_DSPP2_OF_SIZE                             3
#define REG_SCFG_DSPP2_OF_MASK                             0x1c

#define REG_SCFG_DSPP2_M_SHIFT                             0
#define REG_SCFG_DSPP2_M_SIZE                              1
#define REG_SCFG_DSPP2_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPP2_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPP2_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPP2_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPP2_M_SHIFT))
#endif


/* DSPP3 */

#define REG_SCFG_DSPP3_E_SHIFT                             7
#define REG_SCFG_DSPP3_E_SIZE                              1
#define REG_SCFG_DSPP3_E_MASK                              0x80

#define REG_SCFG_DSPP3_OF_SHIFT                            2
#define REG_SCFG_DSPP3_OF_SIZE                             3
#define REG_SCFG_DSPP3_OF_MASK                             0x1c

#define REG_SCFG_DSPP3_M_SHIFT                             0
#define REG_SCFG_DSPP3_M_SIZE                              1
#define REG_SCFG_DSPP3_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPP3_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPP3_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPP3_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPP3_M_SHIFT))
#endif


/* DSPP4 */

#define REG_SCFG_DSPP4_E_SHIFT                             7
#define REG_SCFG_DSPP4_E_SIZE                              1
#define REG_SCFG_DSPP4_E_MASK                              0x80

#define REG_SCFG_DSPP4_OF_SHIFT                            2
#define REG_SCFG_DSPP4_OF_SIZE                             3
#define REG_SCFG_DSPP4_OF_MASK                             0x1c

#define REG_SCFG_DSPP4_M_SHIFT                             0
#define REG_SCFG_DSPP4_M_SIZE                              1
#define REG_SCFG_DSPP4_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPP4_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPP4_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPP4_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPP4_M_SHIFT))
#endif


/* DSPP5 */

#define REG_SCFG_DSPP5_E_SHIFT                             7
#define REG_SCFG_DSPP5_E_SIZE                              1
#define REG_SCFG_DSPP5_E_MASK                              0x80

#define REG_SCFG_DSPP5_OF_SHIFT                            2
#define REG_SCFG_DSPP5_OF_SIZE                             3
#define REG_SCFG_DSPP5_OF_MASK                             0x1c

#define REG_SCFG_DSPP5_M_SHIFT                             0
#define REG_SCFG_DSPP5_M_SIZE                              1
#define REG_SCFG_DSPP5_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPP5_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPP5_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPP5_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPP5_M_SHIFT))
#endif


/* DSPP6 */

#define REG_SCFG_DSPP6_E_SHIFT                             7
#define REG_SCFG_DSPP6_E_SIZE                              1
#define REG_SCFG_DSPP6_E_MASK                              0x80

#define REG_SCFG_DSPP6_OF_SHIFT                            2
#define REG_SCFG_DSPP6_OF_SIZE                             3
#define REG_SCFG_DSPP6_OF_MASK                             0x1c

#define REG_SCFG_DSPP6_M_SHIFT                             0
#define REG_SCFG_DSPP6_M_SIZE                              1
#define REG_SCFG_DSPP6_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPP6_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPP6_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPP6_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPP6_M_SHIFT))
#endif


/* DSPP7 */

#define REG_SCFG_DSPP7_E_SHIFT                             7
#define REG_SCFG_DSPP7_E_SIZE                              1
#define REG_SCFG_DSPP7_E_MASK                              0x80

#define REG_SCFG_DSPP7_OF_SHIFT                            2
#define REG_SCFG_DSPP7_OF_SIZE                             3
#define REG_SCFG_DSPP7_OF_MASK                             0x1c

#define REG_SCFG_DSPP7_M_SHIFT                             0
#define REG_SCFG_DSPP7_M_SIZE                              1
#define REG_SCFG_DSPP7_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPP7_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPP7_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPP7_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPP7_M_SHIFT))
#endif


/* DSPD0 */

#define REG_SCFG_DSPD0_E_SHIFT                             7
#define REG_SCFG_DSPD0_E_SIZE                              1
#define REG_SCFG_DSPD0_E_MASK                              0x80

#define REG_SCFG_DSPD0_OF_SHIFT                            2
#define REG_SCFG_DSPD0_OF_SIZE                             3
#define REG_SCFG_DSPD0_OF_MASK                             0x1c

#define REG_SCFG_DSPD0_M_SHIFT                             0
#define REG_SCFG_DSPD0_M_SIZE                              1
#define REG_SCFG_DSPD0_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPD0_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPD0_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPD0_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPD0_M_SHIFT))
#endif


/* DSPD1 */

#define REG_SCFG_DSPD1_E_SHIFT                             7
#define REG_SCFG_DSPD1_E_SIZE                              1
#define REG_SCFG_DSPD1_E_MASK                              0x80

#define REG_SCFG_DSPD1_OF_SHIFT                            2
#define REG_SCFG_DSPD1_OF_SIZE                             3
#define REG_SCFG_DSPD1_OF_MASK                             0x1c

#define REG_SCFG_DSPD1_M_SHIFT                             0
#define REG_SCFG_DSPD1_M_SIZE                              1
#define REG_SCFG_DSPD1_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPD1_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPD1_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPD1_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPD1_M_SHIFT))
#endif


/* DSPD2 */

#define REG_SCFG_DSPD2_E_SHIFT                             7
#define REG_SCFG_DSPD2_E_SIZE                              1
#define REG_SCFG_DSPD2_E_MASK                              0x80

#define REG_SCFG_DSPD2_OF_SHIFT                            2
#define REG_SCFG_DSPD2_OF_SIZE                             3
#define REG_SCFG_DSPD2_OF_MASK                             0x1c

#define REG_SCFG_DSPD2_M_SHIFT                             0
#define REG_SCFG_DSPD2_M_SIZE                              1
#define REG_SCFG_DSPD2_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPD2_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPD2_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPD2_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPD2_M_SHIFT))
#endif


/* DSPD3 */

#define REG_SCFG_DSPD3_E_SHIFT                             7
#define REG_SCFG_DSPD3_E_SIZE                              1
#define REG_SCFG_DSPD3_E_MASK                              0x80

#define REG_SCFG_DSPD3_OF_SHIFT                            2
#define REG_SCFG_DSPD3_OF_SIZE                             3
#define REG_SCFG_DSPD3_OF_MASK                             0x1c

#define REG_SCFG_DSPD3_M_SHIFT                             0
#define REG_SCFG_DSPD3_M_SIZE                              1
#define REG_SCFG_DSPD3_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPD3_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPD3_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPD3_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPD3_M_SHIFT))
#endif


/* DSPD4 */

#define REG_SCFG_DSPD4_E_SHIFT                             7
#define REG_SCFG_DSPD4_E_SIZE                              1
#define REG_SCFG_DSPD4_E_MASK                              0x80

#define REG_SCFG_DSPD4_OF_SHIFT                            2
#define REG_SCFG_DSPD4_OF_SIZE                             3
#define REG_SCFG_DSPD4_OF_MASK                             0x1c

#define REG_SCFG_DSPD4_M_SHIFT                             0
#define REG_SCFG_DSPD4_M_SIZE                              1
#define REG_SCFG_DSPD4_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPD4_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPD4_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPD4_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPD4_M_SHIFT))
#endif


/* DSPD5 */

#define REG_SCFG_DSPD5_E_SHIFT                             7
#define REG_SCFG_DSPD5_E_SIZE                              1
#define REG_SCFG_DSPD5_E_MASK                              0x80

#define REG_SCFG_DSPD5_OF_SHIFT                            2
#define REG_SCFG_DSPD5_OF_SIZE                             3
#define REG_SCFG_DSPD5_OF_MASK                             0x1c

#define REG_SCFG_DSPD5_M_SHIFT                             0
#define REG_SCFG_DSPD5_M_SIZE                              1
#define REG_SCFG_DSPD5_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPD5_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPD5_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPD5_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPD5_M_SHIFT))
#endif


/* DSPD6 */

#define REG_SCFG_DSPD6_E_SHIFT                             7
#define REG_SCFG_DSPD6_E_SIZE                              1
#define REG_SCFG_DSPD6_E_MASK                              0x80

#define REG_SCFG_DSPD6_OF_SHIFT                            2
#define REG_SCFG_DSPD6_OF_SIZE                             3
#define REG_SCFG_DSPD6_OF_MASK                             0x1c

#define REG_SCFG_DSPD6_M_SHIFT                             0
#define REG_SCFG_DSPD6_M_SIZE                              1
#define REG_SCFG_DSPD6_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPD6_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPD6_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPD6_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPD6_M_SHIFT))
#endif


/* DSPD7 */

#define REG_SCFG_DSPD7_E_SHIFT                             7
#define REG_SCFG_DSPD7_E_SIZE                              1
#define REG_SCFG_DSPD7_E_MASK                              0x80

#define REG_SCFG_DSPD7_OF_SHIFT                            2
#define REG_SCFG_DSPD7_OF_SIZE                             3
#define REG_SCFG_DSPD7_OF_MASK                             0x1c

#define REG_SCFG_DSPD7_M_SHIFT                             0
#define REG_SCFG_DSPD7_M_SIZE                              1
#define REG_SCFG_DSPD7_M_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_DSPD7_FIELD( e, of, m ) \
    (u8)( \
    ((u32)(e) << REG_SCFG_DSPD7_E_SHIFT) | \
    ((u32)(of) << REG_SCFG_DSPD7_OF_SHIFT) | \
    ((u32)(m) << REG_SCFG_DSPD7_M_SHIFT))
#endif


/* ZPP */

#define REG_SCFG_ZPP_S_SHIFT                               16
#define REG_SCFG_ZPP_S_SIZE                                1
#define REG_SCFG_ZPP_S_MASK                                0x00010000

#define REG_SCFG_ZPP_E_SHIFT                               0
#define REG_SCFG_ZPP_E_SIZE                                1
#define REG_SCFG_ZPP_E_MASK                                0x00000001

#ifndef SDK_ASM
#define REG_SCFG_ZPP_FIELD( s, e ) \
    (u32)( \
    ((u32)(s) << REG_SCFG_ZPP_S_SHIFT) | \
    ((u32)(e) << REG_SCFG_ZPP_E_SHIFT))
#endif


/* FIQ */

#define REG_SCFG_FIQ_MSK1_SHIFT                            1
#define REG_SCFG_FIQ_MSK1_SIZE                             1
#define REG_SCFG_FIQ_MSK1_MASK                             0x02

#define REG_SCFG_FIQ_MSK0_SHIFT                            0
#define REG_SCFG_FIQ_MSK0_SIZE                             1
#define REG_SCFG_FIQ_MSK0_MASK                             0x01

#ifndef SDK_ASM
#define REG_SCFG_FIQ_FIELD( msk1, msk0 ) \
    (u8)( \
    ((u32)(msk1) << REG_SCFG_FIQ_MSK1_SHIFT) | \
    ((u32)(msk0) << REG_SCFG_FIQ_MSK0_SHIFT))
#endif


/* DBGREQ */

#define REG_SCFG_DBGREQ_MSK1_SHIFT                         1
#define REG_SCFG_DBGREQ_MSK1_SIZE                          1
#define REG_SCFG_DBGREQ_MSK1_MASK                          0x02

#define REG_SCFG_DBGREQ_MSK0_SHIFT                         0
#define REG_SCFG_DBGREQ_MSK0_SIZE                          1
#define REG_SCFG_DBGREQ_MSK0_MASK                          0x01

#ifndef SDK_ASM
#define REG_SCFG_DBGREQ_FIELD( msk1, msk0 ) \
    (u8)( \
    ((u32)(msk1) << REG_SCFG_DBGREQ_MSK1_SHIFT) | \
    ((u32)(msk0) << REG_SCFG_DBGREQ_MSK0_SHIFT))
#endif


/* EXT */

#define REG_SCFG_EXT_LMC_SHIFT                             0
#define REG_SCFG_EXT_LMC_SIZE                              1
#define REG_SCFG_EXT_LMC_MASK                              0x01

#ifndef SDK_ASM
#define REG_SCFG_EXT_FIELD( lmc ) \
    (u8)( \
    ((u32)(lmc) << REG_SCFG_EXT_LMC_SHIFT))
#endif


/* DMAC_DREQ */

#define REG_SCFG_DMAC_DREQ_SD3_SHIFT                       5
#define REG_SCFG_DMAC_DREQ_SD3_SIZE                        1
#define REG_SCFG_DMAC_DREQ_SD3_MASK                        0x20

#define REG_SCFG_DMAC_DREQ_SD2_SHIFT                       4
#define REG_SCFG_DMAC_DREQ_SD2_SIZE                        1
#define REG_SCFG_DMAC_DREQ_SD2_MASK                        0x10

#define REG_SCFG_DMAC_DREQ_CAM2_SHIFT                      3
#define REG_SCFG_DMAC_DREQ_CAM2_SIZE                       1
#define REG_SCFG_DMAC_DREQ_CAM2_MASK                       0x08

#define REG_SCFG_DMAC_DREQ_CAM1_SHIFT                      2
#define REG_SCFG_DMAC_DREQ_CAM1_SIZE                       1
#define REG_SCFG_DMAC_DREQ_CAM1_MASK                       0x04

#define REG_SCFG_DMAC_DREQ_LMC_SHIFT                       1
#define REG_SCFG_DMAC_DREQ_LMC_SIZE                        1
#define REG_SCFG_DMAC_DREQ_LMC_MASK                        0x02

#define REG_SCFG_DMAC_DREQ_MIC_SHIFT                       0
#define REG_SCFG_DMAC_DREQ_MIC_SIZE                        1
#define REG_SCFG_DMAC_DREQ_MIC_MASK                        0x01

#ifndef SDK_ASM
#define REG_SCFG_DMAC_DREQ_FIELD( sd3, sd2, cam2, cam1, lmc, mic ) \
    (u8)( \
    ((u32)(sd3) << REG_SCFG_DMAC_DREQ_SD3_SHIFT) | \
    ((u32)(sd2) << REG_SCFG_DMAC_DREQ_SD2_SHIFT) | \
    ((u32)(cam2) << REG_SCFG_DMAC_DREQ_CAM2_SHIFT) | \
    ((u32)(cam1) << REG_SCFG_DMAC_DREQ_CAM1_SHIFT) | \
    ((u32)(lmc) << REG_SCFG_DMAC_DREQ_LMC_SHIFT) | \
    ((u32)(mic) << REG_SCFG_DMAC_DREQ_MIC_SHIFT))
#endif


/* VRAM_CFG */

#define REG_SCFG_VRAM_CFG_D_SHIFT                          0
#define REG_SCFG_VRAM_CFG_D_SIZE                           5
#define REG_SCFG_VRAM_CFG_D_MASK                           0x1f

#ifndef SDK_ASM
#define REG_SCFG_VRAM_CFG_FIELD( d ) \
    (u8)( \
    ((u32)(d) << REG_SCFG_VRAM_CFG_D_SHIFT))
#endif


/* ACS */

#define REG_SCFG_ACS_W_SHIFT                               8
#define REG_SCFG_ACS_W_SIZE                                1
#define REG_SCFG_ACS_W_MASK                                0x100

#define REG_SCFG_ACS_FCRAM_SHIFT                           0
#define REG_SCFG_ACS_FCRAM_SIZE                            4
#define REG_SCFG_ACS_FCRAM_MASK                            0x0f

#ifndef SDK_ASM
#define REG_SCFG_ACS_FIELD( w, fcram ) \
    (u8)( \
    ((u32)(w) << REG_SCFG_ACS_W_SHIFT) | \
    ((u32)(fcram) << REG_SCFG_ACS_FCRAM_SHIFT))
#endif


/* DS_WL */

#define REG_SCFG_DS_WL_OFFB_SHIFT                          0
#define REG_SCFG_DS_WL_OFFB_SIZE                           1
#define REG_SCFG_DS_WL_OFFB_MASK                           0x01

#ifndef SDK_ASM
#define REG_SCFG_DS_WL_FIELD( offb ) \
    (u8)( \
    ((u32)(offb) << REG_SCFG_DS_WL_OFFB_SHIFT))
#endif


/* SPI_EX */

#define REG_SCFG_SPI_EX_SPI3_SHIFT                         2
#define REG_SCFG_SPI_EX_SPI3_SIZE                          1
#define REG_SCFG_SPI_EX_SPI3_MASK                          0x0004

#define REG_SCFG_SPI_EX_SPI2_SHIFT                         1
#define REG_SCFG_SPI_EX_SPI2_SIZE                          1
#define REG_SCFG_SPI_EX_SPI2_MASK                          0x0002

#define REG_SCFG_SPI_EX_SPI1_SHIFT                         0
#define REG_SCFG_SPI_EX_SPI1_SIZE                          1
#define REG_SCFG_SPI_EX_SPI1_MASK                          0x0001

#ifndef SDK_ASM
#define REG_SCFG_SPI_EX_FIELD( spi3, spi2, spi1 ) \
    (u16)( \
    ((u32)(spi3) << REG_SCFG_SPI_EX_SPI3_SHIFT) | \
    ((u32)(spi2) << REG_SCFG_SPI_EX_SPI2_SHIFT) | \
    ((u32)(spi1) << REG_SCFG_SPI_EX_SPI1_SHIFT))
#endif


/* GPIO3_33 */

#define REG_SCFG_GPIO3_33_D7SEL_SHIFT                      28
#define REG_SCFG_GPIO3_33_D7SEL_SIZE                       4
#define REG_SCFG_GPIO3_33_D7SEL_MASK                       0xf0000000

#define REG_SCFG_GPIO3_33_D6SEL_SHIFT                      24
#define REG_SCFG_GPIO3_33_D6SEL_SIZE                       4
#define REG_SCFG_GPIO3_33_D6SEL_MASK                       0x0f000000

#define REG_SCFG_GPIO3_33_D5SEL_SHIFT                      20
#define REG_SCFG_GPIO3_33_D5SEL_SIZE                       4
#define REG_SCFG_GPIO3_33_D5SEL_MASK                       0x00f00000

#define REG_SCFG_GPIO3_33_D4SEL_SHIFT                      16
#define REG_SCFG_GPIO3_33_D4SEL_SIZE                       4
#define REG_SCFG_GPIO3_33_D4SEL_MASK                       0x000f0000

#define REG_SCFG_GPIO3_33_D3SEL_SHIFT                      12
#define REG_SCFG_GPIO3_33_D3SEL_SIZE                       4
#define REG_SCFG_GPIO3_33_D3SEL_MASK                       0x0000f000

#define REG_SCFG_GPIO3_33_D2SEL_SHIFT                      8
#define REG_SCFG_GPIO3_33_D2SEL_SIZE                       4
#define REG_SCFG_GPIO3_33_D2SEL_MASK                       0x00000f00

#define REG_SCFG_GPIO3_33_D1SEL_SHIFT                      4
#define REG_SCFG_GPIO3_33_D1SEL_SIZE                       4
#define REG_SCFG_GPIO3_33_D1SEL_MASK                       0x000000f0

#define REG_SCFG_GPIO3_33_D0SEL_SHIFT                      0
#define REG_SCFG_GPIO3_33_D0SEL_SIZE                       4
#define REG_SCFG_GPIO3_33_D0SEL_MASK                       0x0000000f

#ifndef SDK_ASM
#define REG_SCFG_GPIO3_33_FIELD( d7sel, d6sel, d5sel, d4sel, d3sel, d2sel, d1sel, d0sel ) \
    (u32)( \
    ((u32)(d7sel) << REG_SCFG_GPIO3_33_D7SEL_SHIFT) | \
    ((u32)(d6sel) << REG_SCFG_GPIO3_33_D6SEL_SHIFT) | \
    ((u32)(d5sel) << REG_SCFG_GPIO3_33_D5SEL_SHIFT) | \
    ((u32)(d4sel) << REG_SCFG_GPIO3_33_D4SEL_SHIFT) | \
    ((u32)(d3sel) << REG_SCFG_GPIO3_33_D3SEL_SHIFT) | \
    ((u32)(d2sel) << REG_SCFG_GPIO3_33_D2SEL_SHIFT) | \
    ((u32)(d1sel) << REG_SCFG_GPIO3_33_D1SEL_SHIFT) | \
    ((u32)(d0sel) << REG_SCFG_GPIO3_33_D0SEL_SHIFT))
#endif


/* VER */

#define REG_SCFG_VER_TS_SHIFT                              0
#define REG_SCFG_VER_TS_SIZE                               1
#define REG_SCFG_VER_TS_MASK                               0x0001

#ifndef SDK_ASM
#define REG_SCFG_VER_FIELD( ts ) \
    (u16)( \
    ((u32)(ts) << REG_SCFG_VER_TS_SHIFT))
#endif


/* DSMACCNT */

#define REG_SCFG_DSMACCNT_WW1_2nd_SHIFT                    5
#define REG_SCFG_DSMACCNT_WW1_2nd_SIZE                     1
#define REG_SCFG_DSMACCNT_WW1_2nd_MASK                     0x20

#define REG_SCFG_DSMACCNT_WW1_1st_SHIFT                    3
#define REG_SCFG_DSMACCNT_WW1_1st_SIZE                     2
#define REG_SCFG_DSMACCNT_WW1_1st_MASK                     0x18

#define REG_SCFG_DSMACCNT_WW0_2nd_SHIFT                    2
#define REG_SCFG_DSMACCNT_WW0_2nd_SIZE                     1
#define REG_SCFG_DSMACCNT_WW0_2nd_MASK                     0x04

#define REG_SCFG_DSMACCNT_WW0_1st_SHIFT                    0
#define REG_SCFG_DSMACCNT_WW0_1st_SIZE                     2
#define REG_SCFG_DSMACCNT_WW0_1st_MASK                     0x03

#ifndef SDK_ASM
#define REG_SCFG_DSMACCNT_FIELD( ww1_2nd, ww1_1st, ww0_2nd, ww0_1st ) \
    (u8)( \
    ((u32)(ww1_2nd) << REG_SCFG_DSMACCNT_WW1_2nd_SHIFT) | \
    ((u32)(ww1_1st) << REG_SCFG_DSMACCNT_WW1_1st_SHIFT) | \
    ((u32)(ww0_2nd) << REG_SCFG_DSMACCNT_WW0_2nd_SHIFT) | \
    ((u32)(ww0_1st) << REG_SCFG_DSMACCNT_WW0_1st_SHIFT))
#endif


#ifdef __cplusplus
} /* extern "C" */
#endif

/* NN_HW_CTR_TS_MPCORE_IOREG_TSPATCH_SCFG_H_ */
#endif
