# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../RSA.srcs/sources_1/new/mod.v"
verilog xil_defaultlib  "../../../RSA.srcs/sources_1/new/mod_exp.v"
verilog xil_defaultlib  "../../../RSA.srcs/sources_1/new/inverter.v"
verilog xil_defaultlib  "../../../RSA.srcs/sources_1/new/control.v"
verilog xil_defaultlib  "../../../RSA.srcs/sim_1/new/tb_main.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
