FIRRTL version 1.2.0
circuit GPIO :
  module GPIO :
    input clock : Clock
    input reset : UInt<1>
    input io_apb_PSEL : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PENABLE : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PWRITE : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PADDR : UInt<32> @[src/main/scala/GPIO.scala 13:14]
    input io_apb_PWDATA : UInt<32> @[src/main/scala/GPIO.scala 13:14]
    output io_apb_PRDATA : UInt<32> @[src/main/scala/GPIO.scala 13:14]
    output io_apb_PREADY : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    output io_apb_PSLVERR : UInt<1> @[src/main/scala/GPIO.scala 13:14]
    input io_pins_gpioInput : UInt<32> @[src/main/scala/GPIO.scala 13:14]
    output io_pins_gpioOutput : UInt<32> @[src/main/scala/GPIO.scala 13:14]
    output io_pins_gpioOutputEnable : UInt<32> @[src/main/scala/GPIO.scala 13:14]

    reg regs_DIRECTION : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_DIRECTION) @[src/main/scala/GPIO.scala 236:26]
    reg regs_OUTPUT : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_OUTPUT) @[src/main/scala/GPIO.scala 237:23]
    reg regs_INPUT : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_INPUT) @[src/main/scala/GPIO.scala 238:22]
    reg regs_MODE : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_MODE) @[src/main/scala/GPIO.scala 239:21]
    reg regs_ATOMIC_OPERATION : UInt<4>, clock with :
      reset => (UInt<1>("h0"), regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 242:33]
    reg regs_ATOMIC_MASK : UInt<32>, clock with :
      reset => (UInt<1>("h0"), regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 243:28]
    reg regs_ATOMIC_SET : UInt<1>, clock with :
      reset => (UInt<1>("h0"), regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 244:27]
    node _T = and(io_apb_PSEL, io_apb_PENABLE) @[src/main/scala/GPIO.scala 29:20]
    node _T_1 = geq(io_apb_PADDR, UInt<1>("h0")) @[src/main/scala/GPIO.scala 104:15]
    node _T_2 = leq(io_apb_PADDR, UInt<2>("h3")) @[src/main/scala/GPIO.scala 104:48]
    node _T_3 = and(_T_1, _T_2) @[src/main/scala/GPIO.scala 104:40]
    node _T_4 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 105:13]
    node _DIRECTION_T = bits(io_apb_PWDATA, 31, 0) @[src/main/scala/GPIO.scala 110:38]
    node _GEN_0 = mux(_T_3, _DIRECTION_T, regs_DIRECTION) @[src/main/scala/GPIO.scala 104:78 110:22 236:26]
    node _T_5 = geq(io_apb_PADDR, UInt<3>("h4")) @[src/main/scala/GPIO.scala 112:15]
    node _T_6 = leq(io_apb_PADDR, UInt<3>("h7")) @[src/main/scala/GPIO.scala 112:45]
    node _T_7 = and(_T_5, _T_6) @[src/main/scala/GPIO.scala 112:37]
    node _T_8 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 113:13]
    node _OUTPUT_T = bits(io_apb_PWDATA, 31, 0) @[src/main/scala/GPIO.scala 118:35]
    node _GEN_1 = mux(_T_7, _OUTPUT_T, regs_OUTPUT) @[src/main/scala/GPIO.scala 112:72 118:19 237:23]
    node _T_9 = geq(io_apb_PADDR, UInt<4>("hc")) @[src/main/scala/GPIO.scala 120:15]
    node _T_10 = leq(io_apb_PADDR, UInt<4>("hf")) @[src/main/scala/GPIO.scala 120:43]
    node _T_11 = and(_T_9, _T_10) @[src/main/scala/GPIO.scala 120:35]
    node _T_12 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 121:13]
    node _MODE_T = bits(io_apb_PWDATA, 31, 0) @[src/main/scala/GPIO.scala 122:33]
    node _GEN_2 = mux(_T_11, _MODE_T, regs_MODE) @[src/main/scala/GPIO.scala 120:68 122:17 239:21]
    node _T_13 = geq(io_apb_PADDR, UInt<5>("h10")) @[src/main/scala/GPIO.scala 125:12]
    node _T_14 = leq(io_apb_PADDR, UInt<5>("h10")) @[src/main/scala/GPIO.scala 126:14]
    node _T_15 = and(_T_13, _T_14) @[src/main/scala/GPIO.scala 125:44]
    node _T_16 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 128:13]
    node _ATOMIC_OPERATION_T = bits(io_apb_PWDATA, 3, 0) @[src/main/scala/GPIO.scala 133:45]
    node _GEN_3 = mux(_T_15, _ATOMIC_OPERATION_T, regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 127:7 133:29 242:33]
    node _T_17 = geq(io_apb_PADDR, UInt<5>("h11")) @[src/main/scala/GPIO.scala 136:12]
    node _T_18 = leq(io_apb_PADDR, UInt<5>("h14")) @[src/main/scala/GPIO.scala 136:47]
    node _T_19 = and(_T_17, _T_18) @[src/main/scala/GPIO.scala 136:39]
    node _T_20 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 138:13]
    node _ATOMIC_MASK_T = bits(io_apb_PWDATA, 31, 0) @[src/main/scala/GPIO.scala 143:40]
    node _GEN_4 = mux(_T_19, _ATOMIC_MASK_T, regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 137:7 143:24 243:28]
    node _T_21 = geq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 145:15]
    node _T_22 = leq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 145:49]
    node _T_23 = and(_T_21, _T_22) @[src/main/scala/GPIO.scala 145:41]
    node _T_24 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 146:13]
    node _ATOMIC_SET_T = bits(io_apb_PWDATA, 0, 0) @[src/main/scala/GPIO.scala 151:39]
    node _GEN_5 = mux(_T_23, _ATOMIC_SET_T, regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 145:80 151:23 244:27]
    node _T_25 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 158:11]
    node _T_26 = geq(io_apb_PADDR, UInt<1>("h0")) @[src/main/scala/GPIO.scala 160:15]
    node _T_27 = leq(io_apb_PADDR, UInt<2>("h3")) @[src/main/scala/GPIO.scala 160:48]
    node _T_28 = and(_T_26, _T_27) @[src/main/scala/GPIO.scala 160:40]
    node _T_29 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 162:13]
    node _GEN_6 = mux(_T_28, regs_DIRECTION, UInt<1>("h0")) @[src/main/scala/GPIO.scala 160:78 167:21 28:17]
    node _T_30 = geq(io_apb_PADDR, UInt<3>("h4")) @[src/main/scala/GPIO.scala 169:15]
    node _T_31 = leq(io_apb_PADDR, UInt<3>("h7")) @[src/main/scala/GPIO.scala 169:45]
    node _T_32 = and(_T_30, _T_31) @[src/main/scala/GPIO.scala 169:37]
    node _T_33 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 170:13]
    node _GEN_7 = mux(_T_32, regs_OUTPUT, _GEN_6) @[src/main/scala/GPIO.scala 169:72 171:21]
    node _T_34 = geq(io_apb_PADDR, UInt<4>("h8")) @[src/main/scala/GPIO.scala 173:15]
    node _T_35 = leq(io_apb_PADDR, UInt<4>("hb")) @[src/main/scala/GPIO.scala 173:44]
    node _T_36 = and(_T_34, _T_35) @[src/main/scala/GPIO.scala 173:36]
    node _T_37 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 174:13]
    node _GEN_8 = mux(_T_36, regs_INPUT, _GEN_7) @[src/main/scala/GPIO.scala 173:70 175:21]
    node _T_38 = geq(io_apb_PADDR, UInt<4>("hc")) @[src/main/scala/GPIO.scala 177:15]
    node _T_39 = leq(io_apb_PADDR, UInt<4>("hf")) @[src/main/scala/GPIO.scala 177:43]
    node _T_40 = and(_T_38, _T_39) @[src/main/scala/GPIO.scala 177:35]
    node _T_41 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 178:13]
    node _GEN_9 = mux(_T_40, regs_MODE, _GEN_8) @[src/main/scala/GPIO.scala 177:68 179:21]
    node _T_42 = geq(io_apb_PADDR, UInt<5>("h10")) @[src/main/scala/GPIO.scala 182:12]
    node _T_43 = leq(io_apb_PADDR, UInt<5>("h10")) @[src/main/scala/GPIO.scala 183:14]
    node _T_44 = and(_T_42, _T_43) @[src/main/scala/GPIO.scala 182:44]
    node _T_45 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 185:13]
    node _T_46 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 190:13]
    node _GEN_10 = mux(_T_44, regs_ATOMIC_OPERATION, _GEN_9) @[src/main/scala/GPIO.scala 184:7 195:21]
    node _T_47 = geq(io_apb_PADDR, UInt<5>("h11")) @[src/main/scala/GPIO.scala 198:12]
    node _T_48 = leq(io_apb_PADDR, UInt<5>("h14")) @[src/main/scala/GPIO.scala 198:47]
    node _T_49 = and(_T_47, _T_48) @[src/main/scala/GPIO.scala 198:39]
    node _T_50 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 200:13]
    node _GEN_11 = mux(_T_49, regs_ATOMIC_MASK, _GEN_10) @[src/main/scala/GPIO.scala 199:7 205:21]
    node _T_51 = geq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 207:15]
    node _T_52 = leq(io_apb_PADDR, UInt<5>("h15")) @[src/main/scala/GPIO.scala 207:49]
    node _T_53 = and(_T_51, _T_52) @[src/main/scala/GPIO.scala 207:41]
    node _T_54 = eq(reset, UInt<1>("h0")) @[src/main/scala/GPIO.scala 208:13]
    node _GEN_12 = mux(_T_53, regs_ATOMIC_SET, _GEN_11) @[src/main/scala/GPIO.scala 207:80 213:21]
    node _GEN_13 = mux(io_apb_PWRITE, _GEN_0, regs_DIRECTION) @[src/main/scala/GPIO.scala 30:25 236:26]
    node _GEN_14 = mux(io_apb_PWRITE, _GEN_1, regs_OUTPUT) @[src/main/scala/GPIO.scala 237:23 30:25]
    node _GEN_15 = mux(io_apb_PWRITE, _GEN_2, regs_MODE) @[src/main/scala/GPIO.scala 239:21 30:25]
    node _GEN_16 = mux(io_apb_PWRITE, _GEN_3, regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 30:25 242:33]
    node _GEN_17 = mux(io_apb_PWRITE, _GEN_4, regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 30:25 243:28]
    node _GEN_18 = mux(io_apb_PWRITE, _GEN_5, regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 30:25 244:27]
    node _GEN_19 = mux(io_apb_PWRITE, UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/GPIO.scala 30:25 39:21 48:21]
    node _GEN_20 = mux(io_apb_PWRITE, UInt<1>("h0"), _GEN_12) @[src/main/scala/GPIO.scala 28:17 30:25]
    node _GEN_21 = mux(_T, _GEN_13, regs_DIRECTION) @[src/main/scala/GPIO.scala 236:26 29:39]
    node _GEN_22 = mux(_T, _GEN_14, regs_OUTPUT) @[src/main/scala/GPIO.scala 237:23 29:39]
    node _GEN_23 = mux(_T, _GEN_15, regs_MODE) @[src/main/scala/GPIO.scala 239:21 29:39]
    node _GEN_24 = mux(_T, _GEN_16, regs_ATOMIC_OPERATION) @[src/main/scala/GPIO.scala 242:33 29:39]
    node _GEN_25 = mux(_T, _GEN_17, regs_ATOMIC_MASK) @[src/main/scala/GPIO.scala 243:28 29:39]
    node _GEN_26 = mux(_T, _GEN_18, regs_ATOMIC_SET) @[src/main/scala/GPIO.scala 244:27 29:39]
    node _GEN_27 = mux(_T, _GEN_19, UInt<1>("h0")) @[src/main/scala/GPIO.scala 29:39 51:29]
    node _GEN_28 = mux(_T, _GEN_20, UInt<1>("h0")) @[src/main/scala/GPIO.scala 28:17 29:39]
    node _atomicOperationTruthTable_0_0_T = bits(regs_ATOMIC_OPERATION, 1, 1) @[src/main/scala/GPIO.scala 55:59]
    node _atomicOperationTruthTable_0_1_T = bits(regs_ATOMIC_OPERATION, 0, 0) @[src/main/scala/GPIO.scala 56:59]
    node _atomicOperationTruthTable_1_0_T = bits(regs_ATOMIC_OPERATION, 3, 3) @[src/main/scala/GPIO.scala 57:59]
    node _atomicOperationTruthTable_1_1_T = bits(regs_ATOMIC_OPERATION, 2, 2) @[src/main/scala/GPIO.scala 58:59]
    node _T_55 = eq(regs_ATOMIC_SET, UInt<1>("h1")) @[src/main/scala/GPIO.scala 59:24]
    node _output_inner_0_T = bits(regs_ATOMIC_MASK, 0, 0) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_0_T_1 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 70:67]
    node atomicOperationTruthTable_0_0 = _atomicOperationTruthTable_0_0_T @[src/main/scala/GPIO.scala 54:39 55:35]
    node _GEN_29 = validif(and(eq(UInt<1>("h0"), _output_inner_0_T), eq(UInt<1>("h0"), _output_inner_0_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node atomicOperationTruthTable_0_1 = _atomicOperationTruthTable_0_1_T @[src/main/scala/GPIO.scala 54:39 56:35]
    node _GEN_30 = mux(and(eq(UInt<1>("h0"), _output_inner_0_T), eq(UInt<1>("h1"), _output_inner_0_T_1)), atomicOperationTruthTable_0_1, _GEN_29) @[src/main/scala/GPIO.scala 69:{23,23}]
    node atomicOperationTruthTable_1_0 = _atomicOperationTruthTable_1_0_T @[src/main/scala/GPIO.scala 54:39 57:35]
    node _GEN_31 = mux(and(eq(UInt<1>("h1"), _output_inner_0_T), eq(UInt<1>("h0"), _output_inner_0_T_1)), atomicOperationTruthTable_1_0, _GEN_30) @[src/main/scala/GPIO.scala 69:{23,23}]
    node atomicOperationTruthTable_1_1 = _atomicOperationTruthTable_1_1_T @[src/main/scala/GPIO.scala 54:39 58:35]
    node _GEN_32 = mux(and(eq(UInt<1>("h1"), _output_inner_0_T), eq(UInt<1>("h1"), _output_inner_0_T_1)), atomicOperationTruthTable_1_1, _GEN_31) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_1_T = bits(regs_ATOMIC_MASK, 1, 1) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_1_T_1 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_33 = validif(and(eq(UInt<1>("h0"), _output_inner_1_T), eq(UInt<1>("h0"), _output_inner_1_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_34 = mux(and(eq(UInt<1>("h0"), _output_inner_1_T), eq(UInt<1>("h1"), _output_inner_1_T_1)), atomicOperationTruthTable_0_1, _GEN_33) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_35 = mux(and(eq(UInt<1>("h1"), _output_inner_1_T), eq(UInt<1>("h0"), _output_inner_1_T_1)), atomicOperationTruthTable_1_0, _GEN_34) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_36 = mux(and(eq(UInt<1>("h1"), _output_inner_1_T), eq(UInt<1>("h1"), _output_inner_1_T_1)), atomicOperationTruthTable_1_1, _GEN_35) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_2_T = bits(regs_ATOMIC_MASK, 2, 2) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_2_T_1 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_37 = validif(and(eq(UInt<1>("h0"), _output_inner_2_T), eq(UInt<1>("h0"), _output_inner_2_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_38 = mux(and(eq(UInt<1>("h0"), _output_inner_2_T), eq(UInt<1>("h1"), _output_inner_2_T_1)), atomicOperationTruthTable_0_1, _GEN_37) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_39 = mux(and(eq(UInt<1>("h1"), _output_inner_2_T), eq(UInt<1>("h0"), _output_inner_2_T_1)), atomicOperationTruthTable_1_0, _GEN_38) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_40 = mux(and(eq(UInt<1>("h1"), _output_inner_2_T), eq(UInt<1>("h1"), _output_inner_2_T_1)), atomicOperationTruthTable_1_1, _GEN_39) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_3_T = bits(regs_ATOMIC_MASK, 3, 3) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_3_T_1 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_41 = validif(and(eq(UInt<1>("h0"), _output_inner_3_T), eq(UInt<1>("h0"), _output_inner_3_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_42 = mux(and(eq(UInt<1>("h0"), _output_inner_3_T), eq(UInt<1>("h1"), _output_inner_3_T_1)), atomicOperationTruthTable_0_1, _GEN_41) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_43 = mux(and(eq(UInt<1>("h1"), _output_inner_3_T), eq(UInt<1>("h0"), _output_inner_3_T_1)), atomicOperationTruthTable_1_0, _GEN_42) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_44 = mux(and(eq(UInt<1>("h1"), _output_inner_3_T), eq(UInt<1>("h1"), _output_inner_3_T_1)), atomicOperationTruthTable_1_1, _GEN_43) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_4_T = bits(regs_ATOMIC_MASK, 4, 4) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_4_T_1 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_45 = validif(and(eq(UInt<1>("h0"), _output_inner_4_T), eq(UInt<1>("h0"), _output_inner_4_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_46 = mux(and(eq(UInt<1>("h0"), _output_inner_4_T), eq(UInt<1>("h1"), _output_inner_4_T_1)), atomicOperationTruthTable_0_1, _GEN_45) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_47 = mux(and(eq(UInt<1>("h1"), _output_inner_4_T), eq(UInt<1>("h0"), _output_inner_4_T_1)), atomicOperationTruthTable_1_0, _GEN_46) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_48 = mux(and(eq(UInt<1>("h1"), _output_inner_4_T), eq(UInt<1>("h1"), _output_inner_4_T_1)), atomicOperationTruthTable_1_1, _GEN_47) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_5_T = bits(regs_ATOMIC_MASK, 5, 5) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_5_T_1 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_49 = validif(and(eq(UInt<1>("h0"), _output_inner_5_T), eq(UInt<1>("h0"), _output_inner_5_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_50 = mux(and(eq(UInt<1>("h0"), _output_inner_5_T), eq(UInt<1>("h1"), _output_inner_5_T_1)), atomicOperationTruthTable_0_1, _GEN_49) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_51 = mux(and(eq(UInt<1>("h1"), _output_inner_5_T), eq(UInt<1>("h0"), _output_inner_5_T_1)), atomicOperationTruthTable_1_0, _GEN_50) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_52 = mux(and(eq(UInt<1>("h1"), _output_inner_5_T), eq(UInt<1>("h1"), _output_inner_5_T_1)), atomicOperationTruthTable_1_1, _GEN_51) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_6_T = bits(regs_ATOMIC_MASK, 6, 6) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_6_T_1 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_53 = validif(and(eq(UInt<1>("h0"), _output_inner_6_T), eq(UInt<1>("h0"), _output_inner_6_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_54 = mux(and(eq(UInt<1>("h0"), _output_inner_6_T), eq(UInt<1>("h1"), _output_inner_6_T_1)), atomicOperationTruthTable_0_1, _GEN_53) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_55 = mux(and(eq(UInt<1>("h1"), _output_inner_6_T), eq(UInt<1>("h0"), _output_inner_6_T_1)), atomicOperationTruthTable_1_0, _GEN_54) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_56 = mux(and(eq(UInt<1>("h1"), _output_inner_6_T), eq(UInt<1>("h1"), _output_inner_6_T_1)), atomicOperationTruthTable_1_1, _GEN_55) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_7_T = bits(regs_ATOMIC_MASK, 7, 7) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_7_T_1 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_57 = validif(and(eq(UInt<1>("h0"), _output_inner_7_T), eq(UInt<1>("h0"), _output_inner_7_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_58 = mux(and(eq(UInt<1>("h0"), _output_inner_7_T), eq(UInt<1>("h1"), _output_inner_7_T_1)), atomicOperationTruthTable_0_1, _GEN_57) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_59 = mux(and(eq(UInt<1>("h1"), _output_inner_7_T), eq(UInt<1>("h0"), _output_inner_7_T_1)), atomicOperationTruthTable_1_0, _GEN_58) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_60 = mux(and(eq(UInt<1>("h1"), _output_inner_7_T), eq(UInt<1>("h1"), _output_inner_7_T_1)), atomicOperationTruthTable_1_1, _GEN_59) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_8_T = bits(regs_ATOMIC_MASK, 8, 8) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_8_T_1 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_61 = validif(and(eq(UInt<1>("h0"), _output_inner_8_T), eq(UInt<1>("h0"), _output_inner_8_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_62 = mux(and(eq(UInt<1>("h0"), _output_inner_8_T), eq(UInt<1>("h1"), _output_inner_8_T_1)), atomicOperationTruthTable_0_1, _GEN_61) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_63 = mux(and(eq(UInt<1>("h1"), _output_inner_8_T), eq(UInt<1>("h0"), _output_inner_8_T_1)), atomicOperationTruthTable_1_0, _GEN_62) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_64 = mux(and(eq(UInt<1>("h1"), _output_inner_8_T), eq(UInt<1>("h1"), _output_inner_8_T_1)), atomicOperationTruthTable_1_1, _GEN_63) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_9_T = bits(regs_ATOMIC_MASK, 9, 9) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_9_T_1 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_65 = validif(and(eq(UInt<1>("h0"), _output_inner_9_T), eq(UInt<1>("h0"), _output_inner_9_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_66 = mux(and(eq(UInt<1>("h0"), _output_inner_9_T), eq(UInt<1>("h1"), _output_inner_9_T_1)), atomicOperationTruthTable_0_1, _GEN_65) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_67 = mux(and(eq(UInt<1>("h1"), _output_inner_9_T), eq(UInt<1>("h0"), _output_inner_9_T_1)), atomicOperationTruthTable_1_0, _GEN_66) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_68 = mux(and(eq(UInt<1>("h1"), _output_inner_9_T), eq(UInt<1>("h1"), _output_inner_9_T_1)), atomicOperationTruthTable_1_1, _GEN_67) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_10_T = bits(regs_ATOMIC_MASK, 10, 10) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_10_T_1 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_69 = validif(and(eq(UInt<1>("h0"), _output_inner_10_T), eq(UInt<1>("h0"), _output_inner_10_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_70 = mux(and(eq(UInt<1>("h0"), _output_inner_10_T), eq(UInt<1>("h1"), _output_inner_10_T_1)), atomicOperationTruthTable_0_1, _GEN_69) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_71 = mux(and(eq(UInt<1>("h1"), _output_inner_10_T), eq(UInt<1>("h0"), _output_inner_10_T_1)), atomicOperationTruthTable_1_0, _GEN_70) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_72 = mux(and(eq(UInt<1>("h1"), _output_inner_10_T), eq(UInt<1>("h1"), _output_inner_10_T_1)), atomicOperationTruthTable_1_1, _GEN_71) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_11_T = bits(regs_ATOMIC_MASK, 11, 11) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_11_T_1 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_73 = validif(and(eq(UInt<1>("h0"), _output_inner_11_T), eq(UInt<1>("h0"), _output_inner_11_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_74 = mux(and(eq(UInt<1>("h0"), _output_inner_11_T), eq(UInt<1>("h1"), _output_inner_11_T_1)), atomicOperationTruthTable_0_1, _GEN_73) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_75 = mux(and(eq(UInt<1>("h1"), _output_inner_11_T), eq(UInt<1>("h0"), _output_inner_11_T_1)), atomicOperationTruthTable_1_0, _GEN_74) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_76 = mux(and(eq(UInt<1>("h1"), _output_inner_11_T), eq(UInt<1>("h1"), _output_inner_11_T_1)), atomicOperationTruthTable_1_1, _GEN_75) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_12_T = bits(regs_ATOMIC_MASK, 12, 12) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_12_T_1 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_77 = validif(and(eq(UInt<1>("h0"), _output_inner_12_T), eq(UInt<1>("h0"), _output_inner_12_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_78 = mux(and(eq(UInt<1>("h0"), _output_inner_12_T), eq(UInt<1>("h1"), _output_inner_12_T_1)), atomicOperationTruthTable_0_1, _GEN_77) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_79 = mux(and(eq(UInt<1>("h1"), _output_inner_12_T), eq(UInt<1>("h0"), _output_inner_12_T_1)), atomicOperationTruthTable_1_0, _GEN_78) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_80 = mux(and(eq(UInt<1>("h1"), _output_inner_12_T), eq(UInt<1>("h1"), _output_inner_12_T_1)), atomicOperationTruthTable_1_1, _GEN_79) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_13_T = bits(regs_ATOMIC_MASK, 13, 13) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_13_T_1 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_81 = validif(and(eq(UInt<1>("h0"), _output_inner_13_T), eq(UInt<1>("h0"), _output_inner_13_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_82 = mux(and(eq(UInt<1>("h0"), _output_inner_13_T), eq(UInt<1>("h1"), _output_inner_13_T_1)), atomicOperationTruthTable_0_1, _GEN_81) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_83 = mux(and(eq(UInt<1>("h1"), _output_inner_13_T), eq(UInt<1>("h0"), _output_inner_13_T_1)), atomicOperationTruthTable_1_0, _GEN_82) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_84 = mux(and(eq(UInt<1>("h1"), _output_inner_13_T), eq(UInt<1>("h1"), _output_inner_13_T_1)), atomicOperationTruthTable_1_1, _GEN_83) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_14_T = bits(regs_ATOMIC_MASK, 14, 14) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_14_T_1 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_85 = validif(and(eq(UInt<1>("h0"), _output_inner_14_T), eq(UInt<1>("h0"), _output_inner_14_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_86 = mux(and(eq(UInt<1>("h0"), _output_inner_14_T), eq(UInt<1>("h1"), _output_inner_14_T_1)), atomicOperationTruthTable_0_1, _GEN_85) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_87 = mux(and(eq(UInt<1>("h1"), _output_inner_14_T), eq(UInt<1>("h0"), _output_inner_14_T_1)), atomicOperationTruthTable_1_0, _GEN_86) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_88 = mux(and(eq(UInt<1>("h1"), _output_inner_14_T), eq(UInt<1>("h1"), _output_inner_14_T_1)), atomicOperationTruthTable_1_1, _GEN_87) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_15_T = bits(regs_ATOMIC_MASK, 15, 15) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_15_T_1 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_89 = validif(and(eq(UInt<1>("h0"), _output_inner_15_T), eq(UInt<1>("h0"), _output_inner_15_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_90 = mux(and(eq(UInt<1>("h0"), _output_inner_15_T), eq(UInt<1>("h1"), _output_inner_15_T_1)), atomicOperationTruthTable_0_1, _GEN_89) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_91 = mux(and(eq(UInt<1>("h1"), _output_inner_15_T), eq(UInt<1>("h0"), _output_inner_15_T_1)), atomicOperationTruthTable_1_0, _GEN_90) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_92 = mux(and(eq(UInt<1>("h1"), _output_inner_15_T), eq(UInt<1>("h1"), _output_inner_15_T_1)), atomicOperationTruthTable_1_1, _GEN_91) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_16_T = bits(regs_ATOMIC_MASK, 16, 16) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_16_T_1 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_93 = validif(and(eq(UInt<1>("h0"), _output_inner_16_T), eq(UInt<1>("h0"), _output_inner_16_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_94 = mux(and(eq(UInt<1>("h0"), _output_inner_16_T), eq(UInt<1>("h1"), _output_inner_16_T_1)), atomicOperationTruthTable_0_1, _GEN_93) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_95 = mux(and(eq(UInt<1>("h1"), _output_inner_16_T), eq(UInt<1>("h0"), _output_inner_16_T_1)), atomicOperationTruthTable_1_0, _GEN_94) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_96 = mux(and(eq(UInt<1>("h1"), _output_inner_16_T), eq(UInt<1>("h1"), _output_inner_16_T_1)), atomicOperationTruthTable_1_1, _GEN_95) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_17_T = bits(regs_ATOMIC_MASK, 17, 17) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_17_T_1 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_97 = validif(and(eq(UInt<1>("h0"), _output_inner_17_T), eq(UInt<1>("h0"), _output_inner_17_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_98 = mux(and(eq(UInt<1>("h0"), _output_inner_17_T), eq(UInt<1>("h1"), _output_inner_17_T_1)), atomicOperationTruthTable_0_1, _GEN_97) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_99 = mux(and(eq(UInt<1>("h1"), _output_inner_17_T), eq(UInt<1>("h0"), _output_inner_17_T_1)), atomicOperationTruthTable_1_0, _GEN_98) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_100 = mux(and(eq(UInt<1>("h1"), _output_inner_17_T), eq(UInt<1>("h1"), _output_inner_17_T_1)), atomicOperationTruthTable_1_1, _GEN_99) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_18_T = bits(regs_ATOMIC_MASK, 18, 18) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_18_T_1 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_101 = validif(and(eq(UInt<1>("h0"), _output_inner_18_T), eq(UInt<1>("h0"), _output_inner_18_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_102 = mux(and(eq(UInt<1>("h0"), _output_inner_18_T), eq(UInt<1>("h1"), _output_inner_18_T_1)), atomicOperationTruthTable_0_1, _GEN_101) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_103 = mux(and(eq(UInt<1>("h1"), _output_inner_18_T), eq(UInt<1>("h0"), _output_inner_18_T_1)), atomicOperationTruthTable_1_0, _GEN_102) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_104 = mux(and(eq(UInt<1>("h1"), _output_inner_18_T), eq(UInt<1>("h1"), _output_inner_18_T_1)), atomicOperationTruthTable_1_1, _GEN_103) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_19_T = bits(regs_ATOMIC_MASK, 19, 19) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_19_T_1 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_105 = validif(and(eq(UInt<1>("h0"), _output_inner_19_T), eq(UInt<1>("h0"), _output_inner_19_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_106 = mux(and(eq(UInt<1>("h0"), _output_inner_19_T), eq(UInt<1>("h1"), _output_inner_19_T_1)), atomicOperationTruthTable_0_1, _GEN_105) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_107 = mux(and(eq(UInt<1>("h1"), _output_inner_19_T), eq(UInt<1>("h0"), _output_inner_19_T_1)), atomicOperationTruthTable_1_0, _GEN_106) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_108 = mux(and(eq(UInt<1>("h1"), _output_inner_19_T), eq(UInt<1>("h1"), _output_inner_19_T_1)), atomicOperationTruthTable_1_1, _GEN_107) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_20_T = bits(regs_ATOMIC_MASK, 20, 20) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_20_T_1 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_109 = validif(and(eq(UInt<1>("h0"), _output_inner_20_T), eq(UInt<1>("h0"), _output_inner_20_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_110 = mux(and(eq(UInt<1>("h0"), _output_inner_20_T), eq(UInt<1>("h1"), _output_inner_20_T_1)), atomicOperationTruthTable_0_1, _GEN_109) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_111 = mux(and(eq(UInt<1>("h1"), _output_inner_20_T), eq(UInt<1>("h0"), _output_inner_20_T_1)), atomicOperationTruthTable_1_0, _GEN_110) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_112 = mux(and(eq(UInt<1>("h1"), _output_inner_20_T), eq(UInt<1>("h1"), _output_inner_20_T_1)), atomicOperationTruthTable_1_1, _GEN_111) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_21_T = bits(regs_ATOMIC_MASK, 21, 21) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_21_T_1 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_113 = validif(and(eq(UInt<1>("h0"), _output_inner_21_T), eq(UInt<1>("h0"), _output_inner_21_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_114 = mux(and(eq(UInt<1>("h0"), _output_inner_21_T), eq(UInt<1>("h1"), _output_inner_21_T_1)), atomicOperationTruthTable_0_1, _GEN_113) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_115 = mux(and(eq(UInt<1>("h1"), _output_inner_21_T), eq(UInt<1>("h0"), _output_inner_21_T_1)), atomicOperationTruthTable_1_0, _GEN_114) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_116 = mux(and(eq(UInt<1>("h1"), _output_inner_21_T), eq(UInt<1>("h1"), _output_inner_21_T_1)), atomicOperationTruthTable_1_1, _GEN_115) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_22_T = bits(regs_ATOMIC_MASK, 22, 22) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_22_T_1 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_117 = validif(and(eq(UInt<1>("h0"), _output_inner_22_T), eq(UInt<1>("h0"), _output_inner_22_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_118 = mux(and(eq(UInt<1>("h0"), _output_inner_22_T), eq(UInt<1>("h1"), _output_inner_22_T_1)), atomicOperationTruthTable_0_1, _GEN_117) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_119 = mux(and(eq(UInt<1>("h1"), _output_inner_22_T), eq(UInt<1>("h0"), _output_inner_22_T_1)), atomicOperationTruthTable_1_0, _GEN_118) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_120 = mux(and(eq(UInt<1>("h1"), _output_inner_22_T), eq(UInt<1>("h1"), _output_inner_22_T_1)), atomicOperationTruthTable_1_1, _GEN_119) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_23_T = bits(regs_ATOMIC_MASK, 23, 23) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_23_T_1 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_121 = validif(and(eq(UInt<1>("h0"), _output_inner_23_T), eq(UInt<1>("h0"), _output_inner_23_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_122 = mux(and(eq(UInt<1>("h0"), _output_inner_23_T), eq(UInt<1>("h1"), _output_inner_23_T_1)), atomicOperationTruthTable_0_1, _GEN_121) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_123 = mux(and(eq(UInt<1>("h1"), _output_inner_23_T), eq(UInt<1>("h0"), _output_inner_23_T_1)), atomicOperationTruthTable_1_0, _GEN_122) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_124 = mux(and(eq(UInt<1>("h1"), _output_inner_23_T), eq(UInt<1>("h1"), _output_inner_23_T_1)), atomicOperationTruthTable_1_1, _GEN_123) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_24_T = bits(regs_ATOMIC_MASK, 24, 24) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_24_T_1 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_125 = validif(and(eq(UInt<1>("h0"), _output_inner_24_T), eq(UInt<1>("h0"), _output_inner_24_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_126 = mux(and(eq(UInt<1>("h0"), _output_inner_24_T), eq(UInt<1>("h1"), _output_inner_24_T_1)), atomicOperationTruthTable_0_1, _GEN_125) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_127 = mux(and(eq(UInt<1>("h1"), _output_inner_24_T), eq(UInt<1>("h0"), _output_inner_24_T_1)), atomicOperationTruthTable_1_0, _GEN_126) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_128 = mux(and(eq(UInt<1>("h1"), _output_inner_24_T), eq(UInt<1>("h1"), _output_inner_24_T_1)), atomicOperationTruthTable_1_1, _GEN_127) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_25_T = bits(regs_ATOMIC_MASK, 25, 25) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_25_T_1 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_129 = validif(and(eq(UInt<1>("h0"), _output_inner_25_T), eq(UInt<1>("h0"), _output_inner_25_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_130 = mux(and(eq(UInt<1>("h0"), _output_inner_25_T), eq(UInt<1>("h1"), _output_inner_25_T_1)), atomicOperationTruthTable_0_1, _GEN_129) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_131 = mux(and(eq(UInt<1>("h1"), _output_inner_25_T), eq(UInt<1>("h0"), _output_inner_25_T_1)), atomicOperationTruthTable_1_0, _GEN_130) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_132 = mux(and(eq(UInt<1>("h1"), _output_inner_25_T), eq(UInt<1>("h1"), _output_inner_25_T_1)), atomicOperationTruthTable_1_1, _GEN_131) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_26_T = bits(regs_ATOMIC_MASK, 26, 26) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_26_T_1 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_133 = validif(and(eq(UInt<1>("h0"), _output_inner_26_T), eq(UInt<1>("h0"), _output_inner_26_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_134 = mux(and(eq(UInt<1>("h0"), _output_inner_26_T), eq(UInt<1>("h1"), _output_inner_26_T_1)), atomicOperationTruthTable_0_1, _GEN_133) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_135 = mux(and(eq(UInt<1>("h1"), _output_inner_26_T), eq(UInt<1>("h0"), _output_inner_26_T_1)), atomicOperationTruthTable_1_0, _GEN_134) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_136 = mux(and(eq(UInt<1>("h1"), _output_inner_26_T), eq(UInt<1>("h1"), _output_inner_26_T_1)), atomicOperationTruthTable_1_1, _GEN_135) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_27_T = bits(regs_ATOMIC_MASK, 27, 27) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_27_T_1 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_137 = validif(and(eq(UInt<1>("h0"), _output_inner_27_T), eq(UInt<1>("h0"), _output_inner_27_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_138 = mux(and(eq(UInt<1>("h0"), _output_inner_27_T), eq(UInt<1>("h1"), _output_inner_27_T_1)), atomicOperationTruthTable_0_1, _GEN_137) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_139 = mux(and(eq(UInt<1>("h1"), _output_inner_27_T), eq(UInt<1>("h0"), _output_inner_27_T_1)), atomicOperationTruthTable_1_0, _GEN_138) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_140 = mux(and(eq(UInt<1>("h1"), _output_inner_27_T), eq(UInt<1>("h1"), _output_inner_27_T_1)), atomicOperationTruthTable_1_1, _GEN_139) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_28_T = bits(regs_ATOMIC_MASK, 28, 28) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_28_T_1 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_141 = validif(and(eq(UInt<1>("h0"), _output_inner_28_T), eq(UInt<1>("h0"), _output_inner_28_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_142 = mux(and(eq(UInt<1>("h0"), _output_inner_28_T), eq(UInt<1>("h1"), _output_inner_28_T_1)), atomicOperationTruthTable_0_1, _GEN_141) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_143 = mux(and(eq(UInt<1>("h1"), _output_inner_28_T), eq(UInt<1>("h0"), _output_inner_28_T_1)), atomicOperationTruthTable_1_0, _GEN_142) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_144 = mux(and(eq(UInt<1>("h1"), _output_inner_28_T), eq(UInt<1>("h1"), _output_inner_28_T_1)), atomicOperationTruthTable_1_1, _GEN_143) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_29_T = bits(regs_ATOMIC_MASK, 29, 29) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_29_T_1 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_145 = validif(and(eq(UInt<1>("h0"), _output_inner_29_T), eq(UInt<1>("h0"), _output_inner_29_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_146 = mux(and(eq(UInt<1>("h0"), _output_inner_29_T), eq(UInt<1>("h1"), _output_inner_29_T_1)), atomicOperationTruthTable_0_1, _GEN_145) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_147 = mux(and(eq(UInt<1>("h1"), _output_inner_29_T), eq(UInt<1>("h0"), _output_inner_29_T_1)), atomicOperationTruthTable_1_0, _GEN_146) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_148 = mux(and(eq(UInt<1>("h1"), _output_inner_29_T), eq(UInt<1>("h1"), _output_inner_29_T_1)), atomicOperationTruthTable_1_1, _GEN_147) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_30_T = bits(regs_ATOMIC_MASK, 30, 30) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_30_T_1 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_149 = validif(and(eq(UInt<1>("h0"), _output_inner_30_T), eq(UInt<1>("h0"), _output_inner_30_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_150 = mux(and(eq(UInt<1>("h0"), _output_inner_30_T), eq(UInt<1>("h1"), _output_inner_30_T_1)), atomicOperationTruthTable_0_1, _GEN_149) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_151 = mux(and(eq(UInt<1>("h1"), _output_inner_30_T), eq(UInt<1>("h0"), _output_inner_30_T_1)), atomicOperationTruthTable_1_0, _GEN_150) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_152 = mux(and(eq(UInt<1>("h1"), _output_inner_30_T), eq(UInt<1>("h1"), _output_inner_30_T_1)), atomicOperationTruthTable_1_1, _GEN_151) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _output_inner_31_T = bits(regs_ATOMIC_MASK, 31, 31) @[src/main/scala/GPIO.scala 70:51]
    node _output_inner_31_T_1 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 70:67]
    node _GEN_153 = validif(and(eq(UInt<1>("h0"), _output_inner_31_T), eq(UInt<1>("h0"), _output_inner_31_T_1)), atomicOperationTruthTable_0_0) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_154 = mux(and(eq(UInt<1>("h0"), _output_inner_31_T), eq(UInt<1>("h1"), _output_inner_31_T_1)), atomicOperationTruthTable_0_1, _GEN_153) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_155 = mux(and(eq(UInt<1>("h1"), _output_inner_31_T), eq(UInt<1>("h0"), _output_inner_31_T_1)), atomicOperationTruthTable_1_0, _GEN_154) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _GEN_156 = mux(and(eq(UInt<1>("h1"), _output_inner_31_T), eq(UInt<1>("h1"), _output_inner_31_T_1)), atomicOperationTruthTable_1_1, _GEN_155) @[src/main/scala/GPIO.scala 69:{23,23}]
    node _atomicOperationTruthTable_output_inner_30_T_output_inner_30_T_1 = _GEN_152 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_30 = _atomicOperationTruthTable_output_inner_30_T_output_inner_30_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_31_T_output_inner_31_T_1 = _GEN_156 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_31 = _atomicOperationTruthTable_output_inner_31_T_output_inner_31_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_lo_lo_lo_lo = cat(output_inner_30, output_inner_31) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_28_T_output_inner_28_T_1 = _GEN_144 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_28 = _atomicOperationTruthTable_output_inner_28_T_output_inner_28_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_29_T_output_inner_29_T_1 = _GEN_148 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_29 = _atomicOperationTruthTable_output_inner_29_T_output_inner_29_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_lo_lo_lo_hi = cat(output_inner_28, output_inner_29) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_lo_lo_lo = cat(OUTPUT_lo_lo_lo_hi, OUTPUT_lo_lo_lo_lo) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_26_T_output_inner_26_T_1 = _GEN_136 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_26 = _atomicOperationTruthTable_output_inner_26_T_output_inner_26_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_27_T_output_inner_27_T_1 = _GEN_140 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_27 = _atomicOperationTruthTable_output_inner_27_T_output_inner_27_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_lo_lo_hi_lo = cat(output_inner_26, output_inner_27) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_24_T_output_inner_24_T_1 = _GEN_128 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_24 = _atomicOperationTruthTable_output_inner_24_T_output_inner_24_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_25_T_output_inner_25_T_1 = _GEN_132 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_25 = _atomicOperationTruthTable_output_inner_25_T_output_inner_25_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_lo_lo_hi_hi = cat(output_inner_24, output_inner_25) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_lo_lo_hi = cat(OUTPUT_lo_lo_hi_hi, OUTPUT_lo_lo_hi_lo) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_lo_lo = cat(OUTPUT_lo_lo_hi, OUTPUT_lo_lo_lo) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_22_T_output_inner_22_T_1 = _GEN_120 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_22 = _atomicOperationTruthTable_output_inner_22_T_output_inner_22_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_23_T_output_inner_23_T_1 = _GEN_124 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_23 = _atomicOperationTruthTable_output_inner_23_T_output_inner_23_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_lo_hi_lo_lo = cat(output_inner_22, output_inner_23) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_20_T_output_inner_20_T_1 = _GEN_112 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_20 = _atomicOperationTruthTable_output_inner_20_T_output_inner_20_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_21_T_output_inner_21_T_1 = _GEN_116 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_21 = _atomicOperationTruthTable_output_inner_21_T_output_inner_21_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_lo_hi_lo_hi = cat(output_inner_20, output_inner_21) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_lo_hi_lo = cat(OUTPUT_lo_hi_lo_hi, OUTPUT_lo_hi_lo_lo) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_18_T_output_inner_18_T_1 = _GEN_104 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_18 = _atomicOperationTruthTable_output_inner_18_T_output_inner_18_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_19_T_output_inner_19_T_1 = _GEN_108 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_19 = _atomicOperationTruthTable_output_inner_19_T_output_inner_19_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_lo_hi_hi_lo = cat(output_inner_18, output_inner_19) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_16_T_output_inner_16_T_1 = _GEN_96 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_16 = _atomicOperationTruthTable_output_inner_16_T_output_inner_16_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_17_T_output_inner_17_T_1 = _GEN_100 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_17 = _atomicOperationTruthTable_output_inner_17_T_output_inner_17_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_lo_hi_hi_hi = cat(output_inner_16, output_inner_17) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_lo_hi_hi = cat(OUTPUT_lo_hi_hi_hi, OUTPUT_lo_hi_hi_lo) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_lo_hi = cat(OUTPUT_lo_hi_hi, OUTPUT_lo_hi_lo) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_lo = cat(OUTPUT_lo_hi, OUTPUT_lo_lo) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_14_T_output_inner_14_T_1 = _GEN_88 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_14 = _atomicOperationTruthTable_output_inner_14_T_output_inner_14_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_15_T_output_inner_15_T_1 = _GEN_92 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_15 = _atomicOperationTruthTable_output_inner_15_T_output_inner_15_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_hi_lo_lo_lo = cat(output_inner_14, output_inner_15) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_12_T_output_inner_12_T_1 = _GEN_80 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_12 = _atomicOperationTruthTable_output_inner_12_T_output_inner_12_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_13_T_output_inner_13_T_1 = _GEN_84 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_13 = _atomicOperationTruthTable_output_inner_13_T_output_inner_13_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_hi_lo_lo_hi = cat(output_inner_12, output_inner_13) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_hi_lo_lo = cat(OUTPUT_hi_lo_lo_hi, OUTPUT_hi_lo_lo_lo) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_10_T_output_inner_10_T_1 = _GEN_72 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_10 = _atomicOperationTruthTable_output_inner_10_T_output_inner_10_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_11_T_output_inner_11_T_1 = _GEN_76 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_11 = _atomicOperationTruthTable_output_inner_11_T_output_inner_11_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_hi_lo_hi_lo = cat(output_inner_10, output_inner_11) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_8_T_output_inner_8_T_1 = _GEN_64 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_8 = _atomicOperationTruthTable_output_inner_8_T_output_inner_8_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_9_T_output_inner_9_T_1 = _GEN_68 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_9 = _atomicOperationTruthTable_output_inner_9_T_output_inner_9_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_hi_lo_hi_hi = cat(output_inner_8, output_inner_9) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_hi_lo_hi = cat(OUTPUT_hi_lo_hi_hi, OUTPUT_hi_lo_hi_lo) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_hi_lo = cat(OUTPUT_hi_lo_hi, OUTPUT_hi_lo_lo) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_6_T_output_inner_6_T_1 = _GEN_56 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_6 = _atomicOperationTruthTable_output_inner_6_T_output_inner_6_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_7_T_output_inner_7_T_1 = _GEN_60 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_7 = _atomicOperationTruthTable_output_inner_7_T_output_inner_7_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_hi_hi_lo_lo = cat(output_inner_6, output_inner_7) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_4_T_output_inner_4_T_1 = _GEN_48 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_4 = _atomicOperationTruthTable_output_inner_4_T_output_inner_4_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_5_T_output_inner_5_T_1 = _GEN_52 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_5 = _atomicOperationTruthTable_output_inner_5_T_output_inner_5_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_hi_hi_lo_hi = cat(output_inner_4, output_inner_5) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_hi_hi_lo = cat(OUTPUT_hi_hi_lo_hi, OUTPUT_hi_hi_lo_lo) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_2_T_output_inner_2_T_1 = _GEN_40 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_2 = _atomicOperationTruthTable_output_inner_2_T_output_inner_2_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_3_T_output_inner_3_T_1 = _GEN_44 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_3 = _atomicOperationTruthTable_output_inner_3_T_output_inner_3_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_hi_hi_hi_lo = cat(output_inner_2, output_inner_3) @[src/main/scala/GPIO.scala 72:31]
    node _atomicOperationTruthTable_output_inner_0_T_output_inner_0_T_1 = _GEN_32 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_0 = _atomicOperationTruthTable_output_inner_0_T_output_inner_0_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node _atomicOperationTruthTable_output_inner_1_T_output_inner_1_T_1 = _GEN_36 @[src/main/scala/GPIO.scala 69:23]
    node output_inner_1 = _atomicOperationTruthTable_output_inner_1_T_output_inner_1_T_1 @[src/main/scala/GPIO.scala 67:28 69:23]
    node OUTPUT_hi_hi_hi_hi = cat(output_inner_0, output_inner_1) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_hi_hi_hi = cat(OUTPUT_hi_hi_hi_hi, OUTPUT_hi_hi_hi_lo) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_hi_hi = cat(OUTPUT_hi_hi_hi, OUTPUT_hi_hi_lo) @[src/main/scala/GPIO.scala 72:31]
    node OUTPUT_hi = cat(OUTPUT_hi_hi, OUTPUT_hi_lo) @[src/main/scala/GPIO.scala 72:31]
    node _OUTPUT_T_1 = cat(OUTPUT_hi, OUTPUT_lo) @[src/main/scala/GPIO.scala 72:31]
    node _OUTPUT_T_2 = shl(UInt<16>("hffff"), 16) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_3 = xor(UInt<32>("hffffffff"), _OUTPUT_T_2) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_4 = shr(_OUTPUT_T_1, 16) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_5 = and(_OUTPUT_T_4, _OUTPUT_T_3) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_6 = bits(_OUTPUT_T_1, 15, 0) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_7 = shl(_OUTPUT_T_6, 16) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_8 = not(_OUTPUT_T_3) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_9 = and(_OUTPUT_T_7, _OUTPUT_T_8) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_10 = or(_OUTPUT_T_5, _OUTPUT_T_9) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_11 = bits(_OUTPUT_T_3, 23, 0) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_12 = shl(_OUTPUT_T_11, 8) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_13 = xor(_OUTPUT_T_3, _OUTPUT_T_12) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_14 = shr(_OUTPUT_T_10, 8) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_15 = and(_OUTPUT_T_14, _OUTPUT_T_13) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_16 = bits(_OUTPUT_T_10, 23, 0) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_17 = shl(_OUTPUT_T_16, 8) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_18 = not(_OUTPUT_T_13) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_19 = and(_OUTPUT_T_17, _OUTPUT_T_18) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_20 = or(_OUTPUT_T_15, _OUTPUT_T_19) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_21 = bits(_OUTPUT_T_13, 27, 0) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_22 = shl(_OUTPUT_T_21, 4) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_23 = xor(_OUTPUT_T_13, _OUTPUT_T_22) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_24 = shr(_OUTPUT_T_20, 4) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_25 = and(_OUTPUT_T_24, _OUTPUT_T_23) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_26 = bits(_OUTPUT_T_20, 27, 0) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_27 = shl(_OUTPUT_T_26, 4) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_28 = not(_OUTPUT_T_23) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_29 = and(_OUTPUT_T_27, _OUTPUT_T_28) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_30 = or(_OUTPUT_T_25, _OUTPUT_T_29) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_31 = bits(_OUTPUT_T_23, 29, 0) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_32 = shl(_OUTPUT_T_31, 2) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_33 = xor(_OUTPUT_T_23, _OUTPUT_T_32) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_34 = shr(_OUTPUT_T_30, 2) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_35 = and(_OUTPUT_T_34, _OUTPUT_T_33) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_36 = bits(_OUTPUT_T_30, 29, 0) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_37 = shl(_OUTPUT_T_36, 2) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_38 = not(_OUTPUT_T_33) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_39 = and(_OUTPUT_T_37, _OUTPUT_T_38) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_40 = or(_OUTPUT_T_35, _OUTPUT_T_39) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_41 = bits(_OUTPUT_T_33, 30, 0) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_42 = shl(_OUTPUT_T_41, 1) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_43 = xor(_OUTPUT_T_33, _OUTPUT_T_42) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_44 = shr(_OUTPUT_T_40, 1) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_45 = and(_OUTPUT_T_44, _OUTPUT_T_43) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_46 = bits(_OUTPUT_T_40, 30, 0) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_47 = shl(_OUTPUT_T_46, 1) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_48 = not(_OUTPUT_T_43) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_49 = and(_OUTPUT_T_47, _OUTPUT_T_48) @[src/main/scala/GPIO.scala 72:27]
    node _OUTPUT_T_50 = or(_OUTPUT_T_45, _OUTPUT_T_49) @[src/main/scala/GPIO.scala 72:27]
    node _GEN_157 = mux(_T_55, _OUTPUT_T_50, _GEN_22) @[src/main/scala/GPIO.scala 59:33 72:17]
    node _T_56 = bits(regs_MODE, 0, 0) @[src/main/scala/GPIO.scala 76:19]
    node _T_57 = eq(_T_56, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_31_T = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_31_T_1 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_31_T_2 = and(_gpioOutputVec_31_T, _gpioOutputVec_31_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_31_T = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_31_T_1 = bits(regs_OUTPUT, 0, 0) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_31_T_2 = not(_gpioOutputEnableVec_31_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_31_T_3 = bits(regs_DIRECTION, 0, 0) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_31_T_4 = and(_gpioOutputEnableVec_31_T_2, _gpioOutputEnableVec_31_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_158 = mux(_T_57, _gpioOutputVec_31_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_159 = mux(_T_57, _gpioOutputEnableVec_31_T, _gpioOutputEnableVec_31_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_58 = bits(regs_MODE, 1, 1) @[src/main/scala/GPIO.scala 76:19]
    node _T_59 = eq(_T_58, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_30_T = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_30_T_1 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_30_T_2 = and(_gpioOutputVec_30_T, _gpioOutputVec_30_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_30_T = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_30_T_1 = bits(regs_OUTPUT, 1, 1) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_30_T_2 = not(_gpioOutputEnableVec_30_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_30_T_3 = bits(regs_DIRECTION, 1, 1) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_30_T_4 = and(_gpioOutputEnableVec_30_T_2, _gpioOutputEnableVec_30_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_160 = mux(_T_59, _gpioOutputVec_30_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_161 = mux(_T_59, _gpioOutputEnableVec_30_T, _gpioOutputEnableVec_30_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_60 = bits(regs_MODE, 2, 2) @[src/main/scala/GPIO.scala 76:19]
    node _T_61 = eq(_T_60, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_29_T = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_29_T_1 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_29_T_2 = and(_gpioOutputVec_29_T, _gpioOutputVec_29_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_29_T = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_29_T_1 = bits(regs_OUTPUT, 2, 2) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_29_T_2 = not(_gpioOutputEnableVec_29_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_29_T_3 = bits(regs_DIRECTION, 2, 2) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_29_T_4 = and(_gpioOutputEnableVec_29_T_2, _gpioOutputEnableVec_29_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_162 = mux(_T_61, _gpioOutputVec_29_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_163 = mux(_T_61, _gpioOutputEnableVec_29_T, _gpioOutputEnableVec_29_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_62 = bits(regs_MODE, 3, 3) @[src/main/scala/GPIO.scala 76:19]
    node _T_63 = eq(_T_62, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_28_T = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_28_T_1 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_28_T_2 = and(_gpioOutputVec_28_T, _gpioOutputVec_28_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_28_T = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_28_T_1 = bits(regs_OUTPUT, 3, 3) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_28_T_2 = not(_gpioOutputEnableVec_28_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_28_T_3 = bits(regs_DIRECTION, 3, 3) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_28_T_4 = and(_gpioOutputEnableVec_28_T_2, _gpioOutputEnableVec_28_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_164 = mux(_T_63, _gpioOutputVec_28_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_165 = mux(_T_63, _gpioOutputEnableVec_28_T, _gpioOutputEnableVec_28_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_64 = bits(regs_MODE, 4, 4) @[src/main/scala/GPIO.scala 76:19]
    node _T_65 = eq(_T_64, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_27_T = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_27_T_1 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_27_T_2 = and(_gpioOutputVec_27_T, _gpioOutputVec_27_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_27_T = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_27_T_1 = bits(regs_OUTPUT, 4, 4) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_27_T_2 = not(_gpioOutputEnableVec_27_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_27_T_3 = bits(regs_DIRECTION, 4, 4) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_27_T_4 = and(_gpioOutputEnableVec_27_T_2, _gpioOutputEnableVec_27_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_166 = mux(_T_65, _gpioOutputVec_27_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_167 = mux(_T_65, _gpioOutputEnableVec_27_T, _gpioOutputEnableVec_27_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_66 = bits(regs_MODE, 5, 5) @[src/main/scala/GPIO.scala 76:19]
    node _T_67 = eq(_T_66, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_26_T = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_26_T_1 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_26_T_2 = and(_gpioOutputVec_26_T, _gpioOutputVec_26_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_26_T = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_26_T_1 = bits(regs_OUTPUT, 5, 5) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_26_T_2 = not(_gpioOutputEnableVec_26_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_26_T_3 = bits(regs_DIRECTION, 5, 5) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_26_T_4 = and(_gpioOutputEnableVec_26_T_2, _gpioOutputEnableVec_26_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_168 = mux(_T_67, _gpioOutputVec_26_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_169 = mux(_T_67, _gpioOutputEnableVec_26_T, _gpioOutputEnableVec_26_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_68 = bits(regs_MODE, 6, 6) @[src/main/scala/GPIO.scala 76:19]
    node _T_69 = eq(_T_68, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_25_T = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_25_T_1 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_25_T_2 = and(_gpioOutputVec_25_T, _gpioOutputVec_25_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_25_T = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_25_T_1 = bits(regs_OUTPUT, 6, 6) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_25_T_2 = not(_gpioOutputEnableVec_25_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_25_T_3 = bits(regs_DIRECTION, 6, 6) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_25_T_4 = and(_gpioOutputEnableVec_25_T_2, _gpioOutputEnableVec_25_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_170 = mux(_T_69, _gpioOutputVec_25_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_171 = mux(_T_69, _gpioOutputEnableVec_25_T, _gpioOutputEnableVec_25_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_70 = bits(regs_MODE, 7, 7) @[src/main/scala/GPIO.scala 76:19]
    node _T_71 = eq(_T_70, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_24_T = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_24_T_1 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_24_T_2 = and(_gpioOutputVec_24_T, _gpioOutputVec_24_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_24_T = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_24_T_1 = bits(regs_OUTPUT, 7, 7) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_24_T_2 = not(_gpioOutputEnableVec_24_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_24_T_3 = bits(regs_DIRECTION, 7, 7) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_24_T_4 = and(_gpioOutputEnableVec_24_T_2, _gpioOutputEnableVec_24_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_172 = mux(_T_71, _gpioOutputVec_24_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_173 = mux(_T_71, _gpioOutputEnableVec_24_T, _gpioOutputEnableVec_24_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_72 = bits(regs_MODE, 8, 8) @[src/main/scala/GPIO.scala 76:19]
    node _T_73 = eq(_T_72, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_23_T = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_23_T_1 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_23_T_2 = and(_gpioOutputVec_23_T, _gpioOutputVec_23_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_23_T = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_23_T_1 = bits(regs_OUTPUT, 8, 8) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_23_T_2 = not(_gpioOutputEnableVec_23_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_23_T_3 = bits(regs_DIRECTION, 8, 8) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_23_T_4 = and(_gpioOutputEnableVec_23_T_2, _gpioOutputEnableVec_23_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_174 = mux(_T_73, _gpioOutputVec_23_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_175 = mux(_T_73, _gpioOutputEnableVec_23_T, _gpioOutputEnableVec_23_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_74 = bits(regs_MODE, 9, 9) @[src/main/scala/GPIO.scala 76:19]
    node _T_75 = eq(_T_74, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_22_T = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_22_T_1 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_22_T_2 = and(_gpioOutputVec_22_T, _gpioOutputVec_22_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_22_T = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_22_T_1 = bits(regs_OUTPUT, 9, 9) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_22_T_2 = not(_gpioOutputEnableVec_22_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_22_T_3 = bits(regs_DIRECTION, 9, 9) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_22_T_4 = and(_gpioOutputEnableVec_22_T_2, _gpioOutputEnableVec_22_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_176 = mux(_T_75, _gpioOutputVec_22_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_177 = mux(_T_75, _gpioOutputEnableVec_22_T, _gpioOutputEnableVec_22_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_76 = bits(regs_MODE, 10, 10) @[src/main/scala/GPIO.scala 76:19]
    node _T_77 = eq(_T_76, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_21_T = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_21_T_1 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_21_T_2 = and(_gpioOutputVec_21_T, _gpioOutputVec_21_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_21_T = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_21_T_1 = bits(regs_OUTPUT, 10, 10) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_21_T_2 = not(_gpioOutputEnableVec_21_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_21_T_3 = bits(regs_DIRECTION, 10, 10) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_21_T_4 = and(_gpioOutputEnableVec_21_T_2, _gpioOutputEnableVec_21_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_178 = mux(_T_77, _gpioOutputVec_21_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_179 = mux(_T_77, _gpioOutputEnableVec_21_T, _gpioOutputEnableVec_21_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_78 = bits(regs_MODE, 11, 11) @[src/main/scala/GPIO.scala 76:19]
    node _T_79 = eq(_T_78, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_20_T = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_20_T_1 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_20_T_2 = and(_gpioOutputVec_20_T, _gpioOutputVec_20_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_20_T = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_20_T_1 = bits(regs_OUTPUT, 11, 11) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_20_T_2 = not(_gpioOutputEnableVec_20_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_20_T_3 = bits(regs_DIRECTION, 11, 11) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_20_T_4 = and(_gpioOutputEnableVec_20_T_2, _gpioOutputEnableVec_20_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_180 = mux(_T_79, _gpioOutputVec_20_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_181 = mux(_T_79, _gpioOutputEnableVec_20_T, _gpioOutputEnableVec_20_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_80 = bits(regs_MODE, 12, 12) @[src/main/scala/GPIO.scala 76:19]
    node _T_81 = eq(_T_80, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_19_T = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_19_T_1 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_19_T_2 = and(_gpioOutputVec_19_T, _gpioOutputVec_19_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_19_T = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_19_T_1 = bits(regs_OUTPUT, 12, 12) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_19_T_2 = not(_gpioOutputEnableVec_19_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_19_T_3 = bits(regs_DIRECTION, 12, 12) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_19_T_4 = and(_gpioOutputEnableVec_19_T_2, _gpioOutputEnableVec_19_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_182 = mux(_T_81, _gpioOutputVec_19_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_183 = mux(_T_81, _gpioOutputEnableVec_19_T, _gpioOutputEnableVec_19_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_82 = bits(regs_MODE, 13, 13) @[src/main/scala/GPIO.scala 76:19]
    node _T_83 = eq(_T_82, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_18_T = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_18_T_1 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_18_T_2 = and(_gpioOutputVec_18_T, _gpioOutputVec_18_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_18_T = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_18_T_1 = bits(regs_OUTPUT, 13, 13) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_18_T_2 = not(_gpioOutputEnableVec_18_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_18_T_3 = bits(regs_DIRECTION, 13, 13) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_18_T_4 = and(_gpioOutputEnableVec_18_T_2, _gpioOutputEnableVec_18_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_184 = mux(_T_83, _gpioOutputVec_18_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_185 = mux(_T_83, _gpioOutputEnableVec_18_T, _gpioOutputEnableVec_18_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_84 = bits(regs_MODE, 14, 14) @[src/main/scala/GPIO.scala 76:19]
    node _T_85 = eq(_T_84, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_17_T = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_17_T_1 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_17_T_2 = and(_gpioOutputVec_17_T, _gpioOutputVec_17_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_17_T = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_17_T_1 = bits(regs_OUTPUT, 14, 14) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_17_T_2 = not(_gpioOutputEnableVec_17_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_17_T_3 = bits(regs_DIRECTION, 14, 14) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_17_T_4 = and(_gpioOutputEnableVec_17_T_2, _gpioOutputEnableVec_17_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_186 = mux(_T_85, _gpioOutputVec_17_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_187 = mux(_T_85, _gpioOutputEnableVec_17_T, _gpioOutputEnableVec_17_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_86 = bits(regs_MODE, 15, 15) @[src/main/scala/GPIO.scala 76:19]
    node _T_87 = eq(_T_86, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_16_T = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_16_T_1 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_16_T_2 = and(_gpioOutputVec_16_T, _gpioOutputVec_16_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_16_T = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_16_T_1 = bits(regs_OUTPUT, 15, 15) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_16_T_2 = not(_gpioOutputEnableVec_16_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_16_T_3 = bits(regs_DIRECTION, 15, 15) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_16_T_4 = and(_gpioOutputEnableVec_16_T_2, _gpioOutputEnableVec_16_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_188 = mux(_T_87, _gpioOutputVec_16_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_189 = mux(_T_87, _gpioOutputEnableVec_16_T, _gpioOutputEnableVec_16_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_88 = bits(regs_MODE, 16, 16) @[src/main/scala/GPIO.scala 76:19]
    node _T_89 = eq(_T_88, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_15_T = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_15_T_1 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_15_T_2 = and(_gpioOutputVec_15_T, _gpioOutputVec_15_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_15_T = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_15_T_1 = bits(regs_OUTPUT, 16, 16) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_15_T_2 = not(_gpioOutputEnableVec_15_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_15_T_3 = bits(regs_DIRECTION, 16, 16) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_15_T_4 = and(_gpioOutputEnableVec_15_T_2, _gpioOutputEnableVec_15_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_190 = mux(_T_89, _gpioOutputVec_15_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_191 = mux(_T_89, _gpioOutputEnableVec_15_T, _gpioOutputEnableVec_15_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_90 = bits(regs_MODE, 17, 17) @[src/main/scala/GPIO.scala 76:19]
    node _T_91 = eq(_T_90, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_14_T = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_14_T_1 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_14_T_2 = and(_gpioOutputVec_14_T, _gpioOutputVec_14_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_14_T = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_14_T_1 = bits(regs_OUTPUT, 17, 17) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_14_T_2 = not(_gpioOutputEnableVec_14_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_14_T_3 = bits(regs_DIRECTION, 17, 17) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_14_T_4 = and(_gpioOutputEnableVec_14_T_2, _gpioOutputEnableVec_14_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_192 = mux(_T_91, _gpioOutputVec_14_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_193 = mux(_T_91, _gpioOutputEnableVec_14_T, _gpioOutputEnableVec_14_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_92 = bits(regs_MODE, 18, 18) @[src/main/scala/GPIO.scala 76:19]
    node _T_93 = eq(_T_92, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_13_T = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_13_T_1 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_13_T_2 = and(_gpioOutputVec_13_T, _gpioOutputVec_13_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_13_T = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_13_T_1 = bits(regs_OUTPUT, 18, 18) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_13_T_2 = not(_gpioOutputEnableVec_13_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_13_T_3 = bits(regs_DIRECTION, 18, 18) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_13_T_4 = and(_gpioOutputEnableVec_13_T_2, _gpioOutputEnableVec_13_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_194 = mux(_T_93, _gpioOutputVec_13_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_195 = mux(_T_93, _gpioOutputEnableVec_13_T, _gpioOutputEnableVec_13_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_94 = bits(regs_MODE, 19, 19) @[src/main/scala/GPIO.scala 76:19]
    node _T_95 = eq(_T_94, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_12_T = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_12_T_1 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_12_T_2 = and(_gpioOutputVec_12_T, _gpioOutputVec_12_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_12_T = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_12_T_1 = bits(regs_OUTPUT, 19, 19) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_12_T_2 = not(_gpioOutputEnableVec_12_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_12_T_3 = bits(regs_DIRECTION, 19, 19) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_12_T_4 = and(_gpioOutputEnableVec_12_T_2, _gpioOutputEnableVec_12_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_196 = mux(_T_95, _gpioOutputVec_12_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_197 = mux(_T_95, _gpioOutputEnableVec_12_T, _gpioOutputEnableVec_12_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_96 = bits(regs_MODE, 20, 20) @[src/main/scala/GPIO.scala 76:19]
    node _T_97 = eq(_T_96, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_11_T = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_11_T_1 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_11_T_2 = and(_gpioOutputVec_11_T, _gpioOutputVec_11_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_11_T = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_11_T_1 = bits(regs_OUTPUT, 20, 20) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_11_T_2 = not(_gpioOutputEnableVec_11_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_11_T_3 = bits(regs_DIRECTION, 20, 20) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_11_T_4 = and(_gpioOutputEnableVec_11_T_2, _gpioOutputEnableVec_11_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_198 = mux(_T_97, _gpioOutputVec_11_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_199 = mux(_T_97, _gpioOutputEnableVec_11_T, _gpioOutputEnableVec_11_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_98 = bits(regs_MODE, 21, 21) @[src/main/scala/GPIO.scala 76:19]
    node _T_99 = eq(_T_98, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_10_T = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_10_T_1 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_10_T_2 = and(_gpioOutputVec_10_T, _gpioOutputVec_10_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_10_T = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_10_T_1 = bits(regs_OUTPUT, 21, 21) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_10_T_2 = not(_gpioOutputEnableVec_10_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_10_T_3 = bits(regs_DIRECTION, 21, 21) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_10_T_4 = and(_gpioOutputEnableVec_10_T_2, _gpioOutputEnableVec_10_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_200 = mux(_T_99, _gpioOutputVec_10_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_201 = mux(_T_99, _gpioOutputEnableVec_10_T, _gpioOutputEnableVec_10_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_100 = bits(regs_MODE, 22, 22) @[src/main/scala/GPIO.scala 76:19]
    node _T_101 = eq(_T_100, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_9_T = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_9_T_1 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_9_T_2 = and(_gpioOutputVec_9_T, _gpioOutputVec_9_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_9_T = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_9_T_1 = bits(regs_OUTPUT, 22, 22) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_9_T_2 = not(_gpioOutputEnableVec_9_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_9_T_3 = bits(regs_DIRECTION, 22, 22) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_9_T_4 = and(_gpioOutputEnableVec_9_T_2, _gpioOutputEnableVec_9_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_202 = mux(_T_101, _gpioOutputVec_9_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_203 = mux(_T_101, _gpioOutputEnableVec_9_T, _gpioOutputEnableVec_9_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_102 = bits(regs_MODE, 23, 23) @[src/main/scala/GPIO.scala 76:19]
    node _T_103 = eq(_T_102, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_8_T = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_8_T_1 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_8_T_2 = and(_gpioOutputVec_8_T, _gpioOutputVec_8_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_8_T = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_8_T_1 = bits(regs_OUTPUT, 23, 23) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_8_T_2 = not(_gpioOutputEnableVec_8_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_8_T_3 = bits(regs_DIRECTION, 23, 23) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_8_T_4 = and(_gpioOutputEnableVec_8_T_2, _gpioOutputEnableVec_8_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_204 = mux(_T_103, _gpioOutputVec_8_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_205 = mux(_T_103, _gpioOutputEnableVec_8_T, _gpioOutputEnableVec_8_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_104 = bits(regs_MODE, 24, 24) @[src/main/scala/GPIO.scala 76:19]
    node _T_105 = eq(_T_104, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_7_T = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_7_T_1 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_7_T_2 = and(_gpioOutputVec_7_T, _gpioOutputVec_7_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_7_T = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_7_T_1 = bits(regs_OUTPUT, 24, 24) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_7_T_2 = not(_gpioOutputEnableVec_7_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_7_T_3 = bits(regs_DIRECTION, 24, 24) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_7_T_4 = and(_gpioOutputEnableVec_7_T_2, _gpioOutputEnableVec_7_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_206 = mux(_T_105, _gpioOutputVec_7_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_207 = mux(_T_105, _gpioOutputEnableVec_7_T, _gpioOutputEnableVec_7_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_106 = bits(regs_MODE, 25, 25) @[src/main/scala/GPIO.scala 76:19]
    node _T_107 = eq(_T_106, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_6_T = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_6_T_1 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_6_T_2 = and(_gpioOutputVec_6_T, _gpioOutputVec_6_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_6_T = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_6_T_1 = bits(regs_OUTPUT, 25, 25) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_6_T_2 = not(_gpioOutputEnableVec_6_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_6_T_3 = bits(regs_DIRECTION, 25, 25) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_6_T_4 = and(_gpioOutputEnableVec_6_T_2, _gpioOutputEnableVec_6_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_208 = mux(_T_107, _gpioOutputVec_6_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_209 = mux(_T_107, _gpioOutputEnableVec_6_T, _gpioOutputEnableVec_6_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_108 = bits(regs_MODE, 26, 26) @[src/main/scala/GPIO.scala 76:19]
    node _T_109 = eq(_T_108, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_5_T = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_5_T_1 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_5_T_2 = and(_gpioOutputVec_5_T, _gpioOutputVec_5_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_5_T = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_5_T_1 = bits(regs_OUTPUT, 26, 26) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_5_T_2 = not(_gpioOutputEnableVec_5_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_5_T_3 = bits(regs_DIRECTION, 26, 26) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_5_T_4 = and(_gpioOutputEnableVec_5_T_2, _gpioOutputEnableVec_5_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_210 = mux(_T_109, _gpioOutputVec_5_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_211 = mux(_T_109, _gpioOutputEnableVec_5_T, _gpioOutputEnableVec_5_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_110 = bits(regs_MODE, 27, 27) @[src/main/scala/GPIO.scala 76:19]
    node _T_111 = eq(_T_110, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_4_T = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_4_T_1 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_4_T_2 = and(_gpioOutputVec_4_T, _gpioOutputVec_4_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_4_T = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_4_T_1 = bits(regs_OUTPUT, 27, 27) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_4_T_2 = not(_gpioOutputEnableVec_4_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_4_T_3 = bits(regs_DIRECTION, 27, 27) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_4_T_4 = and(_gpioOutputEnableVec_4_T_2, _gpioOutputEnableVec_4_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_212 = mux(_T_111, _gpioOutputVec_4_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_213 = mux(_T_111, _gpioOutputEnableVec_4_T, _gpioOutputEnableVec_4_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_112 = bits(regs_MODE, 28, 28) @[src/main/scala/GPIO.scala 76:19]
    node _T_113 = eq(_T_112, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_3_T = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_3_T_1 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_3_T_2 = and(_gpioOutputVec_3_T, _gpioOutputVec_3_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_3_T = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_3_T_1 = bits(regs_OUTPUT, 28, 28) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_3_T_2 = not(_gpioOutputEnableVec_3_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_3_T_3 = bits(regs_DIRECTION, 28, 28) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_3_T_4 = and(_gpioOutputEnableVec_3_T_2, _gpioOutputEnableVec_3_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_214 = mux(_T_113, _gpioOutputVec_3_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_215 = mux(_T_113, _gpioOutputEnableVec_3_T, _gpioOutputEnableVec_3_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_114 = bits(regs_MODE, 29, 29) @[src/main/scala/GPIO.scala 76:19]
    node _T_115 = eq(_T_114, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_2_T = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_2_T_1 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_2_T_2 = and(_gpioOutputVec_2_T, _gpioOutputVec_2_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_2_T = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_2_T_1 = bits(regs_OUTPUT, 29, 29) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_2_T_2 = not(_gpioOutputEnableVec_2_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_2_T_3 = bits(regs_DIRECTION, 29, 29) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_2_T_4 = and(_gpioOutputEnableVec_2_T_2, _gpioOutputEnableVec_2_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_216 = mux(_T_115, _gpioOutputVec_2_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_217 = mux(_T_115, _gpioOutputEnableVec_2_T, _gpioOutputEnableVec_2_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_116 = bits(regs_MODE, 30, 30) @[src/main/scala/GPIO.scala 76:19]
    node _T_117 = eq(_T_116, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_1_T = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_1_T_1 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_1_T_2 = and(_gpioOutputVec_1_T, _gpioOutputVec_1_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_1_T = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_1_T_1 = bits(regs_OUTPUT, 30, 30) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_1_T_2 = not(_gpioOutputEnableVec_1_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_1_T_3 = bits(regs_DIRECTION, 30, 30) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_1_T_4 = and(_gpioOutputEnableVec_1_T_2, _gpioOutputEnableVec_1_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_218 = mux(_T_117, _gpioOutputVec_1_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_219 = mux(_T_117, _gpioOutputEnableVec_1_T, _gpioOutputEnableVec_1_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node _T_118 = bits(regs_MODE, 31, 31) @[src/main/scala/GPIO.scala 76:19]
    node _T_119 = eq(_T_118, UInt<1>("h1")) @[src/main/scala/GPIO.scala 76:23]
    node _gpioOutputVec_0_T = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 77:56]
    node _gpioOutputVec_0_T_1 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 77:76]
    node _gpioOutputVec_0_T_2 = and(_gpioOutputVec_0_T, _gpioOutputVec_0_T_1) @[src/main/scala/GPIO.scala 77:60]
    node _gpioOutputEnableVec_0_T = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 78:65]
    node _gpioOutputEnableVec_0_T_1 = bits(regs_OUTPUT, 31, 31) @[src/main/scala/GPIO.scala 81:63]
    node _gpioOutputEnableVec_0_T_2 = not(_gpioOutputEnableVec_0_T_1) @[src/main/scala/GPIO.scala 81:51]
    node _gpioOutputEnableVec_0_T_3 = bits(regs_DIRECTION, 31, 31) @[src/main/scala/GPIO.scala 82:19]
    node _gpioOutputEnableVec_0_T_4 = and(_gpioOutputEnableVec_0_T_2, _gpioOutputEnableVec_0_T_3) @[src/main/scala/GPIO.scala 81:67]
    node _GEN_220 = mux(_T_119, _gpioOutputVec_0_T_2, UInt<1>("h0")) @[src/main/scala/GPIO.scala 76:32 77:42 80:42]
    node _GEN_221 = mux(_T_119, _gpioOutputEnableVec_0_T, _gpioOutputEnableVec_0_T_4) @[src/main/scala/GPIO.scala 76:32 78:48 81:48]
    node gpioOutputVec_30 = _GEN_160 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_31 = _GEN_158 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_lo_lo_lo = cat(gpioOutputVec_30, gpioOutputVec_31) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_28 = _GEN_164 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_29 = _GEN_162 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_lo_lo_hi = cat(gpioOutputVec_28, gpioOutputVec_29) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_lo_lo_lo = cat(io_pins_gpioOutput_lo_lo_lo_hi, io_pins_gpioOutput_lo_lo_lo_lo) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_26 = _GEN_168 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_27 = _GEN_166 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_lo_hi_lo = cat(gpioOutputVec_26, gpioOutputVec_27) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_24 = _GEN_172 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_25 = _GEN_170 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_lo_hi_hi = cat(gpioOutputVec_24, gpioOutputVec_25) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_lo_lo_hi = cat(io_pins_gpioOutput_lo_lo_hi_hi, io_pins_gpioOutput_lo_lo_hi_lo) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_lo_lo = cat(io_pins_gpioOutput_lo_lo_hi, io_pins_gpioOutput_lo_lo_lo) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_22 = _GEN_176 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_23 = _GEN_174 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_hi_lo_lo = cat(gpioOutputVec_22, gpioOutputVec_23) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_20 = _GEN_180 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_21 = _GEN_178 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_hi_lo_hi = cat(gpioOutputVec_20, gpioOutputVec_21) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_lo_hi_lo = cat(io_pins_gpioOutput_lo_hi_lo_hi, io_pins_gpioOutput_lo_hi_lo_lo) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_18 = _GEN_184 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_19 = _GEN_182 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_hi_hi_lo = cat(gpioOutputVec_18, gpioOutputVec_19) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_16 = _GEN_188 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_17 = _GEN_186 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_lo_hi_hi_hi = cat(gpioOutputVec_16, gpioOutputVec_17) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_lo_hi_hi = cat(io_pins_gpioOutput_lo_hi_hi_hi, io_pins_gpioOutput_lo_hi_hi_lo) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_lo_hi = cat(io_pins_gpioOutput_lo_hi_hi, io_pins_gpioOutput_lo_hi_lo) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_lo = cat(io_pins_gpioOutput_lo_hi, io_pins_gpioOutput_lo_lo) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_14 = _GEN_192 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_15 = _GEN_190 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_lo_lo_lo = cat(gpioOutputVec_14, gpioOutputVec_15) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_12 = _GEN_196 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_13 = _GEN_194 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_lo_lo_hi = cat(gpioOutputVec_12, gpioOutputVec_13) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_hi_lo_lo = cat(io_pins_gpioOutput_hi_lo_lo_hi, io_pins_gpioOutput_hi_lo_lo_lo) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_10 = _GEN_200 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_11 = _GEN_198 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_lo_hi_lo = cat(gpioOutputVec_10, gpioOutputVec_11) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_8 = _GEN_204 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_9 = _GEN_202 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_lo_hi_hi = cat(gpioOutputVec_8, gpioOutputVec_9) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_hi_lo_hi = cat(io_pins_gpioOutput_hi_lo_hi_hi, io_pins_gpioOutput_hi_lo_hi_lo) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_hi_lo = cat(io_pins_gpioOutput_hi_lo_hi, io_pins_gpioOutput_hi_lo_lo) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_6 = _GEN_208 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_7 = _GEN_206 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_hi_lo_lo = cat(gpioOutputVec_6, gpioOutputVec_7) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_4 = _GEN_212 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_5 = _GEN_210 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_hi_lo_hi = cat(gpioOutputVec_4, gpioOutputVec_5) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_hi_hi_lo = cat(io_pins_gpioOutput_hi_hi_lo_hi, io_pins_gpioOutput_hi_hi_lo_lo) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_2 = _GEN_216 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_3 = _GEN_214 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_hi_hi_lo = cat(gpioOutputVec_2, gpioOutputVec_3) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputVec_0 = _GEN_220 @[src/main/scala/GPIO.scala 25:27]
    node gpioOutputVec_1 = _GEN_218 @[src/main/scala/GPIO.scala 25:27]
    node io_pins_gpioOutput_hi_hi_hi_hi = cat(gpioOutputVec_0, gpioOutputVec_1) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_hi_hi_hi = cat(io_pins_gpioOutput_hi_hi_hi_hi, io_pins_gpioOutput_hi_hi_hi_lo) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_hi_hi = cat(io_pins_gpioOutput_hi_hi_hi, io_pins_gpioOutput_hi_hi_lo) @[src/main/scala/GPIO.scala 88:28]
    node io_pins_gpioOutput_hi = cat(io_pins_gpioOutput_hi_hi, io_pins_gpioOutput_hi_lo) @[src/main/scala/GPIO.scala 88:28]
    node _io_pins_gpioOutput_T = cat(io_pins_gpioOutput_hi, io_pins_gpioOutput_lo) @[src/main/scala/GPIO.scala 88:28]
    node gpioOutputEnableVec_30 = _GEN_161 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_31 = _GEN_159 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_lo_lo_lo = cat(gpioOutputEnableVec_30, gpioOutputEnableVec_31) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_28 = _GEN_165 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_29 = _GEN_163 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_lo_lo_hi = cat(gpioOutputEnableVec_28, gpioOutputEnableVec_29) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_lo_lo_lo = cat(io_pins_gpioOutputEnable_lo_lo_lo_hi, io_pins_gpioOutputEnable_lo_lo_lo_lo) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_26 = _GEN_169 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_27 = _GEN_167 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_lo_hi_lo = cat(gpioOutputEnableVec_26, gpioOutputEnableVec_27) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_24 = _GEN_173 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_25 = _GEN_171 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_lo_hi_hi = cat(gpioOutputEnableVec_24, gpioOutputEnableVec_25) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_lo_lo_hi = cat(io_pins_gpioOutputEnable_lo_lo_hi_hi, io_pins_gpioOutputEnable_lo_lo_hi_lo) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_lo_lo = cat(io_pins_gpioOutputEnable_lo_lo_hi, io_pins_gpioOutputEnable_lo_lo_lo) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_22 = _GEN_177 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_23 = _GEN_175 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_hi_lo_lo = cat(gpioOutputEnableVec_22, gpioOutputEnableVec_23) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_20 = _GEN_181 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_21 = _GEN_179 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_hi_lo_hi = cat(gpioOutputEnableVec_20, gpioOutputEnableVec_21) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_lo_hi_lo = cat(io_pins_gpioOutputEnable_lo_hi_lo_hi, io_pins_gpioOutputEnable_lo_hi_lo_lo) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_18 = _GEN_185 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_19 = _GEN_183 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_hi_hi_lo = cat(gpioOutputEnableVec_18, gpioOutputEnableVec_19) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_16 = _GEN_189 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_17 = _GEN_187 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_lo_hi_hi_hi = cat(gpioOutputEnableVec_16, gpioOutputEnableVec_17) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_lo_hi_hi = cat(io_pins_gpioOutputEnable_lo_hi_hi_hi, io_pins_gpioOutputEnable_lo_hi_hi_lo) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_lo_hi = cat(io_pins_gpioOutputEnable_lo_hi_hi, io_pins_gpioOutputEnable_lo_hi_lo) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_lo = cat(io_pins_gpioOutputEnable_lo_hi, io_pins_gpioOutputEnable_lo_lo) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_14 = _GEN_193 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_15 = _GEN_191 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_lo_lo_lo = cat(gpioOutputEnableVec_14, gpioOutputEnableVec_15) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_12 = _GEN_197 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_13 = _GEN_195 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_lo_lo_hi = cat(gpioOutputEnableVec_12, gpioOutputEnableVec_13) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_hi_lo_lo = cat(io_pins_gpioOutputEnable_hi_lo_lo_hi, io_pins_gpioOutputEnable_hi_lo_lo_lo) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_10 = _GEN_201 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_11 = _GEN_199 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_lo_hi_lo = cat(gpioOutputEnableVec_10, gpioOutputEnableVec_11) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_8 = _GEN_205 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_9 = _GEN_203 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_lo_hi_hi = cat(gpioOutputEnableVec_8, gpioOutputEnableVec_9) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_hi_lo_hi = cat(io_pins_gpioOutputEnable_hi_lo_hi_hi, io_pins_gpioOutputEnable_hi_lo_hi_lo) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_hi_lo = cat(io_pins_gpioOutputEnable_hi_lo_hi, io_pins_gpioOutputEnable_hi_lo_lo) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_6 = _GEN_209 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_7 = _GEN_207 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_hi_lo_lo = cat(gpioOutputEnableVec_6, gpioOutputEnableVec_7) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_4 = _GEN_213 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_5 = _GEN_211 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_hi_lo_hi = cat(gpioOutputEnableVec_4, gpioOutputEnableVec_5) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_hi_hi_lo = cat(io_pins_gpioOutputEnable_hi_hi_lo_hi, io_pins_gpioOutputEnable_hi_hi_lo_lo) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_2 = _GEN_217 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_3 = _GEN_215 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_hi_hi_lo = cat(gpioOutputEnableVec_2, gpioOutputEnableVec_3) @[src/main/scala/GPIO.scala 89:34]
    node gpioOutputEnableVec_0 = _GEN_221 @[src/main/scala/GPIO.scala 26:33]
    node gpioOutputEnableVec_1 = _GEN_219 @[src/main/scala/GPIO.scala 26:33]
    node io_pins_gpioOutputEnable_hi_hi_hi_hi = cat(gpioOutputEnableVec_0, gpioOutputEnableVec_1) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_hi_hi_hi = cat(io_pins_gpioOutputEnable_hi_hi_hi_hi, io_pins_gpioOutputEnable_hi_hi_hi_lo) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_hi_hi = cat(io_pins_gpioOutputEnable_hi_hi_hi, io_pins_gpioOutputEnable_hi_hi_lo) @[src/main/scala/GPIO.scala 89:34]
    node io_pins_gpioOutputEnable_hi = cat(io_pins_gpioOutputEnable_hi_hi, io_pins_gpioOutputEnable_hi_lo) @[src/main/scala/GPIO.scala 89:34]
    node _io_pins_gpioOutputEnable_T = cat(io_pins_gpioOutputEnable_hi, io_pins_gpioOutputEnable_lo) @[src/main/scala/GPIO.scala 89:34]
    node _T_120 = neq(io_apb_PADDR, UInt<1>("h0")) @[src/main/scala/GPIO.scala 93:18]
    node _T_121 = neq(io_apb_PADDR, UInt<1>("h1")) @[src/main/scala/GPIO.scala 93:42]
    node _T_122 = and(_T_120, _T_121) @[src/main/scala/GPIO.scala 93:26]
    node _T_123 = neq(io_apb_PADDR, UInt<2>("h2")) @[src/main/scala/GPIO.scala 93:66]
    node _T_124 = and(_T_122, _T_123) @[src/main/scala/GPIO.scala 93:50]
    node _T_125 = neq(io_apb_PADDR, UInt<2>("h3")) @[src/main/scala/GPIO.scala 94:20]
    node _T_126 = and(_T_124, _T_125) @[src/main/scala/GPIO.scala 93:74]
    node _GEN_222 = mux(_T_126, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/GPIO.scala 95:5 96:20 98:20]
    io_apb_PRDATA <= _GEN_28
    io_apb_PREADY <= _GEN_27
    io_apb_PSLVERR <= _GEN_222
    io_pins_gpioOutput <= _io_pins_gpioOutput_T @[src/main/scala/GPIO.scala 88:22]
    io_pins_gpioOutputEnable <= _io_pins_gpioOutputEnable_T @[src/main/scala/GPIO.scala 89:28]
    regs_DIRECTION <= mux(reset, UInt<32>("h0"), _GEN_21) @[src/main/scala/GPIO.scala 236:{26,26}]
    regs_OUTPUT <= mux(reset, UInt<32>("h0"), _GEN_157) @[src/main/scala/GPIO.scala 237:{23,23}]
    regs_INPUT <= mux(reset, UInt<32>("h0"), io_pins_gpioInput) @[src/main/scala/GPIO.scala 238:{22,22} 87:14]
    regs_MODE <= mux(reset, UInt<32>("h0"), _GEN_23) @[src/main/scala/GPIO.scala 239:{21,21}]
    regs_ATOMIC_OPERATION <= mux(reset, UInt<4>("h0"), _GEN_24) @[src/main/scala/GPIO.scala 242:{33,33}]
    regs_ATOMIC_MASK <= mux(reset, UInt<32>("h0"), _GEN_25) @[src/main/scala/GPIO.scala 243:{28,28}]
    regs_ATOMIC_SET <= mux(reset, UInt<1>("h0"), _GEN_26) @[src/main/scala/GPIO.scala 244:{27,27}]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), io_apb_PWRITE), _T_3), _T_4), UInt<1>("h1")), "Writing DIRECTION Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf @[src/main/scala/GPIO.scala 105:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), io_apb_PWRITE), _T_7), _T_8), UInt<1>("h1")), "Writing OUTPUT Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_1 @[src/main/scala/GPIO.scala 113:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), io_apb_PWRITE), _T_11), _T_12), UInt<1>("h1")), "Writing MODE Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_2 @[src/main/scala/GPIO.scala 121:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), io_apb_PWRITE), _T_15), _T_16), UInt<1>("h1")), "Writing ATOMIC_OPERATION Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_3 @[src/main/scala/GPIO.scala 128:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), io_apb_PWRITE), _T_19), _T_20), UInt<1>("h1")), "Writing ATOMIC_MASK Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_4 @[src/main/scala/GPIO.scala 138:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), io_apb_PWRITE), _T_23), _T_24), UInt<1>("h1")), "Writing ATOMIC_SET Register, data: %x, addr: %x\n", io_apb_PWDATA, io_apb_PADDR) : printf_5 @[src/main/scala/GPIO.scala 146:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_25), UInt<1>("h1")), "Reading Register, addr: %x\n", io_apb_PADDR) : printf_6 @[src/main/scala/GPIO.scala 158:11]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_28), _T_29), UInt<1>("h1")), "Reading DIRECTION Register, data: %x, addr: %x\n", regs_DIRECTION, io_apb_PADDR) : printf_7 @[src/main/scala/GPIO.scala 162:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_32), _T_33), UInt<1>("h1")), "Reading OUTPUT Register, data: %x, addr: %x\n", regs_OUTPUT, io_apb_PADDR) : printf_8 @[src/main/scala/GPIO.scala 170:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_36), _T_37), UInt<1>("h1")), "Reading INPUT Register, data: %x, addr: %x\n", regs_INPUT, io_apb_PADDR) : printf_9 @[src/main/scala/GPIO.scala 174:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_40), _T_41), UInt<1>("h1")), "Reading MODE Register, data: %x, addr: %x\n", regs_MODE, io_apb_PADDR) : printf_10 @[src/main/scala/GPIO.scala 178:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_44), _T_45), UInt<1>("h1")), "Reading ATOMIC_OPERATION Register, data: %x, addr: %x\n", regs_ATOMIC_OPERATION, io_apb_PADDR) : printf_11 @[src/main/scala/GPIO.scala 185:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_44), _T_46), UInt<1>("h1")), "ATOMIC_OPERATION_MIN: %x\nATOMIC_OPERATION_MAX: %x\n", UInt<5>("h10"), UInt<5>("h10")) : printf_12 @[src/main/scala/GPIO.scala 190:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_49), _T_50), UInt<1>("h1")), "Reading ATOMIC_MASK Register, data: %x, addr: %x\n", regs_ATOMIC_MASK, io_apb_PADDR) : printf_13 @[src/main/scala/GPIO.scala 200:13]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T), eq(io_apb_PWRITE, UInt<1>("h0"))), _T_53), _T_54), UInt<1>("h1")), "Reading ATOMIC_SET Register, data: %x, addr: %x\n", regs_ATOMIC_SET, io_apb_PADDR) : printf_14 @[src/main/scala/GPIO.scala 208:13]
