#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5dd089b15a00 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
P_0x5dd0899de9f0 .param/l "ADDRESS_WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x5dd0899dea30 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
v0x5dd089b3bf10_0 .var "clk", 0 0;
v0x5dd089b3bfb0_0 .net "pcw", 31 0, L_0x5dd089b53a70;  1 drivers
v0x5dd089b3c050_0 .net "result", 31 0, L_0x5dd089b53a00;  1 drivers
v0x5dd089b3c0f0_0 .var "rst", 0 0;
S_0x5dd089a709b0 .scope module, "dut" "cpu" 2 12, 3 1 0, S_0x5dd089b15a00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /OUTPUT 32 "pcw";
P_0x5dd089b15450 .param/l "ADDRESS_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x5dd089b15490 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x5dd089b52430 .functor OR 1, L_0x5dd089b4e550, v0x5dd089b3c0f0_0, C4<0>, C4<0>;
L_0x5dd089b53a00 .functor BUFZ 32, v0x5dd089b364f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f44d18d09f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5dd089b371a0_0 .net/2u *"_ivl_16", 31 0, L_0x7f44d18d09f0;  1 drivers
v0x5dd089b372a0_0 .net "adder_src_d_i", 0 0, L_0x5dd089b4f900;  1 drivers
v0x5dd089b37360_0 .net "adder_src_d_o", 0 0, v0x5dd089b12d40_0;  1 drivers
v0x5dd089b37400_0 .net "alu_control_d_i", 4 0, L_0x5dd089b4fba0;  1 drivers
v0x5dd089b374a0_0 .net "alu_control_d_o", 4 0, v0x5dd089add2b0_0;  1 drivers
v0x5dd089b37540_0 .net "alu_result_e_i", 31 0, v0x5dd089b27450_0;  1 drivers
v0x5dd089b37600_0 .net "alu_result_e_o", 31 0, v0x5dd089b23660_0;  1 drivers
v0x5dd089b376c0_0 .net "alu_result_m_i", 31 0, L_0x5dd089b536b0;  1 drivers
v0x5dd089b37780_0 .net "alu_result_m_o", 31 0, v0x5dd089b34c50_0;  1 drivers
v0x5dd089b378d0_0 .net "alu_result_w_i", 31 0, v0x5dd089b364f0_0;  1 drivers
v0x5dd089b37990_0 .net "alu_src_a_d_i", 0 0, L_0x5dd089b4f650;  1 drivers
v0x5dd089b37a30_0 .net "alu_src_a_d_o", 0 0, v0x5dd089aea760_0;  1 drivers
v0x5dd089b37ad0_0 .net "alu_src_b_d_i", 0 0, L_0x5dd089b4f780;  1 drivers
v0x5dd089b37b70_0 .net "alu_src_b_d_o", 0 0, v0x5dd089b1ae70_0;  1 drivers
v0x5dd089b37c10_0 .net "branch_d_i", 0 0, L_0x5dd089b4f4e0;  1 drivers
v0x5dd089b37cb0_0 .net "branch_d_o", 0 0, v0x5dd089b1b080_0;  1 drivers
v0x5dd089b37d50_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  1 drivers
v0x5dd089b37f00_0 .net "flush_d", 0 0, L_0x5dd089b4e490;  1 drivers
v0x5dd089b37fa0_0 .net "flush_e", 0 0, L_0x5dd089b4e550;  1 drivers
v0x5dd089b38040_0 .net "forward_a_e", 1 0, L_0x5dd089b4d3f0;  1 drivers
v0x5dd089b380e0_0 .net "forward_b_e", 1 0, L_0x5dd089b4e2b0;  1 drivers
v0x5dd089b38180_0 .net "funct3_d_i", 2 0, L_0x5dd089b51c30;  1 drivers
v0x5dd089b38290_0 .net "funct3_d_o", 2 0, v0x5dd089b1b460_0;  1 drivers
v0x5dd089b383a0_0 .net "funct3_e_i", 2 0, L_0x5dd089b52e80;  1 drivers
v0x5dd089b384b0_0 .net "funct3_e_o", 2 0, v0x5dd089b23a70_0;  1 drivers
v0x5dd089b38570_0 .net "imm_val_d_i", 31 0, L_0x5dd089b50c00;  1 drivers
v0x5dd089b38630_0 .net "imm_val_d_o", 31 0, v0x5dd089b1b620_0;  1 drivers
v0x5dd089b386f0_0 .net "instr_f_i", 31 0, L_0x5dd089b4e0b0;  1 drivers
v0x5dd089b387b0_0 .net "instr_f_o", 31 0, v0x5dd089b2b140_0;  1 drivers
v0x5dd089b38870_0 .net "jump_d_i", 0 0, L_0x5dd089b4f320;  1 drivers
v0x5dd089b38910_0 .net "jump_d_o", 0 0, v0x5dd089b1b7c0_0;  1 drivers
v0x5dd089b38a00_0 .net "mem_write_d_i", 0 0, L_0x5dd089b4f1f0;  1 drivers
v0x5dd089b38aa0_0 .net "mem_write_d_o", 0 0, v0x5dd089b1b940_0;  1 drivers
v0x5dd089b38da0_0 .net "mem_write_e_i", 0 0, L_0x5dd089b52d60;  1 drivers
v0x5dd089b38e90_0 .net "mem_write_e_o", 0 0, v0x5dd089b23c10_0;  1 drivers
v0x5dd089b38f30_0 .net "pc_d_i", 31 0, L_0x5dd089b51400;  1 drivers
v0x5dd089b39040_0 .net "pc_d_o", 31 0, v0x5dd089b1bae0_0;  1 drivers
v0x5dd089b39190_0 .net "pc_f_i", 31 0, L_0x5dd089b4ee80;  1 drivers
v0x5dd089b39250_0 .net "pc_f_o", 31 0, v0x5dd089b2b2c0_0;  1 drivers
v0x5dd089b39360_0 .net "pc_plus4_d_i", 31 0, L_0x5dd089b52050;  1 drivers
v0x5dd089b39470_0 .net "pc_plus4_d_o", 31 0, v0x5dd089b1bca0_0;  1 drivers
v0x5dd089b39580_0 .net "pc_plus4_e_i", 31 0, L_0x5dd089b52e10;  1 drivers
v0x5dd089b39690_0 .net "pc_plus4_e_o", 31 0, v0x5dd089b23db0_0;  1 drivers
v0x5dd089b397a0_0 .net "pc_plus4_f_i", 31 0, L_0x5dd089b4ee10;  1 drivers
v0x5dd089b398b0_0 .net "pc_plus4_f_o", 31 0, v0x5dd089b2b470_0;  1 drivers
v0x5dd089b399c0_0 .net "pc_plus4_m_i", 31 0, L_0x5dd089b53790;  1 drivers
v0x5dd089b39ad0_0 .net "pc_plus4_m_o", 31 0, v0x5dd089b35060_0;  1 drivers
v0x5dd089b39b90_0 .net "pc_src_e_i", 0 0, L_0x5dd089b52b10;  1 drivers
v0x5dd089b39cc0_0 .net "pc_target_e_i", 31 0, L_0x5dd089b527a0;  1 drivers
v0x5dd089b39e10_0 .net "pcw", 31 0, L_0x5dd089b53a70;  alias, 1 drivers
v0x5dd089b39ef0_0 .net "rd1_d_i", 31 0, L_0x5dd089b501b0;  1 drivers
v0x5dd089b39fb0_0 .net "rd1_d_o", 31 0, v0x5dd089b1be60_0;  1 drivers
v0x5dd089b3a100_0 .net "rd2_d_i", 31 0, L_0x5dd089b506f0;  1 drivers
v0x5dd089b3a1c0_0 .net "rd2_d_o", 31 0, v0x5dd089b1c020_0;  1 drivers
v0x5dd089b3a280_0 .net "rd_d_i", 4 0, L_0x5dd089b522c0;  1 drivers
v0x5dd089b3a340_0 .net "rd_d_o", 4 0, v0x5dd089b1c1e0_0;  1 drivers
v0x5dd089b3a400_0 .net "rd_e_i", 4 0, L_0x5dd089b52fd0;  1 drivers
v0x5dd089b3a4c0_0 .net "rd_e_o", 4 0, v0x5dd089b23f70_0;  1 drivers
v0x5dd089b3a580_0 .net "rd_m_i", 4 0, L_0x5dd089b53720;  1 drivers
v0x5dd089b3a640_0 .net "rd_m_o", 4 0, v0x5dd089b35210_0;  1 drivers
v0x5dd089b3a700_0 .net "rd_w_i", 4 0, L_0x5dd089b53800;  1 drivers
v0x5dd089b3a7c0_0 .net "read_data_m_i", 31 0, v0x5dd089b33290_0;  1 drivers
v0x5dd089b3a880_0 .net "read_data_m_o", 31 0, v0x5dd089b35410_0;  1 drivers
v0x5dd089b3a940_0 .net "reg_write_d_i", 0 0, L_0x5dd089b4ef90;  1 drivers
v0x5dd089b3a9e0_0 .net "reg_write_d_o", 0 0, v0x5dd089b1c380_0;  1 drivers
v0x5dd089b3aee0_0 .net "reg_write_e_i", 0 0, L_0x5dd089b52bf0;  1 drivers
v0x5dd089b3afd0_0 .net "reg_write_e_o", 0 0, v0x5dd089b24110_0;  1 drivers
v0x5dd089b3b070_0 .net "reg_write_m_i", 0 0, L_0x5dd089b535d0;  1 drivers
v0x5dd089b3b160_0 .net "reg_write_m_o", 0 0, v0x5dd089b35590_0;  1 drivers
v0x5dd089b3b200_0 .net "reg_write_w_i", 0 0, L_0x5dd089b53900;  1 drivers
v0x5dd089b3b2a0_0 .net "res_src_d_i", 1 0, L_0x5dd089b4f0c0;  1 drivers
v0x5dd089b3b340_0 .net "res_src_d_o", 1 0, v0x5dd089b1c730_0;  1 drivers
v0x5dd089b3b430_0 .net "res_src_e_i", 1 0, L_0x5dd089b52c60;  1 drivers
v0x5dd089b3b520_0 .net "res_src_e_o", 1 0, v0x5dd089b242b0_0;  1 drivers
v0x5dd089b3b610_0 .net "result", 31 0, L_0x5dd089b53a00;  alias, 1 drivers
v0x5dd089b3b6b0_0 .net "result_src_m_i", 1 0, L_0x5dd089b53640;  1 drivers
v0x5dd089b3b7a0_0 .net "result_src_m_o", 1 0, v0x5dd089b35730_0;  1 drivers
v0x5dd089b3b840_0 .net "rs1_d_i", 4 0, L_0x5dd089b520c0;  1 drivers
v0x5dd089b3b930_0 .net "rs1_d_o", 4 0, v0x5dd089b1c8f0_0;  1 drivers
v0x5dd089b3b9d0_0 .net "rs2_d_i", 4 0, L_0x5dd089b52220;  1 drivers
v0x5dd089b3bac0_0 .net "rs2_d_o", 4 0, v0x5dd089b1cab0_0;  1 drivers
v0x5dd089b3bb60_0 .net "rst", 0 0, v0x5dd089b3c0f0_0;  1 drivers
v0x5dd089b3bc00_0 .net "stall_d", 0 0, L_0x5dd089b3c5a0;  1 drivers
v0x5dd089b3bca0_0 .net "stall_f", 0 0, L_0x5dd089b3c4e0;  1 drivers
v0x5dd089b3bdd0_0 .net "write_data_e_i", 31 0, L_0x5dd089b52b80;  1 drivers
v0x5dd089b3be70_0 .net "write_data_e_o", 31 0, v0x5dd089b24470_0;  1 drivers
L_0x5dd089b4e720 .part v0x5dd089b2b140_0, 15, 5;
L_0x5dd089b4e7c0 .part v0x5dd089b2b140_0, 20, 5;
L_0x5dd089b4e940 .part v0x5dd089b1c730_0, 0, 1;
L_0x5dd089b53a70 .arith/sub 32, v0x5dd089b35060_0, L_0x7f44d18d09f0;
S_0x5dd089b0a000 .scope module, "de" "pl_reg_de" 3 161, 4 1 0, S_0x5dd089a709b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_d_i";
    .port_info 4 /INPUT 2 "res_src_d_i";
    .port_info 5 /INPUT 1 "mem_write_d_i";
    .port_info 6 /INPUT 1 "jump_d_i";
    .port_info 7 /INPUT 1 "branch_d_i";
    .port_info 8 /INPUT 5 "alu_control_d_i";
    .port_info 9 /INPUT 3 "funct3_d_i";
    .port_info 10 /INPUT 1 "alu_src_b_d_i";
    .port_info 11 /INPUT 1 "alu_src_a_d_i";
    .port_info 12 /INPUT 1 "adder_src_d_i";
    .port_info 13 /INPUT 32 "rd1_d_i";
    .port_info 14 /INPUT 32 "rd2_d_i";
    .port_info 15 /INPUT 32 "pc_d_i";
    .port_info 16 /INPUT 5 "rs1_d_i";
    .port_info 17 /INPUT 5 "rs2_d_i";
    .port_info 18 /INPUT 5 "rd_d_i";
    .port_info 19 /INPUT 32 "imm_val_d_i";
    .port_info 20 /INPUT 32 "pc_plus4_d_i";
    .port_info 21 /OUTPUT 1 "reg_write_d_o";
    .port_info 22 /OUTPUT 2 "res_src_d_o";
    .port_info 23 /OUTPUT 1 "mem_write_d_o";
    .port_info 24 /OUTPUT 1 "jump_d_o";
    .port_info 25 /OUTPUT 1 "branch_d_o";
    .port_info 26 /OUTPUT 5 "alu_control_d_o";
    .port_info 27 /OUTPUT 3 "funct3_d_o";
    .port_info 28 /OUTPUT 1 "alu_src_b_d_o";
    .port_info 29 /OUTPUT 1 "alu_src_a_d_o";
    .port_info 30 /OUTPUT 1 "adder_src_d_o";
    .port_info 31 /OUTPUT 32 "rd1_d_o";
    .port_info 32 /OUTPUT 32 "rd2_d_o";
    .port_info 33 /OUTPUT 32 "pc_d_o";
    .port_info 34 /OUTPUT 5 "rs1_d_o";
    .port_info 35 /OUTPUT 5 "rs2_d_o";
    .port_info 36 /OUTPUT 5 "rd_d_o";
    .port_info 37 /OUTPUT 32 "imm_val_d_o";
    .port_info 38 /OUTPUT 32 "pc_plus4_d_o";
P_0x5dd089b15f40 .param/l "ADDRESS_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x5dd089b15f80 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
v0x5dd089aa2c80_0 .net "adder_src_d_i", 0 0, L_0x5dd089b4f900;  alias, 1 drivers
v0x5dd089b12d40_0 .var "adder_src_d_o", 0 0;
v0x5dd089b10840_0 .net "alu_control_d_i", 4 0, L_0x5dd089b4fba0;  alias, 1 drivers
v0x5dd089add2b0_0 .var "alu_control_d_o", 4 0;
v0x5dd089b08300_0 .net "alu_src_a_d_i", 0 0, L_0x5dd089b4f650;  alias, 1 drivers
v0x5dd089aea760_0 .var "alu_src_a_d_o", 0 0;
v0x5dd0899fcdf0_0 .net "alu_src_b_d_i", 0 0, L_0x5dd089b4f780;  alias, 1 drivers
v0x5dd089b1ae70_0 .var "alu_src_b_d_o", 0 0;
v0x5dd089b1af30_0 .net "branch_d_i", 0 0, L_0x5dd089b4f4e0;  alias, 1 drivers
v0x5dd089b1b080_0 .var "branch_d_o", 0 0;
v0x5dd089b1b140_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  alias, 1 drivers
v0x5dd089b1b200_0 .net "clr", 0 0, L_0x5dd089b52430;  1 drivers
L_0x7f44d18d0888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd089b1b2c0_0 .net "en", 0 0, L_0x7f44d18d0888;  1 drivers
v0x5dd089b1b380_0 .net "funct3_d_i", 14 12, L_0x5dd089b51c30;  alias, 1 drivers
v0x5dd089b1b460_0 .var "funct3_d_o", 14 12;
v0x5dd089b1b540_0 .net "imm_val_d_i", 31 0, L_0x5dd089b50c00;  alias, 1 drivers
v0x5dd089b1b620_0 .var "imm_val_d_o", 31 0;
v0x5dd089b1b700_0 .net "jump_d_i", 0 0, L_0x5dd089b4f320;  alias, 1 drivers
v0x5dd089b1b7c0_0 .var "jump_d_o", 0 0;
v0x5dd089b1b880_0 .net "mem_write_d_i", 0 0, L_0x5dd089b4f1f0;  alias, 1 drivers
v0x5dd089b1b940_0 .var "mem_write_d_o", 0 0;
v0x5dd089b1ba00_0 .net "pc_d_i", 31 0, L_0x5dd089b51400;  alias, 1 drivers
v0x5dd089b1bae0_0 .var "pc_d_o", 31 0;
v0x5dd089b1bbc0_0 .net "pc_plus4_d_i", 31 0, L_0x5dd089b52050;  alias, 1 drivers
v0x5dd089b1bca0_0 .var "pc_plus4_d_o", 31 0;
v0x5dd089b1bd80_0 .net "rd1_d_i", 31 0, L_0x5dd089b501b0;  alias, 1 drivers
v0x5dd089b1be60_0 .var "rd1_d_o", 31 0;
v0x5dd089b1bf40_0 .net "rd2_d_i", 31 0, L_0x5dd089b506f0;  alias, 1 drivers
v0x5dd089b1c020_0 .var "rd2_d_o", 31 0;
v0x5dd089b1c100_0 .net "rd_d_i", 4 0, L_0x5dd089b522c0;  alias, 1 drivers
v0x5dd089b1c1e0_0 .var "rd_d_o", 4 0;
v0x5dd089b1c2c0_0 .net "reg_write_d_i", 0 0, L_0x5dd089b4ef90;  alias, 1 drivers
v0x5dd089b1c380_0 .var "reg_write_d_o", 0 0;
v0x5dd089b1c650_0 .net "res_src_d_i", 1 0, L_0x5dd089b4f0c0;  alias, 1 drivers
v0x5dd089b1c730_0 .var "res_src_d_o", 1 0;
v0x5dd089b1c810_0 .net "rs1_d_i", 4 0, L_0x5dd089b520c0;  alias, 1 drivers
v0x5dd089b1c8f0_0 .var "rs1_d_o", 4 0;
v0x5dd089b1c9d0_0 .net "rs2_d_i", 4 0, L_0x5dd089b52220;  alias, 1 drivers
v0x5dd089b1cab0_0 .var "rs2_d_o", 4 0;
E_0x5dd089a1f2b0 .event posedge, v0x5dd089b1b140_0;
S_0x5dd089b10ff0 .scope module, "decode_stage" "decode" 3 130, 5 23 0, S_0x5dd089a709b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_w";
    .port_info 2 /INPUT 32 "result_w";
    .port_info 3 /INPUT 5 "rd_w";
    .port_info 4 /INPUT 32 "pc_f";
    .port_info 5 /INPUT 32 "pc_plus4_f";
    .port_info 6 /INPUT 32 "instr_f";
    .port_info 7 /OUTPUT 1 "reg_write_d";
    .port_info 8 /OUTPUT 2 "res_src_d";
    .port_info 9 /OUTPUT 1 "mem_write_d";
    .port_info 10 /OUTPUT 1 "jump_d";
    .port_info 11 /OUTPUT 1 "branch_d";
    .port_info 12 /OUTPUT 5 "alu_control_d";
    .port_info 13 /OUTPUT 3 "funct3_d";
    .port_info 14 /OUTPUT 1 "alu_src_b_d";
    .port_info 15 /OUTPUT 1 "alu_src_a_d";
    .port_info 16 /OUTPUT 1 "adder_src_d";
    .port_info 17 /OUTPUT 32 "rd1_d";
    .port_info 18 /OUTPUT 32 "rd2_d";
    .port_info 19 /OUTPUT 32 "pc_d";
    .port_info 20 /OUTPUT 5 "rs1_d";
    .port_info 21 /OUTPUT 5 "rs2_d";
    .port_info 22 /OUTPUT 5 "rd_d";
    .port_info 23 /OUTPUT 32 "imm_val_d";
    .port_info 24 /OUTPUT 32 "pc_plus4_d";
P_0x5dd089b1afd0 .param/l "ADDRESS_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
P_0x5dd089b1b010 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000100000>;
L_0x5dd089b50ca0 .functor OR 1, L_0x5dd089b51030, L_0x5dd089b515d0, C4<0>, C4<0>;
L_0x5dd089b51510 .functor NOT 1, L_0x5dd089b51470, C4<0>, C4<0>, C4<0>;
L_0x5dd089b51400 .functor BUFZ 32, v0x5dd089b2b2c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd089b52050 .functor BUFZ 32, v0x5dd089b2b470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dd089b203f0_0 .net *"_ivl_15", 6 0, L_0x5dd089b50d60;  1 drivers
L_0x7f44d18d0690 .functor BUFT 1, C4<1110111>, C4<0>, C4<0>, C4<0>;
v0x5dd089b204f0_0 .net/2u *"_ivl_16", 6 0, L_0x7f44d18d0690;  1 drivers
v0x5dd089b205d0_0 .net *"_ivl_18", 0 0, L_0x5dd089b50e00;  1 drivers
v0x5dd089b206a0_0 .net *"_ivl_21", 0 0, L_0x5dd089b50f90;  1 drivers
L_0x7f44d18d06d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd089b20780_0 .net/2u *"_ivl_22", 0 0, L_0x7f44d18d06d8;  1 drivers
v0x5dd089b20860_0 .net *"_ivl_27", 6 0, L_0x5dd089b51220;  1 drivers
L_0x7f44d18d0720 .functor BUFT 1, C4<1110111>, C4<0>, C4<0>, C4<0>;
v0x5dd089b20940_0 .net/2u *"_ivl_28", 6 0, L_0x7f44d18d0720;  1 drivers
v0x5dd089b20a20_0 .net *"_ivl_30", 0 0, L_0x5dd089b512c0;  1 drivers
v0x5dd089b20ae0_0 .net *"_ivl_33", 0 0, L_0x5dd089b51470;  1 drivers
v0x5dd089b20bc0_0 .net *"_ivl_34", 0 0, L_0x5dd089b51510;  1 drivers
L_0x7f44d18d0768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd089b20ca0_0 .net/2u *"_ivl_36", 0 0, L_0x7f44d18d0768;  1 drivers
v0x5dd089b20d80_0 .net *"_ivl_41", 4 0, L_0x5dd089b51830;  1 drivers
v0x5dd089b20e60_0 .net *"_ivl_42", 31 0, L_0x5dd089b518d0;  1 drivers
L_0x7f44d18d07b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b20f40_0 .net *"_ivl_45", 26 0, L_0x7f44d18d07b0;  1 drivers
v0x5dd089b21020_0 .net *"_ivl_47", 3 0, L_0x5dd089b51aa0;  1 drivers
v0x5dd089b21100_0 .net *"_ivl_48", 31 0, L_0x5dd089b51b40;  1 drivers
L_0x7f44d18d07f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b211e0_0 .net *"_ivl_51", 27 0, L_0x7f44d18d07f8;  1 drivers
L_0x7f44d18d0840 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b212c0_0 .net/2u *"_ivl_52", 31 0, L_0x7f44d18d0840;  1 drivers
v0x5dd089b213a0_0 .net *"_ivl_54", 31 0, L_0x5dd089b51d20;  1 drivers
v0x5dd089b21480_0 .net "adder_src_d", 0 0, L_0x5dd089b4f900;  alias, 1 drivers
v0x5dd089b21520_0 .net "alu_control_d", 4 0, L_0x5dd089b4fba0;  alias, 1 drivers
v0x5dd089b21630_0 .net "alu_src_a_d", 0 0, L_0x5dd089b4f650;  alias, 1 drivers
v0x5dd089b21720_0 .net "alu_src_b_d", 0 0, L_0x5dd089b4f780;  alias, 1 drivers
v0x5dd089b21810_0 .net "branch_d", 0 0, L_0x5dd089b4f4e0;  alias, 1 drivers
v0x5dd089b21900_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  alias, 1 drivers
v0x5dd089b219f0_0 .net "funct3_d", 2 0, L_0x5dd089b51c30;  alias, 1 drivers
v0x5dd089b21ab0_0 .net "imm_src_d", 2 0, L_0x5dd089b4fa30;  1 drivers
v0x5dd089b21ba0_0 .net "imm_val", 31 0, v0x5dd089b1e940_0;  1 drivers
v0x5dd089b21cb0_0 .net "imm_val_d", 31 0, L_0x5dd089b50c00;  alias, 1 drivers
v0x5dd089b21dc0_0 .net "imm_val_p", 31 0, L_0x5dd089b51e60;  1 drivers
v0x5dd089b21e80_0 .net "instr_f", 31 0, v0x5dd089b2b140_0;  alias, 1 drivers
v0x5dd089b21f40_0 .net "is16", 0 0, L_0x5dd089b515d0;  1 drivers
v0x5dd089b22000_0 .net "is8", 0 0, L_0x5dd089b51030;  1 drivers
v0x5dd089b222d0_0 .net "jump_d", 0 0, L_0x5dd089b4f320;  alias, 1 drivers
v0x5dd089b223c0_0 .net "mem_write_d", 0 0, L_0x5dd089b4f1f0;  alias, 1 drivers
v0x5dd089b224b0_0 .net "pc_d", 31 0, L_0x5dd089b51400;  alias, 1 drivers
v0x5dd089b22570_0 .net "pc_f", 31 0, v0x5dd089b2b2c0_0;  alias, 1 drivers
v0x5dd089b22630_0 .net "pc_plus4_d", 31 0, L_0x5dd089b52050;  alias, 1 drivers
v0x5dd089b226f0_0 .net "pc_plus4_f", 31 0, v0x5dd089b2b470_0;  alias, 1 drivers
v0x5dd089b227b0_0 .net "rd1_d", 31 0, L_0x5dd089b501b0;  alias, 1 drivers
v0x5dd089b228c0_0 .net "rd2_d", 31 0, L_0x5dd089b506f0;  alias, 1 drivers
v0x5dd089b229d0_0 .net "rd_d", 4 0, L_0x5dd089b522c0;  alias, 1 drivers
v0x5dd089b22a90_0 .net "rd_w", 4 0, L_0x5dd089b53800;  alias, 1 drivers
v0x5dd089b22b30_0 .net "reg_write_d", 0 0, L_0x5dd089b4ef90;  alias, 1 drivers
v0x5dd089b22c20_0 .net "reg_write_w", 0 0, L_0x5dd089b53900;  alias, 1 drivers
v0x5dd089b22cc0_0 .net "res_src_d", 1 0, L_0x5dd089b4f0c0;  alias, 1 drivers
v0x5dd089b22db0_0 .net "result_w", 31 0, v0x5dd089b364f0_0;  alias, 1 drivers
v0x5dd089b22e50_0 .net "rs1_d", 4 0, L_0x5dd089b520c0;  alias, 1 drivers
v0x5dd089b22ef0_0 .net "rs2_d", 4 0, L_0x5dd089b52220;  alias, 1 drivers
L_0x5dd089b4fc40 .part v0x5dd089b2b140_0, 0, 7;
L_0x5dd089b4fce0 .part v0x5dd089b2b140_0, 12, 3;
L_0x5dd089b4fd80 .part v0x5dd089b2b140_0, 25, 7;
L_0x5dd089b508d0 .part v0x5dd089b2b140_0, 15, 5;
L_0x5dd089b50a80 .part v0x5dd089b2b140_0, 20, 5;
L_0x5dd089b50b20 .part v0x5dd089b2b140_0, 7, 25;
L_0x5dd089b50d60 .part v0x5dd089b2b140_0, 25, 7;
L_0x5dd089b50e00 .cmp/eq 7, L_0x5dd089b50d60, L_0x7f44d18d0690;
L_0x5dd089b50f90 .part v0x5dd089b2b140_0, 14, 1;
L_0x5dd089b51030 .functor MUXZ 1, L_0x7f44d18d06d8, L_0x5dd089b50f90, L_0x5dd089b50e00, C4<>;
L_0x5dd089b51220 .part v0x5dd089b2b140_0, 25, 7;
L_0x5dd089b512c0 .cmp/eq 7, L_0x5dd089b51220, L_0x7f44d18d0720;
L_0x5dd089b51470 .part v0x5dd089b2b140_0, 14, 1;
L_0x5dd089b515d0 .functor MUXZ 1, L_0x7f44d18d0768, L_0x5dd089b51510, L_0x5dd089b512c0, C4<>;
L_0x5dd089b51830 .part v0x5dd089b2b140_0, 20, 5;
L_0x5dd089b518d0 .concat [ 5 27 0 0], L_0x5dd089b51830, L_0x7f44d18d07b0;
L_0x5dd089b51aa0 .part v0x5dd089b2b140_0, 20, 4;
L_0x5dd089b51b40 .concat [ 4 28 0 0], L_0x5dd089b51aa0, L_0x7f44d18d07f8;
L_0x5dd089b51d20 .functor MUXZ 32, L_0x7f44d18d0840, L_0x5dd089b51b40, L_0x5dd089b51030, C4<>;
L_0x5dd089b51e60 .functor MUXZ 32, L_0x5dd089b51d20, L_0x5dd089b518d0, L_0x5dd089b515d0, C4<>;
L_0x5dd089b51c30 .part v0x5dd089b2b140_0, 12, 3;
L_0x5dd089b520c0 .part v0x5dd089b2b140_0, 15, 5;
L_0x5dd089b52220 .part v0x5dd089b2b140_0, 20, 5;
L_0x5dd089b522c0 .part v0x5dd089b2b140_0, 7, 5;
S_0x5dd089b113a0 .scope module, "cu" "control_unit" 5 62, 6 1 0, S_0x5dd089b10ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "reg_write_d";
    .port_info 4 /OUTPUT 2 "res_src_d";
    .port_info 5 /OUTPUT 1 "mem_write_d";
    .port_info 6 /OUTPUT 1 "jump_d";
    .port_info 7 /OUTPUT 1 "branch_d";
    .port_info 8 /OUTPUT 5 "alu_control_d";
    .port_info 9 /OUTPUT 1 "alu_src_b_d";
    .port_info 10 /OUTPUT 1 "alu_src_a_d";
    .port_info 11 /OUTPUT 1 "adder_src_d";
    .port_info 12 /OUTPUT 3 "imm_src_d";
v0x5dd089b1d490_0 .net *"_ivl_13", 11 0, v0x5dd089b1d9a0_0;  1 drivers
v0x5dd089b1d590_0 .net "adder_src_d", 0 0, L_0x5dd089b4f900;  alias, 1 drivers
v0x5dd089b1d650_0 .net "alu_control_d", 4 0, L_0x5dd089b4fba0;  alias, 1 drivers
v0x5dd089b1d6f0_0 .var "alu_controls", 5 0;
v0x5dd089b1d790_0 .net "alu_src_a_d", 0 0, L_0x5dd089b4f650;  alias, 1 drivers
v0x5dd089b1d830_0 .net "alu_src_b_d", 0 0, L_0x5dd089b4f780;  alias, 1 drivers
v0x5dd089b1d8d0_0 .net "branch_d", 0 0, L_0x5dd089b4f4e0;  alias, 1 drivers
v0x5dd089b1d9a0_0 .var "controls", 11 0;
v0x5dd089b1da40_0 .net "funct3", 14 12, L_0x5dd089b4fce0;  1 drivers
v0x5dd089b1dae0_0 .net "funct7", 31 25, L_0x5dd089b4fd80;  1 drivers
v0x5dd089b1dbc0_0 .net "funct7b5", 0 0, L_0x5dd089b4eef0;  1 drivers
v0x5dd089b1dc80_0 .net "imm_src_d", 2 0, L_0x5dd089b4fa30;  alias, 1 drivers
v0x5dd089b1dd60_0 .net "jump_d", 0 0, L_0x5dd089b4f320;  alias, 1 drivers
v0x5dd089b1de30_0 .net "mem_write_d", 0 0, L_0x5dd089b4f1f0;  alias, 1 drivers
v0x5dd089b1df00_0 .net "op", 6 0, L_0x5dd089b4fc40;  1 drivers
v0x5dd089b1dfa0_0 .net "reg_write_d", 0 0, L_0x5dd089b4ef90;  alias, 1 drivers
v0x5dd089b1e070_0 .net "res_src_d", 1 0, L_0x5dd089b4f0c0;  alias, 1 drivers
E_0x5dd089a1f7b0 .event edge, v0x5dd089b1df00_0, v0x5dd089b1da40_0, v0x5dd089b1dbc0_0, v0x5dd089b1dae0_0;
E_0x5dd0899d9e30 .event edge, v0x5dd089b1df00_0;
L_0x5dd089b4eef0 .part L_0x5dd089b4fd80, 5, 1;
L_0x5dd089b4ef90 .part v0x5dd089b1d9a0_0, 11, 1;
L_0x5dd089b4f0c0 .part v0x5dd089b1d9a0_0, 9, 2;
L_0x5dd089b4f1f0 .part v0x5dd089b1d9a0_0, 8, 1;
L_0x5dd089b4f320 .part v0x5dd089b1d9a0_0, 7, 1;
L_0x5dd089b4f4e0 .part v0x5dd089b1d9a0_0, 6, 1;
L_0x5dd089b4f650 .part v0x5dd089b1d9a0_0, 5, 1;
L_0x5dd089b4f780 .part v0x5dd089b1d9a0_0, 4, 1;
L_0x5dd089b4f900 .part v0x5dd089b1d9a0_0, 3, 1;
L_0x5dd089b4fa30 .part v0x5dd089b1d9a0_0, 0, 3;
L_0x5dd089b4fba0 .part v0x5dd089b1d6f0_0, 0, 5;
S_0x5dd089b11750 .scope module, "im_mux" "mux2" 5 95, 7 23 0, S_0x5dd089b10ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5dd0899dc140 .param/l "DATA_WIDTH" 0 7 24, +C4<00000000000000000000000000100000>;
v0x5dd089b1e390_0 .net "in1", 31 0, v0x5dd089b1e940_0;  alias, 1 drivers
v0x5dd089b1e470_0 .net "in2", 31 0, L_0x5dd089b51e60;  alias, 1 drivers
v0x5dd089b1e550_0 .net "out", 31 0, L_0x5dd089b50c00;  alias, 1 drivers
v0x5dd089b1e650_0 .net "sel", 0 0, L_0x5dd089b50ca0;  1 drivers
L_0x5dd089b50c00 .functor MUXZ 32, v0x5dd089b1e940_0, L_0x5dd089b51e60, L_0x5dd089b50ca0, C4<>;
S_0x5dd089a6d030 .scope module, "imex" "imm_ext" 5 89, 8 23 0, S_0x5dd089b10ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "imm_type";
    .port_info 2 /OUTPUT 32 "imm_val";
v0x5dd089b1e830_0 .net "imm_type", 2 0, L_0x5dd089b4fa30;  alias, 1 drivers
v0x5dd089b1e940_0 .var "imm_val", 31 0;
v0x5dd089b1ea10_0 .net "instr", 31 7, L_0x5dd089b50b20;  1 drivers
E_0x5dd089b15d80 .event edge, v0x5dd089b1dc80_0, v0x5dd089b1ea10_0;
S_0x5dd089a6dc70 .scope module, "rf" "reg_file" 5 78, 9 23 0, S_0x5dd089b10ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
P_0x5dd089b1ebb0 .param/l "DATA_WIDTH" 0 9 24, +C4<00000000000000000000000000100000>;
v0x5dd089b1ecd0_0 .net *"_ivl_0", 31 0, L_0x5dd089b4fe20;  1 drivers
v0x5dd089b1edb0_0 .net *"_ivl_10", 31 0, L_0x5dd089b50070;  1 drivers
v0x5dd089b1ee90_0 .net *"_ivl_12", 6 0, L_0x5dd089b50110;  1 drivers
L_0x7f44d18d0528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd089b1ef80_0 .net *"_ivl_15", 1 0, L_0x7f44d18d0528;  1 drivers
v0x5dd089b1f060_0 .net *"_ivl_18", 31 0, L_0x5dd089b50250;  1 drivers
L_0x7f44d18d0570 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b1f190_0 .net *"_ivl_21", 26 0, L_0x7f44d18d0570;  1 drivers
L_0x7f44d18d05b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b1f270_0 .net/2u *"_ivl_22", 31 0, L_0x7f44d18d05b8;  1 drivers
v0x5dd089b1f350_0 .net *"_ivl_24", 0 0, L_0x5dd089b50330;  1 drivers
L_0x7f44d18d0600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b1f410_0 .net/2u *"_ivl_26", 31 0, L_0x7f44d18d0600;  1 drivers
v0x5dd089b1f4f0_0 .net *"_ivl_28", 31 0, L_0x5dd089b50470;  1 drivers
L_0x7f44d18d0450 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b1f5d0_0 .net *"_ivl_3", 26 0, L_0x7f44d18d0450;  1 drivers
v0x5dd089b1f6b0_0 .net *"_ivl_30", 6 0, L_0x5dd089b50560;  1 drivers
L_0x7f44d18d0648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd089b1f790_0 .net *"_ivl_33", 1 0, L_0x7f44d18d0648;  1 drivers
L_0x7f44d18d0498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b1f870_0 .net/2u *"_ivl_4", 31 0, L_0x7f44d18d0498;  1 drivers
v0x5dd089b1f950_0 .net *"_ivl_6", 0 0, L_0x5dd089b4ffd0;  1 drivers
L_0x7f44d18d04e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b1fa10_0 .net/2u *"_ivl_8", 31 0, L_0x7f44d18d04e0;  1 drivers
v0x5dd089b1faf0_0 .net "a1", 4 0, L_0x5dd089b508d0;  1 drivers
v0x5dd089b1fbd0_0 .net "a2", 4 0, L_0x5dd089b50a80;  1 drivers
v0x5dd089b1fcb0_0 .net "a3", 4 0, L_0x5dd089b53800;  alias, 1 drivers
v0x5dd089b1fd90_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  alias, 1 drivers
v0x5dd089b1fe30_0 .var/i "i", 31 0;
v0x5dd089b1fef0_0 .net "rd1", 31 0, L_0x5dd089b501b0;  alias, 1 drivers
v0x5dd089b1ffe0_0 .net "rd2", 31 0, L_0x5dd089b506f0;  alias, 1 drivers
v0x5dd089b200b0 .array "reg_array", 31 0, 31 0;
v0x5dd089b20150_0 .net "wd3", 31 0, v0x5dd089b364f0_0;  alias, 1 drivers
v0x5dd089b20230_0 .net "write_enable", 0 0, L_0x5dd089b53900;  alias, 1 drivers
L_0x5dd089b4fe20 .concat [ 5 27 0 0], L_0x5dd089b508d0, L_0x7f44d18d0450;
L_0x5dd089b4ffd0 .cmp/eq 32, L_0x5dd089b4fe20, L_0x7f44d18d0498;
L_0x5dd089b50070 .array/port v0x5dd089b200b0, L_0x5dd089b50110;
L_0x5dd089b50110 .concat [ 5 2 0 0], L_0x5dd089b508d0, L_0x7f44d18d0528;
L_0x5dd089b501b0 .functor MUXZ 32, L_0x5dd089b50070, L_0x7f44d18d04e0, L_0x5dd089b4ffd0, C4<>;
L_0x5dd089b50250 .concat [ 5 27 0 0], L_0x5dd089b50a80, L_0x7f44d18d0570;
L_0x5dd089b50330 .cmp/eq 32, L_0x5dd089b50250, L_0x7f44d18d05b8;
L_0x5dd089b50470 .array/port v0x5dd089b200b0, L_0x5dd089b50560;
L_0x5dd089b50560 .concat [ 5 2 0 0], L_0x5dd089b50a80, L_0x7f44d18d0648;
L_0x5dd089b506f0 .functor MUXZ 32, L_0x5dd089b50470, L_0x7f44d18d0600, L_0x5dd089b50330, C4<>;
S_0x5dd089a701b0 .scope module, "em" "pl_reg_em" 3 243, 10 1 0, S_0x5dd089a709b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_e_i";
    .port_info 4 /INPUT 1 "mem_write_e_i";
    .port_info 5 /INPUT 2 "result_src_e_i";
    .port_info 6 /INPUT 3 "funct3_e_i";
    .port_info 7 /INPUT 32 "alu_result_e_i";
    .port_info 8 /INPUT 32 "write_data_e_i";
    .port_info 9 /INPUT 5 "rd_e_i";
    .port_info 10 /INPUT 32 "pc_plus4_e_i";
    .port_info 11 /OUTPUT 1 "reg_write_e_o";
    .port_info 12 /OUTPUT 1 "mem_write_e_o";
    .port_info 13 /OUTPUT 2 "result_src_e_o";
    .port_info 14 /OUTPUT 3 "funct3_e_o";
    .port_info 15 /OUTPUT 32 "alu_result_e_o";
    .port_info 16 /OUTPUT 32 "write_data_e_o";
    .port_info 17 /OUTPUT 5 "rd_e_o";
    .port_info 18 /OUTPUT 32 "pc_plus4_e_o";
P_0x5dd089b1d0e0 .param/l "ADDRESS_WIDTH" 0 10 2, +C4<00000000000000000000000000100000>;
P_0x5dd089b1d120 .param/l "DATA_WIDTH" 0 10 3, +C4<00000000000000000000000000100000>;
v0x5dd089b23580_0 .net "alu_result_e_i", 31 0, v0x5dd089b27450_0;  alias, 1 drivers
v0x5dd089b23660_0 .var "alu_result_e_o", 31 0;
v0x5dd089b23740_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  alias, 1 drivers
v0x5dd089b237e0_0 .net "clr", 0 0, v0x5dd089b3c0f0_0;  alias, 1 drivers
L_0x7f44d18d08d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd089b23880_0 .net "en", 0 0, L_0x7f44d18d08d0;  1 drivers
v0x5dd089b23990_0 .net "funct3_e_i", 14 12, L_0x5dd089b52e80;  alias, 1 drivers
v0x5dd089b23a70_0 .var "funct3_e_o", 14 12;
v0x5dd089b23b50_0 .net "mem_write_e_i", 0 0, L_0x5dd089b52d60;  alias, 1 drivers
v0x5dd089b23c10_0 .var "mem_write_e_o", 0 0;
v0x5dd089b23cd0_0 .net "pc_plus4_e_i", 31 0, L_0x5dd089b52e10;  alias, 1 drivers
v0x5dd089b23db0_0 .var "pc_plus4_e_o", 31 0;
v0x5dd089b23e90_0 .net "rd_e_i", 4 0, L_0x5dd089b52fd0;  alias, 1 drivers
v0x5dd089b23f70_0 .var "rd_e_o", 4 0;
v0x5dd089b24050_0 .net "reg_write_e_i", 0 0, L_0x5dd089b52bf0;  alias, 1 drivers
v0x5dd089b24110_0 .var "reg_write_e_o", 0 0;
v0x5dd089b241d0_0 .net "result_src_e_i", 1 0, L_0x5dd089b52c60;  alias, 1 drivers
v0x5dd089b242b0_0 .var "result_src_e_o", 1 0;
v0x5dd089b24390_0 .net "write_data_e_i", 31 0, L_0x5dd089b52b80;  alias, 1 drivers
v0x5dd089b24470_0 .var "write_data_e_o", 31 0;
S_0x5dd089b24850 .scope module, "execute_stage" "execute" 3 205, 11 23 0, S_0x5dd089a709b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write_d";
    .port_info 1 /INPUT 2 "res_src_d";
    .port_info 2 /INPUT 1 "mem_write_d";
    .port_info 3 /INPUT 1 "jump_d";
    .port_info 4 /INPUT 1 "branch_d";
    .port_info 5 /INPUT 5 "alu_control_d";
    .port_info 6 /INPUT 3 "funct3_d";
    .port_info 7 /INPUT 1 "alu_src_b_d";
    .port_info 8 /INPUT 1 "alu_src_a_d";
    .port_info 9 /INPUT 1 "adder_src_d";
    .port_info 10 /INPUT 32 "rd1_d";
    .port_info 11 /INPUT 32 "rd2_d";
    .port_info 12 /INPUT 32 "pc_d";
    .port_info 13 /INPUT 5 "rs1_d";
    .port_info 14 /INPUT 5 "rs2_d";
    .port_info 15 /INPUT 5 "rd_d";
    .port_info 16 /INPUT 32 "imm_val_d";
    .port_info 17 /INPUT 32 "pc_plus4_d";
    .port_info 18 /INPUT 32 "alu_result_m";
    .port_info 19 /INPUT 32 "alu_result_w";
    .port_info 20 /INPUT 2 "forward_a_e";
    .port_info 21 /INPUT 2 "forward_b_e";
    .port_info 22 /OUTPUT 1 "reg_write_e";
    .port_info 23 /OUTPUT 2 "res_src_e";
    .port_info 24 /OUTPUT 1 "mem_write_e";
    .port_info 25 /OUTPUT 3 "funct3_e";
    .port_info 26 /OUTPUT 32 "alu_result_e";
    .port_info 27 /OUTPUT 32 "write_data_e";
    .port_info 28 /OUTPUT 5 "rd_e";
    .port_info 29 /OUTPUT 32 "pc_plus4_e";
    .port_info 30 /OUTPUT 32 "pc_target_e";
    .port_info 31 /OUTPUT 1 "pc_src_e";
P_0x5dd089b23400 .param/l "ADDRESS_WIDTH" 0 11 25, +C4<00000000000000000000000000100000>;
P_0x5dd089b23440 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
L_0x5dd089b52840 .functor AND 1, v0x5dd089b1b080_0, L_0x5dd089b529e0, C4<1>, C4<1>;
L_0x5dd089b52b10 .functor OR 1, v0x5dd089b1b7c0_0, L_0x5dd089b52840, C4<0>, C4<0>;
L_0x5dd089b52b80 .functor BUFZ 32, v0x5dd089b263a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd089b52bf0 .functor BUFZ 1, v0x5dd089b1c380_0, C4<0>, C4<0>, C4<0>;
L_0x5dd089b52c60 .functor BUFZ 2, v0x5dd089b1c730_0, C4<00>, C4<00>, C4<00>;
L_0x5dd089b52d60 .functor BUFZ 1, v0x5dd089b1b940_0, C4<0>, C4<0>, C4<0>;
L_0x5dd089b52e10 .functor BUFZ 32, v0x5dd089b1bca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd089b52e80 .functor BUFZ 3, v0x5dd089b1b460_0, C4<000>, C4<000>, C4<000>;
L_0x5dd089b52fd0 .functor BUFZ 5, v0x5dd089b1c1e0_0, C4<00000>, C4<00000>, C4<00000>;
v0x5dd089b28310_0 .net *"_ivl_3", 0 0, L_0x5dd089b529e0;  1 drivers
v0x5dd089b28410_0 .net *"_ivl_4", 0 0, L_0x5dd089b52840;  1 drivers
v0x5dd089b284f0_0 .net "a_alu", 31 0, L_0x5dd089b524a0;  1 drivers
v0x5dd089b285e0_0 .net "a_forward", 31 0, v0x5dd089b254a0_0;  1 drivers
v0x5dd089b286f0_0 .net "adder_src_d", 0 0, v0x5dd089b12d40_0;  alias, 1 drivers
v0x5dd089b28830_0 .net "alu_control_d", 4 0, v0x5dd089add2b0_0;  alias, 1 drivers
v0x5dd089b28940_0 .net "alu_result_e", 31 0, v0x5dd089b27450_0;  alias, 1 drivers
v0x5dd089b28a50_0 .net "alu_result_m", 31 0, L_0x5dd089b536b0;  alias, 1 drivers
v0x5dd089b28b60_0 .net "alu_result_w", 31 0, v0x5dd089b364f0_0;  alias, 1 drivers
v0x5dd089b28cb0_0 .net "alu_src_a_d", 0 0, v0x5dd089aea760_0;  alias, 1 drivers
v0x5dd089b28d50_0 .net "alu_src_b_d", 0 0, v0x5dd089b1ae70_0;  alias, 1 drivers
v0x5dd089b28df0_0 .net "b_alu", 31 0, L_0x5dd089b52540;  1 drivers
v0x5dd089b28f00_0 .net "b_forward", 31 0, v0x5dd089b263a0_0;  1 drivers
v0x5dd089b29010_0 .net "branch_d", 0 0, v0x5dd089b1b080_0;  alias, 1 drivers
v0x5dd089b290b0_0 .net "forward_a_e", 1 0, L_0x5dd089b4d3f0;  alias, 1 drivers
v0x5dd089b29150_0 .net "forward_b_e", 1 0, L_0x5dd089b4e2b0;  alias, 1 drivers
v0x5dd089b291f0_0 .net "funct3_d", 14 12, v0x5dd089b1b460_0;  alias, 1 drivers
v0x5dd089b293a0_0 .net "funct3_e", 14 12, L_0x5dd089b52e80;  alias, 1 drivers
v0x5dd089b29440_0 .net "imm_val_d", 31 0, v0x5dd089b1b620_0;  alias, 1 drivers
v0x5dd089b294e0_0 .net "jump_d", 0 0, v0x5dd089b1b7c0_0;  alias, 1 drivers
v0x5dd089b29580_0 .net "mem_write_d", 0 0, v0x5dd089b1b940_0;  alias, 1 drivers
v0x5dd089b29620_0 .net "mem_write_e", 0 0, L_0x5dd089b52d60;  alias, 1 drivers
v0x5dd089b296c0_0 .net "pc_adder_a", 31 0, L_0x5dd089b52670;  1 drivers
v0x5dd089b297b0_0 .net "pc_d", 31 0, v0x5dd089b1bae0_0;  alias, 1 drivers
v0x5dd089b29850_0 .net "pc_plus4_d", 31 0, v0x5dd089b1bca0_0;  alias, 1 drivers
v0x5dd089b298f0_0 .net "pc_plus4_e", 31 0, L_0x5dd089b52e10;  alias, 1 drivers
v0x5dd089b29990_0 .net "pc_src_e", 0 0, L_0x5dd089b52b10;  alias, 1 drivers
v0x5dd089b29a30_0 .net "pc_target_e", 31 0, L_0x5dd089b527a0;  alias, 1 drivers
v0x5dd089b29af0_0 .net "rd1_d", 31 0, v0x5dd089b1be60_0;  alias, 1 drivers
v0x5dd089b29b90_0 .net "rd2_d", 31 0, v0x5dd089b1c020_0;  alias, 1 drivers
v0x5dd089b29ca0_0 .net "rd_d", 4 0, v0x5dd089b1c1e0_0;  alias, 1 drivers
v0x5dd089b29d60_0 .net "rd_e", 4 0, L_0x5dd089b52fd0;  alias, 1 drivers
v0x5dd089b29e00_0 .net "reg_write_d", 0 0, v0x5dd089b1c380_0;  alias, 1 drivers
v0x5dd089b2a0e0_0 .net "reg_write_e", 0 0, L_0x5dd089b52bf0;  alias, 1 drivers
v0x5dd089b2a1b0_0 .net "res_src_d", 1 0, v0x5dd089b1c730_0;  alias, 1 drivers
v0x5dd089b2a280_0 .net "res_src_e", 1 0, L_0x5dd089b52c60;  alias, 1 drivers
v0x5dd089b2a350_0 .net "rs1_d", 4 0, v0x5dd089b1c8f0_0;  alias, 1 drivers
v0x5dd089b2a420_0 .net "rs2_d", 4 0, v0x5dd089b1cab0_0;  alias, 1 drivers
v0x5dd089b2a4f0_0 .net "write_data_e", 31 0, L_0x5dd089b52b80;  alias, 1 drivers
L_0x5dd089b52940 .part v0x5dd089b1b460_0, 0, 1;
L_0x5dd089b529e0 .part v0x5dd089b27450_0, 0, 1;
S_0x5dd089b24f30 .scope module, "a_forward_mux" "mux3" 11 61, 12 23 0, S_0x5dd089b24850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5dd089b25130 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5dd089b234e0_0 .net "in1", 31 0, v0x5dd089b1be60_0;  alias, 1 drivers
v0x5dd089b252c0_0 .net "in2", 31 0, L_0x5dd089b536b0;  alias, 1 drivers
v0x5dd089b25380_0 .net "in3", 31 0, v0x5dd089b364f0_0;  alias, 1 drivers
v0x5dd089b254a0_0 .var "out", 31 0;
v0x5dd089b25580_0 .net "sel", 1 0, L_0x5dd089b4d3f0;  alias, 1 drivers
E_0x5dd089b15fd0 .event edge, v0x5dd089b25580_0, v0x5dd089b1be60_0, v0x5dd089b252c0_0, v0x5dd089b20150_0;
S_0x5dd089b25750 .scope module, "a_src_mux" "mux2" 11 76, 7 23 0, S_0x5dd089b24850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5dd089b25950 .param/l "DATA_WIDTH" 0 7 24, +C4<00000000000000000000000000100000>;
v0x5dd089b259f0_0 .net "in1", 31 0, v0x5dd089b254a0_0;  alias, 1 drivers
v0x5dd089b25ae0_0 .net "in2", 31 0, v0x5dd089b1bae0_0;  alias, 1 drivers
v0x5dd089b25bb0_0 .net "out", 31 0, L_0x5dd089b524a0;  alias, 1 drivers
v0x5dd089b25c80_0 .net "sel", 0 0, v0x5dd089aea760_0;  alias, 1 drivers
L_0x5dd089b524a0 .functor MUXZ 32, v0x5dd089b254a0_0, v0x5dd089b1bae0_0, v0x5dd089aea760_0, C4<>;
S_0x5dd089b25de0 .scope module, "b_forward_mux" "mux3" 11 68, 12 23 0, S_0x5dd089b24850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5dd089b25fc0 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5dd089b260f0_0 .net "in1", 31 0, v0x5dd089b1c020_0;  alias, 1 drivers
v0x5dd089b26200_0 .net "in2", 31 0, L_0x5dd089b536b0;  alias, 1 drivers
v0x5dd089b262d0_0 .net "in3", 31 0, v0x5dd089b364f0_0;  alias, 1 drivers
v0x5dd089b263a0_0 .var "out", 31 0;
v0x5dd089b26460_0 .net "sel", 1 0, L_0x5dd089b4e2b0;  alias, 1 drivers
E_0x5dd089b16010 .event edge, v0x5dd089b26460_0, v0x5dd089b1c020_0, v0x5dd089b252c0_0, v0x5dd089b20150_0;
S_0x5dd089b26630 .scope module, "b_src_mux" "mux2" 11 83, 7 23 0, S_0x5dd089b24850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5dd089b26810 .param/l "DATA_WIDTH" 0 7 24, +C4<00000000000000000000000000100000>;
v0x5dd089b268e0_0 .net "in1", 31 0, v0x5dd089b263a0_0;  alias, 1 drivers
v0x5dd089b269f0_0 .net "in2", 31 0, v0x5dd089b1b620_0;  alias, 1 drivers
v0x5dd089b26ac0_0 .net "out", 31 0, L_0x5dd089b52540;  alias, 1 drivers
v0x5dd089b26b90_0 .net "sel", 0 0, v0x5dd089b1ae70_0;  alias, 1 drivers
L_0x5dd089b52540 .functor MUXZ 32, v0x5dd089b263a0_0, v0x5dd089b1b620_0, v0x5dd089b1ae70_0, C4<>;
S_0x5dd089b26cf0 .scope module, "main_alu" "alu" 11 102, 13 1 0, S_0x5dd089b24850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "alu_controls";
    .port_info 3 /INPUT 1 "funct3b0";
    .port_info 4 /OUTPUT 32 "res";
P_0x5dd089b26f20 .param/l "DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x5dd089b270d0_0 .net "a", 31 0, L_0x5dd089b524a0;  alias, 1 drivers
v0x5dd089b271e0_0 .net "alu_controls", 4 0, v0x5dd089add2b0_0;  alias, 1 drivers
v0x5dd089b272b0_0 .net "b", 31 0, L_0x5dd089b52540;  alias, 1 drivers
v0x5dd089b273b0_0 .net "funct3b0", 0 0, L_0x5dd089b52940;  1 drivers
v0x5dd089b27450_0 .var "res", 31 0;
E_0x5dd089b27040 .event edge, v0x5dd089add2b0_0, v0x5dd089b25bb0_0, v0x5dd089b26ac0_0, v0x5dd089b273b0_0;
S_0x5dd089b275f0 .scope module, "pc_target_adder" "adder" 11 96, 14 23 0, S_0x5dd089b24850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x5dd089b277d0 .param/l "OPERAND_WIDTH" 0 14 24, +C4<00000000000000000000000000100000>;
v0x5dd089b278e0_0 .net "a", 31 0, L_0x5dd089b52670;  alias, 1 drivers
v0x5dd089b279e0_0 .net "b", 31 0, v0x5dd089b1b620_0;  alias, 1 drivers
v0x5dd089b27af0_0 .net "res", 31 0, L_0x5dd089b527a0;  alias, 1 drivers
L_0x5dd089b527a0 .arith/sum 32, L_0x5dd089b52670, v0x5dd089b1b620_0;
S_0x5dd089b27c30 .scope module, "pc_target_mux" "mux2" 11 89, 7 23 0, S_0x5dd089b24850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5dd089b27e10 .param/l "DATA_WIDTH" 0 7 24, +C4<00000000000000000000000000100000>;
v0x5dd089b27f10_0 .net "in1", 31 0, v0x5dd089b1bae0_0;  alias, 1 drivers
v0x5dd089b28020_0 .net "in2", 31 0, v0x5dd089b1be60_0;  alias, 1 drivers
v0x5dd089b28130_0 .net "out", 31 0, L_0x5dd089b52670;  alias, 1 drivers
v0x5dd089b281d0_0 .net "sel", 0 0, v0x5dd089b12d40_0;  alias, 1 drivers
L_0x5dd089b52670 .functor MUXZ 32, v0x5dd089b1bae0_0, v0x5dd089b1be60_0, v0x5dd089b12d40_0, C4<>;
S_0x5dd089b2a960 .scope module, "fd" "pl_reg_fd" 3 117, 15 1 0, S_0x5dd089a709b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "pc_f_i";
    .port_info 4 /INPUT 32 "pc_plus4_f_i";
    .port_info 5 /INPUT 32 "instr_f_i";
    .port_info 6 /OUTPUT 32 "pc_f_o";
    .port_info 7 /OUTPUT 32 "pc_plus4_f_o";
    .port_info 8 /OUTPUT 32 "instr_f_o";
P_0x5dd089b24a30 .param/l "ADDRESS_WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
P_0x5dd089b24a70 .param/l "DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
v0x5dd089b2ae20_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  alias, 1 drivers
v0x5dd089b2aee0_0 .net "clr", 0 0, v0x5dd089b3c0f0_0;  alias, 1 drivers
v0x5dd089b2afd0_0 .net "en", 0 0, L_0x5dd089b3c4e0;  alias, 1 drivers
v0x5dd089b2b0a0_0 .net "instr_f_i", 31 0, L_0x5dd089b4e0b0;  alias, 1 drivers
v0x5dd089b2b140_0 .var "instr_f_o", 31 0;
v0x5dd089b2b200_0 .net "pc_f_i", 31 0, L_0x5dd089b4ee80;  alias, 1 drivers
v0x5dd089b2b2c0_0 .var "pc_f_o", 31 0;
v0x5dd089b2b3b0_0 .net "pc_plus4_f_i", 31 0, L_0x5dd089b4ee10;  alias, 1 drivers
v0x5dd089b2b470_0 .var "pc_plus4_f_o", 31 0;
S_0x5dd089b2b6f0 .scope module, "fetch_stage" "fetch" 3 104, 16 22 0, S_0x5dd089a709b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pc_src_e";
    .port_info 4 /INPUT 32 "pc_target_e";
    .port_info 5 /OUTPUT 32 "pc_f";
    .port_info 6 /OUTPUT 32 "pc_plus4_f";
    .port_info 7 /OUTPUT 32 "instr_f";
P_0x5dd089b2b880 .param/l "ADDRESS_WIDTH" 0 16 24, +C4<00000000000000000000000000100000>;
P_0x5dd089b2b8c0 .param/l "DATA_WIDTH" 0 16 23, +C4<00000000000000000000000000100000>;
L_0x5dd089b4ee10 .functor BUFZ 32, L_0x5dd089b4e9e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd089b4ee80 .functor BUFZ 32, v0x5dd089b2c990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dd089b2da50_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  alias, 1 drivers
v0x5dd089b2daf0_0 .net "en", 0 0, L_0x5dd089b3c4e0;  alias, 1 drivers
v0x5dd089b2dc00_0 .net "instr_f", 31 0, L_0x5dd089b4e0b0;  alias, 1 drivers
v0x5dd089b2dcf0_0 .net "pc", 31 0, v0x5dd089b2c990_0;  1 drivers
v0x5dd089b2dd90_0 .net "pc_f", 31 0, L_0x5dd089b4ee80;  alias, 1 drivers
v0x5dd089b2dea0_0 .net "pc_mux_res", 31 0, L_0x5dd089b4eb10;  1 drivers
v0x5dd089b2df90_0 .net "pc_plus4", 31 0, L_0x5dd089b4e9e0;  1 drivers
v0x5dd089b2e0a0_0 .net "pc_plus4_f", 31 0, L_0x5dd089b4ee10;  alias, 1 drivers
v0x5dd089b2e160_0 .net "pc_src_e", 0 0, L_0x5dd089b52b10;  alias, 1 drivers
v0x5dd089b2e200_0 .net "pc_target_e", 31 0, L_0x5dd089b527a0;  alias, 1 drivers
v0x5dd089b2e2a0_0 .net "rst", 0 0, v0x5dd089b3c0f0_0;  alias, 1 drivers
S_0x5dd089b2baf0 .scope module, "i_mem" "instr_mem" 16 58, 17 23 0, S_0x5dd089b2b6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x5dd089b24b10 .param/l "ADDRESS_WIDTH" 0 17 24, +C4<00000000000000000000000000100000>;
P_0x5dd089b24b50 .param/l "DATA_WIDTH" 0 17 25, +C4<00000000000000000000000000100000>;
P_0x5dd089b24b90 .param/l "INSTR_COUNT" 0 17 27, +C4<00000000000000000000000001001110>;
P_0x5dd089b24bd0 .param/l "MEM_SIZE" 0 17 26, +C4<00000000000000000000001000000000>;
L_0x5dd089b4e0b0 .functor BUFZ 32, L_0x5dd089b4ec40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dd089b2bf50_0 .net *"_ivl_0", 31 0, L_0x5dd089b4ec40;  1 drivers
v0x5dd089b2c050_0 .net *"_ivl_3", 29 0, L_0x5dd089b4ece0;  1 drivers
v0x5dd089b2c130_0 .net "instr", 31 0, L_0x5dd089b4e0b0;  alias, 1 drivers
v0x5dd089b2c230_0 .net "instr_addr", 31 0, v0x5dd089b2c990_0;  alias, 1 drivers
v0x5dd089b2c2f0 .array "instr_mem", 511 0, 31 0;
L_0x5dd089b4ec40 .array/port v0x5dd089b2c2f0, L_0x5dd089b4ece0;
L_0x5dd089b4ece0 .part v0x5dd089b2c990_0, 2, 30;
S_0x5dd089b2c460 .scope module, "pc_ff" "reset_ff" 16 37, 18 23 0, S_0x5dd089b2b6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x5dd089b2c640 .param/l "DATA_WIDTH" 0 18 24, +C4<00000000000000000000000000100000>;
v0x5dd089b2c7f0_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  alias, 1 drivers
v0x5dd089b2c8b0_0 .net "din", 31 0, L_0x5dd089b4eb10;  alias, 1 drivers
v0x5dd089b2c990_0 .var "dout", 31 0;
v0x5dd089b2ca90_0 .net "en", 0 0, L_0x5dd089b3c4e0;  alias, 1 drivers
v0x5dd089b2cb60_0 .net "rst", 0 0, v0x5dd089b3c0f0_0;  alias, 1 drivers
E_0x5dd089b2c790 .event posedge, v0x5dd089b237e0_0, v0x5dd089b1b140_0;
S_0x5dd089b2cd00 .scope module, "pc_mux" "mux2" 16 51, 7 23 0, S_0x5dd089b2b6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x5dd089b2cee0 .param/l "DATA_WIDTH" 0 7 24, +C4<00000000000000000000000000100000>;
v0x5dd089b2d020_0 .net "in1", 31 0, L_0x5dd089b4e9e0;  alias, 1 drivers
v0x5dd089b2d100_0 .net "in2", 31 0, L_0x5dd089b527a0;  alias, 1 drivers
v0x5dd089b2d210_0 .net "out", 31 0, L_0x5dd089b4eb10;  alias, 1 drivers
v0x5dd089b2d2e0_0 .net "sel", 0 0, L_0x5dd089b52b10;  alias, 1 drivers
L_0x5dd089b4eb10 .functor MUXZ 32, L_0x5dd089b4e9e0, L_0x5dd089b527a0, L_0x5dd089b52b10, C4<>;
S_0x5dd089b2d420 .scope module, "pc_plus4_adder" "adder" 16 45, 14 23 0, S_0x5dd089b2b6f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x5dd089b2d600 .param/l "OPERAND_WIDTH" 0 14 24, +C4<00000000000000000000000000100000>;
v0x5dd089b2d710_0 .net "a", 31 0, v0x5dd089b2c990_0;  alias, 1 drivers
L_0x7f44d18d0408 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5dd089b2d840_0 .net "b", 31 0, L_0x7f44d18d0408;  1 drivers
v0x5dd089b2d920_0 .net "res", 31 0, L_0x5dd089b4e9e0;  alias, 1 drivers
L_0x5dd089b4e9e0 .arith/sum 32, v0x5dd089b2c990_0, L_0x7f44d18d0408;
S_0x5dd089b2e490 .scope module, "hazard_unit" "hazard" 3 82, 19 1 0, S_0x5dd089a709b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs1_d";
    .port_info 1 /INPUT 5 "rs2_d";
    .port_info 2 /INPUT 5 "rs1_e";
    .port_info 3 /INPUT 5 "rs2_e";
    .port_info 4 /INPUT 5 "rd_e";
    .port_info 5 /INPUT 1 "pc_src_e";
    .port_info 6 /INPUT 1 "res_src_e_b0";
    .port_info 7 /INPUT 5 "rd_m";
    .port_info 8 /INPUT 1 "reg_write_m";
    .port_info 9 /INPUT 5 "rd_w";
    .port_info 10 /INPUT 1 "reg_write_w";
    .port_info 11 /OUTPUT 1 "stall_f";
    .port_info 12 /OUTPUT 1 "stall_d";
    .port_info 13 /OUTPUT 1 "flush_d";
    .port_info 14 /OUTPUT 1 "flush_e";
    .port_info 15 /OUTPUT 2 "forward_a_e";
    .port_info 16 /OUTPUT 2 "forward_b_e";
P_0x5dd089b2e620 .param/l "ADDRESS_WIDTH" 0 19 2, +C4<00000000000000000000000000100000>;
P_0x5dd089b2e660 .param/l "DATA_WIDTH" 0 19 3, +C4<00000000000000000000000000100000>;
L_0x5dd089b3c360 .functor OR 1, L_0x5dd089b3c190, L_0x5dd089b3c2c0, C4<0>, C4<0>;
L_0x5dd089b3c420 .functor AND 1, L_0x5dd089b4e940, L_0x5dd089b3c360, C4<1>, C4<1>;
L_0x5dd089b3c4e0 .functor BUFZ 1, L_0x5dd089b3c420, C4<0>, C4<0>, C4<0>;
L_0x5dd089b3c5a0 .functor BUFZ 1, L_0x5dd089b3c420, C4<0>, C4<0>, C4<0>;
L_0x5dd089b3c820 .functor AND 1, L_0x5dd089b3c660, v0x5dd089b24110_0, C4<1>, C4<1>;
L_0x5dd089b4cac0 .functor AND 1, L_0x5dd089b3c820, L_0x5dd089b4c9d0, C4<1>, C4<1>;
L_0x5dd089b4cd80 .functor AND 1, L_0x5dd089b4cc10, v0x5dd089b35590_0, C4<1>, C4<1>;
L_0x5dd089b4d100 .functor AND 1, L_0x5dd089b4cd80, L_0x5dd089b4cf70, C4<1>, C4<1>;
L_0x5dd089b4d700 .functor AND 1, L_0x5dd089b4d5d0, v0x5dd089b24110_0, C4<1>, C4<1>;
L_0x5dd089b4da50 .functor AND 1, L_0x5dd089b4d700, L_0x5dd089b4d960, C4<1>, C4<1>;
L_0x5dd089b4d810 .functor AND 1, L_0x5dd089b4dbc0, v0x5dd089b35590_0, C4<1>, C4<1>;
L_0x5dd089b4dfa0 .functor AND 1, L_0x5dd089b4d810, L_0x5dd089b4ddd0, C4<1>, C4<1>;
L_0x5dd089b4e490 .functor BUFZ 1, L_0x5dd089b52b10, C4<0>, C4<0>, C4<0>;
L_0x5dd089b4e550 .functor OR 1, L_0x5dd089b3c420, L_0x5dd089b52b10, C4<0>, C4<0>;
v0x5dd089b2e980_0 .net *"_ivl_0", 0 0, L_0x5dd089b3c190;  1 drivers
v0x5dd089b2ea60_0 .net *"_ivl_12", 0 0, L_0x5dd089b3c660;  1 drivers
v0x5dd089b2eb20_0 .net *"_ivl_14", 0 0, L_0x5dd089b3c820;  1 drivers
v0x5dd089b2ebe0_0 .net *"_ivl_16", 31 0, L_0x5dd089b3c920;  1 drivers
L_0x7f44d18d0018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b2ecc0_0 .net *"_ivl_19", 26 0, L_0x7f44d18d0018;  1 drivers
v0x5dd089b2edf0_0 .net *"_ivl_2", 0 0, L_0x5dd089b3c2c0;  1 drivers
L_0x7f44d18d0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b2eeb0_0 .net/2u *"_ivl_20", 31 0, L_0x7f44d18d0060;  1 drivers
v0x5dd089b2ef90_0 .net *"_ivl_22", 0 0, L_0x5dd089b4c9d0;  1 drivers
v0x5dd089b2f050_0 .net *"_ivl_24", 0 0, L_0x5dd089b4cac0;  1 drivers
L_0x7f44d18d00a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd089b2f1c0_0 .net/2u *"_ivl_26", 1 0, L_0x7f44d18d00a8;  1 drivers
v0x5dd089b2f2a0_0 .net *"_ivl_28", 0 0, L_0x5dd089b4cc10;  1 drivers
v0x5dd089b2f360_0 .net *"_ivl_30", 0 0, L_0x5dd089b4cd80;  1 drivers
v0x5dd089b2f440_0 .net *"_ivl_32", 31 0, L_0x5dd089b4ce80;  1 drivers
L_0x7f44d18d00f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b2f520_0 .net *"_ivl_35", 26 0, L_0x7f44d18d00f0;  1 drivers
L_0x7f44d18d0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b2f600_0 .net/2u *"_ivl_36", 31 0, L_0x7f44d18d0138;  1 drivers
v0x5dd089b2f6e0_0 .net *"_ivl_38", 0 0, L_0x5dd089b4cf70;  1 drivers
v0x5dd089b2f7a0_0 .net *"_ivl_4", 0 0, L_0x5dd089b3c360;  1 drivers
v0x5dd089b2f990_0 .net *"_ivl_40", 0 0, L_0x5dd089b4d100;  1 drivers
L_0x7f44d18d0180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5dd089b2fa70_0 .net/2u *"_ivl_42", 1 0, L_0x7f44d18d0180;  1 drivers
L_0x7f44d18d01c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd089b2fb50_0 .net/2u *"_ivl_44", 1 0, L_0x7f44d18d01c8;  1 drivers
v0x5dd089b2fc30_0 .net *"_ivl_46", 1 0, L_0x5dd089b4d260;  1 drivers
v0x5dd089b2fd10_0 .net *"_ivl_50", 0 0, L_0x5dd089b4d5d0;  1 drivers
v0x5dd089b2fdd0_0 .net *"_ivl_52", 0 0, L_0x5dd089b4d700;  1 drivers
v0x5dd089b2feb0_0 .net *"_ivl_54", 31 0, L_0x5dd089b4d770;  1 drivers
L_0x7f44d18d0210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b2ff90_0 .net *"_ivl_57", 26 0, L_0x7f44d18d0210;  1 drivers
L_0x7f44d18d0258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b30070_0 .net/2u *"_ivl_58", 31 0, L_0x7f44d18d0258;  1 drivers
v0x5dd089b30150_0 .net *"_ivl_60", 0 0, L_0x5dd089b4d960;  1 drivers
v0x5dd089b30210_0 .net *"_ivl_62", 0 0, L_0x5dd089b4da50;  1 drivers
L_0x7f44d18d02a0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5dd089b302f0_0 .net/2u *"_ivl_64", 1 0, L_0x7f44d18d02a0;  1 drivers
v0x5dd089b303d0_0 .net *"_ivl_66", 0 0, L_0x5dd089b4dbc0;  1 drivers
v0x5dd089b30490_0 .net *"_ivl_68", 0 0, L_0x5dd089b4d810;  1 drivers
v0x5dd089b30570_0 .net *"_ivl_70", 31 0, L_0x5dd089b4dce0;  1 drivers
L_0x7f44d18d02e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b30650_0 .net *"_ivl_73", 26 0, L_0x7f44d18d02e8;  1 drivers
L_0x7f44d18d0330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b30940_0 .net/2u *"_ivl_74", 31 0, L_0x7f44d18d0330;  1 drivers
v0x5dd089b30a20_0 .net *"_ivl_76", 0 0, L_0x5dd089b4ddd0;  1 drivers
v0x5dd089b30ae0_0 .net *"_ivl_78", 0 0, L_0x5dd089b4dfa0;  1 drivers
L_0x7f44d18d0378 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5dd089b30bc0_0 .net/2u *"_ivl_80", 1 0, L_0x7f44d18d0378;  1 drivers
L_0x7f44d18d03c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd089b30ca0_0 .net/2u *"_ivl_82", 1 0, L_0x7f44d18d03c0;  1 drivers
v0x5dd089b30d80_0 .net *"_ivl_84", 1 0, L_0x5dd089b4e120;  1 drivers
v0x5dd089b30e60_0 .net "flush_d", 0 0, L_0x5dd089b4e490;  alias, 1 drivers
v0x5dd089b30f20_0 .net "flush_e", 0 0, L_0x5dd089b4e550;  alias, 1 drivers
v0x5dd089b30fe0_0 .net "forward_a_e", 1 0, L_0x5dd089b4d3f0;  alias, 1 drivers
v0x5dd089b310a0_0 .net "forward_b_e", 1 0, L_0x5dd089b4e2b0;  alias, 1 drivers
v0x5dd089b311b0_0 .net "lw_stall", 0 0, L_0x5dd089b3c420;  1 drivers
v0x5dd089b31270_0 .net "pc_src_e", 0 0, L_0x5dd089b52b10;  alias, 1 drivers
v0x5dd089b31310_0 .net "rd_e", 4 0, v0x5dd089b1c1e0_0;  alias, 1 drivers
v0x5dd089b31420_0 .net "rd_m", 4 0, v0x5dd089b23f70_0;  alias, 1 drivers
v0x5dd089b314e0_0 .net "rd_w", 4 0, v0x5dd089b35210_0;  alias, 1 drivers
v0x5dd089b315a0_0 .net "reg_write_m", 0 0, v0x5dd089b24110_0;  alias, 1 drivers
v0x5dd089b31640_0 .net "reg_write_w", 0 0, v0x5dd089b35590_0;  alias, 1 drivers
v0x5dd089b316e0_0 .net "res_src_e_b0", 0 0, L_0x5dd089b4e940;  1 drivers
v0x5dd089b317a0_0 .net "rs1_d", 4 0, L_0x5dd089b4e720;  1 drivers
v0x5dd089b31880_0 .net "rs1_e", 4 0, v0x5dd089b1c8f0_0;  alias, 1 drivers
v0x5dd089b31990_0 .net "rs2_d", 4 0, L_0x5dd089b4e7c0;  1 drivers
v0x5dd089b31a70_0 .net "rs2_e", 4 0, v0x5dd089b1cab0_0;  alias, 1 drivers
v0x5dd089b31b80_0 .net "stall_d", 0 0, L_0x5dd089b3c5a0;  alias, 1 drivers
v0x5dd089b31c40_0 .net "stall_f", 0 0, L_0x5dd089b3c4e0;  alias, 1 drivers
L_0x5dd089b3c190 .cmp/eq 5, L_0x5dd089b4e720, v0x5dd089b1c1e0_0;
L_0x5dd089b3c2c0 .cmp/eq 5, L_0x5dd089b4e7c0, v0x5dd089b1c1e0_0;
L_0x5dd089b3c660 .cmp/eq 5, v0x5dd089b1c8f0_0, v0x5dd089b23f70_0;
L_0x5dd089b3c920 .concat [ 5 27 0 0], v0x5dd089b1c8f0_0, L_0x7f44d18d0018;
L_0x5dd089b4c9d0 .cmp/ne 32, L_0x5dd089b3c920, L_0x7f44d18d0060;
L_0x5dd089b4cc10 .cmp/eq 5, v0x5dd089b1c8f0_0, v0x5dd089b35210_0;
L_0x5dd089b4ce80 .concat [ 5 27 0 0], v0x5dd089b1c8f0_0, L_0x7f44d18d00f0;
L_0x5dd089b4cf70 .cmp/ne 32, L_0x5dd089b4ce80, L_0x7f44d18d0138;
L_0x5dd089b4d260 .functor MUXZ 2, L_0x7f44d18d01c8, L_0x7f44d18d0180, L_0x5dd089b4d100, C4<>;
L_0x5dd089b4d3f0 .functor MUXZ 2, L_0x5dd089b4d260, L_0x7f44d18d00a8, L_0x5dd089b4cac0, C4<>;
L_0x5dd089b4d5d0 .cmp/eq 5, v0x5dd089b1cab0_0, v0x5dd089b23f70_0;
L_0x5dd089b4d770 .concat [ 5 27 0 0], v0x5dd089b1cab0_0, L_0x7f44d18d0210;
L_0x5dd089b4d960 .cmp/ne 32, L_0x5dd089b4d770, L_0x7f44d18d0258;
L_0x5dd089b4dbc0 .cmp/eq 5, v0x5dd089b1cab0_0, v0x5dd089b35210_0;
L_0x5dd089b4dce0 .concat [ 5 27 0 0], v0x5dd089b1cab0_0, L_0x7f44d18d02e8;
L_0x5dd089b4ddd0 .cmp/ne 32, L_0x5dd089b4dce0, L_0x7f44d18d0330;
L_0x5dd089b4e120 .functor MUXZ 2, L_0x7f44d18d03c0, L_0x7f44d18d0378, L_0x5dd089b4dfa0, C4<>;
L_0x5dd089b4e2b0 .functor MUXZ 2, L_0x5dd089b4e120, L_0x7f44d18d02a0, L_0x5dd089b4da50, C4<>;
S_0x5dd089b31f00 .scope module, "memory_stage" "memory" 3 267, 20 1 0, S_0x5dd089a709b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_e";
    .port_info 2 /INPUT 2 "result_src_e";
    .port_info 3 /INPUT 1 "mem_write_e";
    .port_info 4 /INPUT 3 "funct3_e";
    .port_info 5 /INPUT 32 "alu_result_e";
    .port_info 6 /INPUT 32 "write_data_e";
    .port_info 7 /INPUT 5 "rd_e";
    .port_info 8 /INPUT 32 "pc_plus4_e";
    .port_info 9 /OUTPUT 1 "reg_write_m";
    .port_info 10 /OUTPUT 2 "result_src_m";
    .port_info 11 /OUTPUT 32 "alu_result_m";
    .port_info 12 /OUTPUT 32 "read_data_m";
    .port_info 13 /OUTPUT 5 "rd_m";
    .port_info 14 /OUTPUT 32 "pc_plus4_m";
P_0x5dd089b2e700 .param/l "ADDRESS_WIDTH" 0 20 2, +C4<00000000000000000000000000100000>;
P_0x5dd089b2e740 .param/l "DATA_WIDTH" 0 20 3, +C4<00000000000000000000000000100000>;
L_0x5dd089b535d0 .functor BUFZ 1, v0x5dd089b24110_0, C4<0>, C4<0>, C4<0>;
L_0x5dd089b53640 .functor BUFZ 2, v0x5dd089b242b0_0, C4<00>, C4<00>, C4<00>;
L_0x5dd089b536b0 .functor BUFZ 32, v0x5dd089b23660_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5dd089b53720 .functor BUFZ 5, v0x5dd089b23f70_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5dd089b53790 .functor BUFZ 32, v0x5dd089b23db0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dd089b33700_0 .net "alu_result_e", 31 0, v0x5dd089b23660_0;  alias, 1 drivers
v0x5dd089b337e0_0 .net "alu_result_m", 31 0, L_0x5dd089b536b0;  alias, 1 drivers
v0x5dd089b338a0_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  alias, 1 drivers
v0x5dd089b33940_0 .net "funct3_e", 14 12, v0x5dd089b23a70_0;  alias, 1 drivers
v0x5dd089b33a30_0 .net "mem_write_e", 0 0, v0x5dd089b23c10_0;  alias, 1 drivers
v0x5dd089b33b70_0 .net "pc_plus4_e", 31 0, v0x5dd089b23db0_0;  alias, 1 drivers
v0x5dd089b33c30_0 .net "pc_plus4_m", 31 0, L_0x5dd089b53790;  alias, 1 drivers
v0x5dd089b33cf0_0 .net "rd_e", 4 0, v0x5dd089b23f70_0;  alias, 1 drivers
v0x5dd089b33e00_0 .net "rd_m", 4 0, L_0x5dd089b53720;  alias, 1 drivers
v0x5dd089b33ee0_0 .net "read_data_m", 31 0, v0x5dd089b33290_0;  alias, 1 drivers
v0x5dd089b33fa0_0 .net "reg_write_e", 0 0, v0x5dd089b24110_0;  alias, 1 drivers
v0x5dd089b34040_0 .net "reg_write_m", 0 0, L_0x5dd089b535d0;  alias, 1 drivers
v0x5dd089b340e0_0 .net "result_src_e", 1 0, v0x5dd089b242b0_0;  alias, 1 drivers
v0x5dd089b341a0_0 .net "result_src_m", 1 0, L_0x5dd089b53640;  alias, 1 drivers
v0x5dd089b34260_0 .net "write_data_e", 31 0, v0x5dd089b24470_0;  alias, 1 drivers
S_0x5dd089b32400 .scope module, "dm" "data_memory" 20 22, 21 1 0, S_0x5dd089b31f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write_e";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data_mem_addr";
    .port_info 4 /INPUT 32 "write_data_e";
    .port_info 5 /OUTPUT 32 "read_data_m";
P_0x5dd089b32600 .param/l "ADDRESS_WIDTH" 0 21 2, +C4<00000000000000000000000000100000>;
P_0x5dd089b32640 .param/l "DATA_WIDTH" 0 21 3, +C4<00000000000000000000000000100000>;
P_0x5dd089b32680 .param/l "MEM_SIZE" 0 21 4, +C4<00000000000000000000000001000000>;
L_0x5dd089b53560 .functor BUFZ 32, L_0x5dd089b534c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5dd089b32950_0 .net *"_ivl_1", 29 0, L_0x5dd089b53040;  1 drivers
v0x5dd089b32a50_0 .net *"_ivl_10", 31 0, L_0x5dd089b534c0;  1 drivers
v0x5dd089b32b30_0 .net *"_ivl_2", 31 0, L_0x5dd089b53170;  1 drivers
L_0x7f44d18d0918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5dd089b32c20_0 .net *"_ivl_5", 1 0, L_0x7f44d18d0918;  1 drivers
L_0x7f44d18d0960 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x5dd089b32d00_0 .net/2u *"_ivl_6", 31 0, L_0x7f44d18d0960;  1 drivers
v0x5dd089b32e30_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  alias, 1 drivers
v0x5dd089b32ed0_0 .net "data_mem_addr", 31 0, v0x5dd089b23660_0;  alias, 1 drivers
v0x5dd089b32f90_0 .net "funct3", 14 12, v0x5dd089b23a70_0;  alias, 1 drivers
v0x5dd089b33060_0 .var/i "i", 31 0;
v0x5dd089b33120_0 .net "mem_write_e", 0 0, v0x5dd089b23c10_0;  alias, 1 drivers
v0x5dd089b331f0 .array "ram", 63 0, 31 0;
v0x5dd089b33290_0 .var "read_data_m", 31 0;
v0x5dd089b33370_0 .net "word", 31 0, L_0x5dd089b53560;  1 drivers
v0x5dd089b33450_0 .net "word_addr", 31 0, L_0x5dd089b53420;  1 drivers
v0x5dd089b33530_0 .net "write_data_e", 31 0, v0x5dd089b24470_0;  alias, 1 drivers
E_0x5dd089b328d0 .event edge, v0x5dd089b23a70_0, v0x5dd089b23660_0, v0x5dd089b33370_0;
L_0x5dd089b53040 .part v0x5dd089b23660_0, 2, 30;
L_0x5dd089b53170 .concat [ 30 2 0 0], L_0x5dd089b53040, L_0x7f44d18d0918;
L_0x5dd089b53420 .arith/mod 32, L_0x5dd089b53170, L_0x7f44d18d0960;
L_0x5dd089b534c0 .array/port v0x5dd089b331f0, L_0x5dd089b53420;
S_0x5dd089b345d0 .scope module, "mw" "pl_reg_mw" 3 287, 22 1 0, S_0x5dd089a709b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_m_i";
    .port_info 4 /INPUT 2 "result_src_m_i";
    .port_info 5 /INPUT 32 "alu_result_m_i";
    .port_info 6 /INPUT 32 "read_data_m_i";
    .port_info 7 /INPUT 5 "rd_m_i";
    .port_info 8 /INPUT 32 "pc_plus4_m_i";
    .port_info 9 /OUTPUT 1 "reg_write_m_o";
    .port_info 10 /OUTPUT 2 "result_src_m_o";
    .port_info 11 /OUTPUT 32 "alu_result_m_o";
    .port_info 12 /OUTPUT 32 "read_data_m_o";
    .port_info 13 /OUTPUT 5 "rd_m_o";
    .port_info 14 /OUTPUT 32 "pc_plus4_m_o";
P_0x5dd089b34840 .param/l "ADDRESS_WIDTH" 0 22 2, +C4<00000000000000000000000000100000>;
P_0x5dd089b34880 .param/l "DATA_WIDTH" 0 22 3, +C4<00000000000000000000000000100000>;
v0x5dd089b34b70_0 .net "alu_result_m_i", 31 0, L_0x5dd089b536b0;  alias, 1 drivers
v0x5dd089b34c50_0 .var "alu_result_m_o", 31 0;
v0x5dd089b34d30_0 .net "clk", 0 0, v0x5dd089b3bf10_0;  alias, 1 drivers
v0x5dd089b34dd0_0 .net "clr", 0 0, v0x5dd089b3c0f0_0;  alias, 1 drivers
L_0x7f44d18d09a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5dd089b34f00_0 .net "en", 0 0, L_0x7f44d18d09a8;  1 drivers
v0x5dd089b34fa0_0 .net "pc_plus4_m_i", 31 0, L_0x5dd089b53790;  alias, 1 drivers
v0x5dd089b35060_0 .var "pc_plus4_m_o", 31 0;
v0x5dd089b35120_0 .net "rd_m_i", 4 0, L_0x5dd089b53720;  alias, 1 drivers
v0x5dd089b35210_0 .var "rd_m_o", 4 0;
v0x5dd089b35370_0 .net "read_data_m_i", 31 0, v0x5dd089b33290_0;  alias, 1 drivers
v0x5dd089b35410_0 .var "read_data_m_o", 31 0;
v0x5dd089b354f0_0 .net "reg_write_m_i", 0 0, L_0x5dd089b535d0;  alias, 1 drivers
v0x5dd089b35590_0 .var "reg_write_m_o", 0 0;
v0x5dd089b35660_0 .net "result_src_m_i", 1 0, L_0x5dd089b53640;  alias, 1 drivers
v0x5dd089b35730_0 .var "result_src_m_o", 1 0;
S_0x5dd089b35a30 .scope module, "writeback_stage" "writeback" 3 308, 23 23 0, S_0x5dd089a709b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reg_write_m";
    .port_info 1 /INPUT 2 "result_src_m";
    .port_info 2 /INPUT 32 "alu_result_m";
    .port_info 3 /INPUT 32 "read_data_m";
    .port_info 4 /INPUT 5 "rd_m";
    .port_info 5 /INPUT 32 "pc_plus4_m";
    .port_info 6 /OUTPUT 32 "result_w";
    .port_info 7 /OUTPUT 1 "reg_write_w";
    .port_info 8 /OUTPUT 5 "rd_w";
P_0x5dd089b35bc0 .param/l "ADDRESS_WIDTH" 0 23 24, +C4<00000000000000000000000000100000>;
P_0x5dd089b35c00 .param/l "DATA_WIDTH" 0 23 25, +C4<00000000000000000000000000100000>;
L_0x5dd089b53800 .functor BUFZ 5, v0x5dd089b35210_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5dd089b53900 .functor BUFZ 1, v0x5dd089b35590_0, C4<0>, C4<0>, C4<0>;
v0x5dd089b36730_0 .net "alu_result_m", 31 0, v0x5dd089b34c50_0;  alias, 1 drivers
v0x5dd089b36860_0 .net "pc_plus4_m", 31 0, v0x5dd089b35060_0;  alias, 1 drivers
v0x5dd089b36970_0 .net "rd_m", 4 0, v0x5dd089b35210_0;  alias, 1 drivers
v0x5dd089b36a60_0 .net "rd_w", 4 0, L_0x5dd089b53800;  alias, 1 drivers
v0x5dd089b36b70_0 .net "read_data_m", 31 0, v0x5dd089b35410_0;  alias, 1 drivers
v0x5dd089b36cd0_0 .net "reg_write_m", 0 0, v0x5dd089b35590_0;  alias, 1 drivers
v0x5dd089b36dc0_0 .net "reg_write_w", 0 0, L_0x5dd089b53900;  alias, 1 drivers
v0x5dd089b36eb0_0 .net "result_src_m", 1 0, v0x5dd089b35730_0;  alias, 1 drivers
v0x5dd089b36fc0_0 .net "result_w", 31 0, v0x5dd089b364f0_0;  alias, 1 drivers
S_0x5dd089b35ec0 .scope module, "result_mux" "mux3" 23 39, 12 23 0, S_0x5dd089b35a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x5dd089b360c0 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x5dd089b36210_0 .net "in1", 31 0, v0x5dd089b34c50_0;  alias, 1 drivers
v0x5dd089b36320_0 .net "in2", 31 0, v0x5dd089b35410_0;  alias, 1 drivers
v0x5dd089b363f0_0 .net "in3", 31 0, v0x5dd089b35060_0;  alias, 1 drivers
v0x5dd089b364f0_0 .var "out", 31 0;
v0x5dd089b36590_0 .net "sel", 1 0, v0x5dd089b35730_0;  alias, 1 drivers
E_0x5dd089b327f0 .event edge, v0x5dd089b35730_0, v0x5dd089b34c50_0, v0x5dd089b35410_0, v0x5dd089b35060_0;
    .scope S_0x5dd089b2c460;
T_0 ;
    %wait E_0x5dd089b2c790;
    %load/vec4 v0x5dd089b2cb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b2c990_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5dd089b2ca90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5dd089b2c8b0_0;
    %assign/vec4 v0x5dd089b2c990_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5dd089b2baf0;
T_1 ;
    %vpi_call 17 36 "$readmemh", "./src/pl_stages/fetch/code.hex", v0x5dd089b2c2f0, 32'sb00000000000000000000000000000000, P_0x5dd089b24b90 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5dd089b2a960;
T_2 ;
    %wait E_0x5dd089a1f2b0;
    %load/vec4 v0x5dd089b2aee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b2b2c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b2b470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b2b140_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5dd089b2afd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5dd089b2b200_0;
    %assign/vec4 v0x5dd089b2b2c0_0, 0;
    %load/vec4 v0x5dd089b2b3b0_0;
    %assign/vec4 v0x5dd089b2b470_0, 0;
    %load/vec4 v0x5dd089b2b0a0_0;
    %assign/vec4 v0x5dd089b2b140_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5dd089b113a0;
T_3 ;
    %wait E_0x5dd0899d9e30;
    %load/vec4 v0x5dd089b1df00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 119, 0, 7;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.0 ;
    %pushi/vec4 2576, 0, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.1 ;
    %pushi/vec4 2064, 0, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.2 ;
    %pushi/vec4 2100, 0, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.3 ;
    %pushi/vec4 785, 0, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.4 ;
    %pushi/vec4 2055, 7, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 2068, 0, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 66, 0, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 3208, 0, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 3203, 0, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 2064, 0, 12;
    %store/vec4 v0x5dd089b1d9a0_0, 0, 12;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5dd089b113a0;
T_4 ;
    %wait E_0x5dd089a1f7b0;
    %load/vec4 v0x5dd089b1df00_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 19, 32, 7;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 119, 0, 7;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.10;
T_4.3 ;
    %load/vec4 v0x5dd089b1da40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %jmp T_4.19;
T_4.11 ;
    %load/vec4 v0x5dd089b1dbc0_0;
    %load/vec4 v0x5dd089b1df00_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.19;
T_4.12 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.19;
T_4.13 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.19;
T_4.14 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.19;
T_4.15 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.19;
T_4.16 ;
    %load/vec4 v0x5dd089b1dbc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 7, 0, 6;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 6, 0, 6;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.19;
T_4.17 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.19;
T_4.19 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x5dd089b1da40_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/z;
    %jmp/1 T_4.24, 4;
    %dup/vec4;
    %pushi/vec4 4, 1, 3;
    %cmp/z;
    %jmp/1 T_4.25, 4;
    %dup/vec4;
    %pushi/vec4 6, 1, 3;
    %cmp/z;
    %jmp/1 T_4.26, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.28;
T_4.24 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.28;
T_4.25 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.28;
T_4.26 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.28;
T_4.28 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 31, 31, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 31, 31, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x5dd089b1dae0_0;
    %parti/s 4, 3, 3;
    %load/vec4 v0x5dd089b1da40_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 32, 1, 7;
    %cmp/z;
    %jmp/1 T_4.29, 4;
    %dup/vec4;
    %pushi/vec4 122, 1, 7;
    %cmp/z;
    %jmp/1 T_4.30, 4;
    %dup/vec4;
    %pushi/vec4 36, 1, 7;
    %cmp/z;
    %jmp/1 T_4.31, 4;
    %dup/vec4;
    %pushi/vec4 40, 16, 7;
    %cmp/z;
    %jmp/1 T_4.32, 4;
    %dup/vec4;
    %pushi/vec4 41, 16, 7;
    %cmp/z;
    %jmp/1 T_4.33, 4;
    %dup/vec4;
    %pushi/vec4 42, 16, 7;
    %cmp/z;
    %jmp/1 T_4.34, 4;
    %dup/vec4;
    %pushi/vec4 44, 16, 7;
    %cmp/z;
    %jmp/1 T_4.35, 4;
    %dup/vec4;
    %pushi/vec4 45, 16, 7;
    %cmp/z;
    %jmp/1 T_4.36, 4;
    %dup/vec4;
    %pushi/vec4 46, 16, 7;
    %cmp/z;
    %jmp/1 T_4.37, 4;
    %dup/vec4;
    %pushi/vec4 80, 8, 7;
    %cmp/z;
    %jmp/1 T_4.38, 4;
    %dup/vec4;
    %pushi/vec4 84, 8, 7;
    %cmp/z;
    %jmp/1 T_4.39, 4;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.29 ;
    %pushi/vec4 16, 0, 6;
    %load/vec4 v0x5dd089b1da40_0;
    %parti/s 1, 0, 2;
    %pad/u 6;
    %or;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.30 ;
    %pushi/vec4 18, 0, 6;
    %load/vec4 v0x5dd089b1da40_0;
    %parti/s 1, 0, 2;
    %pad/u 6;
    %or;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.31 ;
    %pushi/vec4 20, 0, 6;
    %load/vec4 v0x5dd089b1da40_0;
    %parti/s 1, 0, 2;
    %pad/u 6;
    %or;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.32 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.33 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.34 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.35 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.36 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.37 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.38 ;
    %pushi/vec4 28, 0, 6;
    %load/vec4 v0x5dd089b1dae0_0;
    %parti/s 1, 4, 4;
    %pad/u 6;
    %or;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.39 ;
    %pushi/vec4 30, 0, 6;
    %load/vec4 v0x5dd089b1dae0_0;
    %parti/s 1, 4, 4;
    %pad/u 6;
    %or;
    %store/vec4 v0x5dd089b1d6f0_0, 0, 6;
    %jmp T_4.41;
T_4.41 ;
    %pop/vec4 1;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5dd089a6dc70;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd089b1fe30_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5dd089b1fe30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5dd089b1fe30_0;
    %store/vec4a v0x5dd089b200b0, 4, 0;
    %load/vec4 v0x5dd089b1fe30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd089b1fe30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x5dd089a6dc70;
T_6 ;
    %wait E_0x5dd089a1f2b0;
    %load/vec4 v0x5dd089b20230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5dd089b20150_0;
    %load/vec4 v0x5dd089b1fcb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd089b200b0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5dd089a6d030;
T_7 ;
    %wait E_0x5dd089b15d80;
    %load/vec4 v0x5dd089b1e830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd089b1e940_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b1e940_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b1e940_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5dd089b1e940_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5dd089b1e940_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5dd089b1ea10_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5dd089b1e940_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5dd089b0a000;
T_8 ;
    %wait E_0x5dd089a1f2b0;
    %load/vec4 v0x5dd089b1b200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd089b1c380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dd089b1c730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd089b1b940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd089b1b7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd089b1b080_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd089add2b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd089b1b460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd089b1ae70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd089aea760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd089b12d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b1be60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b1c020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b1bae0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd089b1c8f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd089b1cab0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd089b1c1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b1b620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b1bca0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5dd089b1b2c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5dd089b1c2c0_0;
    %assign/vec4 v0x5dd089b1c380_0, 0;
    %load/vec4 v0x5dd089b1c650_0;
    %assign/vec4 v0x5dd089b1c730_0, 0;
    %load/vec4 v0x5dd089b1b880_0;
    %assign/vec4 v0x5dd089b1b940_0, 0;
    %load/vec4 v0x5dd089b1b700_0;
    %assign/vec4 v0x5dd089b1b7c0_0, 0;
    %load/vec4 v0x5dd089b1b700_0;
    %assign/vec4 v0x5dd089b1b080_0, 0;
    %load/vec4 v0x5dd089b10840_0;
    %assign/vec4 v0x5dd089add2b0_0, 0;
    %load/vec4 v0x5dd089b1b380_0;
    %assign/vec4 v0x5dd089b1b460_0, 0;
    %load/vec4 v0x5dd0899fcdf0_0;
    %assign/vec4 v0x5dd089b1ae70_0, 0;
    %load/vec4 v0x5dd089b08300_0;
    %assign/vec4 v0x5dd089aea760_0, 0;
    %load/vec4 v0x5dd089aa2c80_0;
    %assign/vec4 v0x5dd089b12d40_0, 0;
    %load/vec4 v0x5dd089b1bd80_0;
    %assign/vec4 v0x5dd089b1be60_0, 0;
    %load/vec4 v0x5dd089b1bf40_0;
    %assign/vec4 v0x5dd089b1c020_0, 0;
    %load/vec4 v0x5dd089b1ba00_0;
    %assign/vec4 v0x5dd089b1bae0_0, 0;
    %load/vec4 v0x5dd089b1c810_0;
    %assign/vec4 v0x5dd089b1c8f0_0, 0;
    %load/vec4 v0x5dd089b1c9d0_0;
    %assign/vec4 v0x5dd089b1cab0_0, 0;
    %load/vec4 v0x5dd089b1c100_0;
    %assign/vec4 v0x5dd089b1c1e0_0, 0;
    %load/vec4 v0x5dd089b1b540_0;
    %assign/vec4 v0x5dd089b1b620_0, 0;
    %load/vec4 v0x5dd089b1bbc0_0;
    %assign/vec4 v0x5dd089b1bca0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5dd089b24f30;
T_9 ;
    %wait E_0x5dd089b15fd0;
    %load/vec4 v0x5dd089b25580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd089b254a0_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x5dd089b234e0_0;
    %store/vec4 v0x5dd089b254a0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x5dd089b252c0_0;
    %store/vec4 v0x5dd089b254a0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x5dd089b25380_0;
    %store/vec4 v0x5dd089b254a0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5dd089b25de0;
T_10 ;
    %wait E_0x5dd089b16010;
    %load/vec4 v0x5dd089b26460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd089b263a0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x5dd089b260f0_0;
    %store/vec4 v0x5dd089b263a0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x5dd089b26200_0;
    %store/vec4 v0x5dd089b263a0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x5dd089b262d0_0;
    %store/vec4 v0x5dd089b263a0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5dd089b26cf0;
T_11 ;
    %wait E_0x5dd089b27040;
    %load/vec4 v0x5dd089b271e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_11.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_11.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_11.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_11.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_11.22, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_11.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_11.24, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_11.25, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_11.26, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_11.27, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_11.28, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 5;
    %cmp/u;
    %jmp/1 T_11.29, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.0 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %add;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.1 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %sub;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.2 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.3 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.32, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.33, 8;
T_11.32 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.33, 8;
 ; End of false expr.
    %blend;
T_11.33;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.4 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.34, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.35, 8;
T_11.34 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.35, 8;
 ; End of false expr.
    %blend;
T_11.35;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.5 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %xor;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.6 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.7 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.8 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %or;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.9 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %and;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.10 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5dd089b273b0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.37, 8;
T_11.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.37, 8;
 ; End of false expr.
    %blend;
T_11.37;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.11 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x5dd089b273b0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.38, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.39, 8;
T_11.38 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.39, 8;
 ; End of false expr.
    %blend;
T_11.39;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.12 ;
    %load/vec4 v0x5dd089b270d0_0;
    %load/vec4 v0x5dd089b272b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x5dd089b273b0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.40, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.41, 8;
T_11.40 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.41, 8;
 ; End of false expr.
    %blend;
T_11.41;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.13 ;
    %load/vec4 v0x5dd089b272b0_0;
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.14 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 16, 0, 2;
    %add;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.15 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 16, 0, 2;
    %sub;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.16 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 16, 0, 2;
    %sub;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.17 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 16, 0, 2;
    %add;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.18 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 8, 0, 2;
    %add;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.19 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 8, 0, 2;
    %sub;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.23 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.24 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.25 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.26 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 16, 0, 2;
    %add;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.27 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 16, 0, 2;
    %mul;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.28 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 8, 0, 2;
    %mul;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.29 ;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x5dd089b270d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5dd089b272b0_0;
    %parti/s 8, 0, 2;
    %mul;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b27450_0, 0, 32;
    %jmp T_11.31;
T_11.31 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5dd089a701b0;
T_12 ;
    %wait E_0x5dd089a1f2b0;
    %load/vec4 v0x5dd089b237e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd089b24110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd089b23c10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dd089b242b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5dd089b23a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b23660_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b24470_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd089b23f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b23db0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5dd089b23880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5dd089b24050_0;
    %assign/vec4 v0x5dd089b24110_0, 0;
    %load/vec4 v0x5dd089b23b50_0;
    %assign/vec4 v0x5dd089b23c10_0, 0;
    %load/vec4 v0x5dd089b241d0_0;
    %assign/vec4 v0x5dd089b242b0_0, 0;
    %load/vec4 v0x5dd089b23990_0;
    %assign/vec4 v0x5dd089b23a70_0, 0;
    %load/vec4 v0x5dd089b23580_0;
    %assign/vec4 v0x5dd089b23660_0, 0;
    %load/vec4 v0x5dd089b24390_0;
    %assign/vec4 v0x5dd089b24470_0, 0;
    %load/vec4 v0x5dd089b23e90_0;
    %assign/vec4 v0x5dd089b23f70_0, 0;
    %load/vec4 v0x5dd089b23cd0_0;
    %assign/vec4 v0x5dd089b23db0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5dd089b32400;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd089b33060_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5dd089b33060_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5dd089b33060_0;
    %store/vec4a v0x5dd089b331f0, 4, 0;
    %load/vec4 v0x5dd089b33060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5dd089b33060_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x5dd089b32400;
T_14 ;
    %wait E_0x5dd089b328d0;
    %load/vec4 v0x5dd089b32f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x5dd089b32ed0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x5dd089b32ed0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %jmp T_14.15;
T_14.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.15;
T_14.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.15;
T_14.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x5dd089b32ed0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.16, 8;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.17, 8;
T_14.16 ; End of true expr.
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.17, 8;
 ; End of false expr.
    %blend;
T_14.17;
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x5dd089b32ed0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.18, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.19, 8;
T_14.18 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5dd089b33370_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.19, 8;
 ; End of false expr.
    %blend;
T_14.19;
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x5dd089b33370_0;
    %store/vec4 v0x5dd089b33290_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5dd089b32400;
T_15 ;
    %wait E_0x5dd089a1f2b0;
    %load/vec4 v0x5dd089b33120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5dd089b32f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x5dd089b32ed0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v0x5dd089b33530_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5dd089b33450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd089b331f0, 0, 4;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0x5dd089b33530_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5dd089b33450_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd089b331f0, 4, 5;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v0x5dd089b33530_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5dd089b33450_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd089b331f0, 4, 5;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0x5dd089b33530_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x5dd089b33450_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd089b331f0, 4, 5;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x5dd089b32ed0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %load/vec4 v0x5dd089b33530_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5dd089b33450_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd089b331f0, 4, 5;
    %jmp T_15.12;
T_15.11 ;
    %load/vec4 v0x5dd089b33530_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x5dd089b33450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd089b331f0, 0, 4;
T_15.12 ;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5dd089b33530_0;
    %ix/getv 3, v0x5dd089b33450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5dd089b331f0, 0, 4;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5dd089b345d0;
T_16 ;
    %wait E_0x5dd089a1f2b0;
    %load/vec4 v0x5dd089b34dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5dd089b35590_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5dd089b35730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b34c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b35410_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5dd089b35210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5dd089b35060_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5dd089b34f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5dd089b354f0_0;
    %assign/vec4 v0x5dd089b35590_0, 0;
    %load/vec4 v0x5dd089b35660_0;
    %assign/vec4 v0x5dd089b35730_0, 0;
    %load/vec4 v0x5dd089b34b70_0;
    %assign/vec4 v0x5dd089b34c50_0, 0;
    %load/vec4 v0x5dd089b35370_0;
    %assign/vec4 v0x5dd089b35410_0, 0;
    %load/vec4 v0x5dd089b35120_0;
    %assign/vec4 v0x5dd089b35210_0, 0;
    %load/vec4 v0x5dd089b34fa0_0;
    %assign/vec4 v0x5dd089b35060_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5dd089b35ec0;
T_17 ;
    %wait E_0x5dd089b327f0;
    %load/vec4 v0x5dd089b36590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5dd089b364f0_0, 0, 32;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x5dd089b36210_0;
    %store/vec4 v0x5dd089b364f0_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x5dd089b36320_0;
    %store/vec4 v0x5dd089b364f0_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x5dd089b363f0_0;
    %store/vec4 v0x5dd089b364f0_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5dd089b15a00;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd089b3bf10_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5dd089b15a00;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v0x5dd089b3bf10_0;
    %inv;
    %store/vec4 v0x5dd089b3bf10_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5dd089b15a00;
T_20 ;
    %vpi_call 2 27 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5dd089b15a00 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5dd089b3c0f0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5dd089b3c0f0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./test/top/cpu_tb.v";
    "./src/top/cpu.v";
    "./src/pl_regs/pl_reg_de.v";
    "./src/pl_stages/decode/decode.v";
    "./src/pl_stages/decode/control_unit.v";
    "./src/utils/mux2.v";
    "./src/pl_stages/decode/imm_ext.v";
    "./src/pl_stages/decode/reg_file.v";
    "./src/pl_regs/pl_reg_em.v";
    "./src/pl_stages/execute/execute.v";
    "./src/utils/mux3.v";
    "./src/pl_stages/execute/alu.v";
    "./src/utils/adder.v";
    "./src/pl_regs/pl_reg_fd.v";
    "./src/pl_stages/fetch/fetch.v";
    "./src/pl_stages/fetch/instr_mem.v";
    "./src/utils/reset_ff.v";
    "./src/pl_stages/hazard/hazard.v";
    "./src/pl_stages/memory/memory.v";
    "./src/pl_stages/memory/data_memory.v";
    "./src/pl_regs/pl_reg_mw.v";
    "./src/pl_stages/writeback/writeback.v";
