// Seed: 3356879001
module module_0 (
    input tri0 id_0,
    input wire id_1
    , id_5,
    input wire id_2,
    input wor  id_3
);
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
    , id_8,
    input supply1 id_2
    , id_9,
    output supply0 id_3,
    input wand id_4,
    input wor id_5,
    input wire id_6
);
  supply1 id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_11;
  xor primCall (id_3, id_10, id_8);
  assign id_10 = 1;
endmodule
module module_2 #(
    parameter id_0 = 32'd40
) (
    input tri0 _id_0,
    input uwire id_1,
    input tri0 id_2,
    input wand id_3
    , id_12,
    output supply0 id_4,
    output wor id_5,
    output wor id_6,
    input tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    input wire id_10
);
  logic [7:0] id_13;
  assign id_9 = -1;
  assign id_13[-1] = 1;
  wire [id_0 : 1] id_14;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_8,
      id_3
  );
  wire [1 : 1] id_15;
  wire [1 : 1] id_16;
  logic id_17;
endmodule
