

================================================================
== Vivado HLS Report for 'conv_16_32_10_s'
================================================================
* Date:           Sun Nov  3 11:23:02 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.760 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   938593|   938593| 9.386 ms | 9.386 ms |  938593|  938593|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |   938592|   938592|     29331|          -|          -|    32|    no    |
        | + Loop 1.1                  |    29328|    29328|      3666|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1              |     3664|     3664|       458|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1          |      456|      456|       152|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1      |      150|      150|        50|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |       48|       48|         3|          -|          -|    16|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 7 
9 --> 10 
10 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %.loopexit" [./layer.h:61]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%n_0 = phi i6 [ 0, %0 ], [ %n, %.loopexit.loopexit ]"   --->   Operation 12 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.42ns)   --->   "%icmp_ln61 = icmp eq i6 %n_0, -32" [./layer.h:61]   --->   Operation 13 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%n = add i6 %n_0, 1" [./layer.h:61]   --->   Operation 15 'add' 'n' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %2, label %.preheader92.preheader" [./layer.h:61]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i6 %n_0 to i64" [./layer.h:68]   --->   Operation 17 'zext' 'zext_ln68' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%threshold_conv2_V_ad = getelementptr [32 x i5]* @threshold_conv2_V, i64 0, i64 %zext_ln68" [./layer.h:73]   --->   Operation 18 'getelementptr' 'threshold_conv2_V_ad' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%threshold_conv2_V_lo = load i5* %threshold_conv2_V_ad, align 1" [./layer.h:73]   --->   Operation 19 'load' 'threshold_conv2_V_lo' <Predicate = (!icmp_ln61)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 4608> <ROM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [./layer.h:77]   --->   Operation 20 'ret' <Predicate = (icmp_ln61)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i6 %n_0 to i11" [./layer.h:73]   --->   Operation 21 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %n_0, i3 0)" [./layer.h:73]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln895 = zext i9 %tmp to i10" [./layer.h:73]   --->   Operation 23 'zext' 'zext_ln895' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%threshold_conv2_V_lo = load i5* %threshold_conv2_V_ad, align 1" [./layer.h:73]   --->   Operation 24 'load' 'threshold_conv2_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 4608> <ROM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i5 %threshold_conv2_V_lo to i16" [./layer.h:62]   --->   Operation 25 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.76ns)   --->   "br label %.preheader92" [./layer.h:62]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %.preheader92.preheader ], [ %x, %.preheader92.loopexit ]"   --->   Operation 27 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (1.30ns)   --->   "%icmp_ln62 = icmp eq i4 %x_0, -8" [./layer.h:62]   --->   Operation 28 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 29 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [./layer.h:62]   --->   Operation 30 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %.loopexit.loopexit, label %.preheader91.preheader" [./layer.h:62]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %x_0 to i13" [./layer.h:63]   --->   Operation 32 'zext' 'zext_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader91" [./layer.h:63]   --->   Operation 33 'br' <Predicate = (!icmp_ln62)> <Delay = 1.76>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%y_0 = phi i4 [ %y, %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit ], [ 0, %.preheader91.preheader ]"   --->   Operation 35 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln63 = icmp eq i4 %y_0, -8" [./layer.h:63]   --->   Operation 36 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 37 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.73ns)   --->   "%y = add i4 %y_0, 1" [./layer.h:63]   --->   Operation 38 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader92.loopexit, label %.preheader90.preheader" [./layer.h:63]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader90" [./layer.h:65]   --->   Operation 40 'br' <Predicate = (!icmp_ln63)> <Delay = 1.76>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader92"   --->   Operation 41 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.76>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%p_014_0 = phi i16 [ %p_014_1, %.preheader90.loopexit ], [ 0, %.preheader90.preheader ]" [./layer.h:68]   --->   Operation 42 'phi' 'p_014_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ %c, %.preheader90.loopexit ], [ 0, %.preheader90.preheader ]"   --->   Operation 43 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i2 %c_0 to i4" [./layer.h:65]   --->   Operation 44 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.95ns)   --->   "%icmp_ln65 = icmp eq i2 %c_0, -1" [./layer.h:65]   --->   Operation 45 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 46 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.56ns)   --->   "%c = add i2 %c_0, 1" [./layer.h:65]   --->   Operation 47 'add' 'c' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %_ZlsILi16ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit, label %.preheader89.preheader" [./layer.h:65]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (1.73ns)   --->   "%add_ln68 = add i4 %zext_ln65, %x_0" [./layer.h:68]   --->   Operation 49 'add' 'add_ln68' <Predicate = (!icmp_ln65)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i4 %add_ln68 to i12" [./layer.h:68]   --->   Operation 50 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln66_1 = zext i2 %c_0 to i14" [./layer.h:66]   --->   Operation 51 'zext' 'zext_ln66_1' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader89" [./layer.h:66]   --->   Operation 52 'br' <Predicate = (!icmp_ln65)> <Delay = 1.76>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node accum_V)   --->   "%shl_ln1503 = shl i16 %p_014_0, 1" [./layer.h:72]   --->   Operation 53 'shl' 'shl_ln1503' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (2.07ns) (out node of the LUT)   --->   "%accum_V = add i16 -144, %shl_ln1503" [./layer.h:72]   --->   Operation 54 'add' 'accum_V' <Predicate = (icmp_ln65)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (2.42ns)   --->   "%icmp_ln895 = icmp sgt i16 %accum_V, %sext_ln62" [./layer.h:73]   --->   Operation 55 'icmp' 'icmp_ln895' <Predicate = (icmp_ln65)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i4 %y_0 to i10" [./layer.h:73]   --->   Operation 56 'zext' 'zext_ln73_1' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.82ns)   --->   "%add_ln73 = add i10 %zext_ln895, %zext_ln73_1" [./layer.h:73]   --->   Operation 57 'add' 'add_ln73' <Predicate = (icmp_ln65)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_25_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln73, i3 0)" [./layer.h:73]   --->   Operation 58 'bitconcatenate' 'tmp_25_cast' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.67ns)   --->   "%add_ln73_1 = add i13 %tmp_25_cast, %zext_ln63" [./layer.h:73]   --->   Operation 59 'add' 'add_ln73_1' <Predicate = (icmp_ln65)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln73_2 = zext i13 %add_ln73_1 to i64" [./layer.h:73]   --->   Operation 60 'zext' 'zext_ln73_2' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [2048 x i1]* %output_r, i64 0, i64 %zext_ln73_2" [./layer.h:73]   --->   Operation 61 'getelementptr' 'output_addr' <Predicate = (icmp_ln65)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (3.25ns)   --->   "store i1 %icmp_ln895, i1* %output_addr, align 1" [./layer.h:73]   --->   Operation 62 'store' <Predicate = (icmp_ln65)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader91" [./layer.h:63]   --->   Operation 63 'br' <Predicate = (icmp_ln65)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%p_014_1 = phi i16 [ %p_014_0, %.preheader89.preheader ], [ %p_014_2, %.preheader89.loopexit ]" [./layer.h:68]   --->   Operation 64 'phi' 'p_014_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %.preheader89.preheader ], [ %r, %.preheader89.loopexit ]"   --->   Operation 65 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i2 %r_0 to i4" [./layer.h:66]   --->   Operation 66 'zext' 'zext_ln66' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.95ns)   --->   "%icmp_ln66 = icmp eq i2 %r_0, -1" [./layer.h:66]   --->   Operation 67 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 68 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.56ns)   --->   "%r = add i2 %r_0, 1" [./layer.h:66]   --->   Operation 69 'add' 'r' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln66, label %.preheader90.loopexit, label %.preheader.preheader" [./layer.h:66]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (1.73ns)   --->   "%add_ln68_1 = add i4 %zext_ln66, %y_0" [./layer.h:68]   --->   Operation 71 'add' 'add_ln68_1' <Predicate = (!icmp_ln66)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i4 %add_ln68_1 to i9" [./layer.h:68]   --->   Operation 72 'zext' 'zext_ln68_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i2 %r_0 to i64" [./layer.h:68]   --->   Operation 73 'zext' 'zext_ln68_3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:67]   --->   Operation 74 'br' <Predicate = (!icmp_ln66)> <Delay = 1.76>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader90"   --->   Operation 75 'br' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.48>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%p_014_2 = phi i16 [ %accum_V_1, %1 ], [ %p_014_1, %.preheader.preheader ]"   --->   Operation 76 'phi' 'p_014_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ %m, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 77 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (1.36ns)   --->   "%icmp_ln67 = icmp eq i5 %m_0, -16" [./layer.h:67]   --->   Operation 78 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 79 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (1.78ns)   --->   "%m = add i5 %m_0, 1" [./layer.h:67]   --->   Operation 80 'add' 'm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %.preheader89.loopexit, label %1" [./layer.h:67]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %m_0, i5 0)" [./layer.h:68]   --->   Operation 82 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i10 %tmp_s to i11" [./layer.h:68]   --->   Operation 83 'zext' 'zext_ln68_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln68_2 = add i11 %zext_ln68_4, %zext_ln73" [./layer.h:68]   --->   Operation 84 'add' 'add_ln68_2' <Predicate = (!icmp_ln67)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i11 %add_ln68_2 to i64" [./layer.h:68]   --->   Operation 85 'zext' 'zext_ln68_5' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %add_ln68_2, i2 0)" [./layer.h:68]   --->   Operation 86 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln68_6 = zext i13 %tmp_3 to i64" [./layer.h:68]   --->   Operation 87 'zext' 'zext_ln68_6' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln68 = sub i64 %zext_ln68_6, %zext_ln68_5" [./layer.h:68]   --->   Operation 88 'sub' 'sub_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 89 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln68_3 = add i64 %sub_ln68, %zext_ln68_3" [./layer.h:68]   --->   Operation 89 'add' 'add_ln68_3' <Predicate = (!icmp_ln67)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i64 %add_ln68_3 to i14" [./layer.h:68]   --->   Operation 90 'trunc' 'trunc_ln68' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln68_1 = trunc i64 %add_ln68_3 to i12" [./layer.h:68]   --->   Operation 91 'trunc' 'trunc_ln68_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %m_0, i3 0)" [./layer.h:68]   --->   Operation 92 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln68_8 = zext i8 %tmp_1 to i9" [./layer.h:68]   --->   Operation 93 'zext' 'zext_ln68_8' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %m_0, i1 false)" [./layer.h:68]   --->   Operation 94 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln68_9 = zext i6 %tmp_2 to i9" [./layer.h:68]   --->   Operation 95 'zext' 'zext_ln68_9' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_5 = add i9 %zext_ln68_9, %zext_ln68_8" [./layer.h:68]   --->   Operation 96 'add' 'add_ln68_5' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 97 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln68_6 = add i9 %add_ln68_5, %zext_ln68_2" [./layer.h:68]   --->   Operation 97 'add' 'add_ln68_6' <Predicate = (!icmp_ln67)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln68_6, i3 0)" [./layer.h:68]   --->   Operation 98 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln68_6, i1 false)" [./layer.h:68]   --->   Operation 99 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln68_10 = zext i10 %tmp_4 to i12" [./layer.h:68]   --->   Operation 100 'zext' 'zext_ln68_10' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln68_7 = add i12 %zext_ln68_10, %p_shl_cast" [./layer.h:68]   --->   Operation 101 'add' 'add_ln68_7' <Predicate = (!icmp_ln67)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln68_8 = add i12 %add_ln68_7, %zext_ln68_1" [./layer.h:68]   --->   Operation 102 'add' 'add_ln68_8' <Predicate = (!icmp_ln67)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader89"   --->   Operation 103 'br' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.09>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %trunc_ln68_1, i2 0)" [./layer.h:68]   --->   Operation 104 'bitconcatenate' 'p_shl4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln68_1 = sub i14 %p_shl4_cast, %trunc_ln68" [./layer.h:68]   --->   Operation 105 'sub' 'sub_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 106 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln68_4 = add i14 %sub_ln68_1, %zext_ln66_1" [./layer.h:68]   --->   Operation 106 'add' 'add_ln68_4' <Predicate = true> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln68_7 = zext i14 %add_ln68_4 to i64" [./layer.h:68]   --->   Operation 107 'zext' 'zext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%w_conv2_addr = getelementptr [4608 x i1]* @w_conv2, i64 0, i64 %zext_ln68_7" [./layer.h:68]   --->   Operation 108 'getelementptr' 'w_conv2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln68_11 = zext i12 %add_ln68_8 to i64" [./layer.h:68]   --->   Operation 109 'zext' 'zext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1600 x i1]* %input_r, i64 0, i64 %zext_ln68_11" [./layer.h:68]   --->   Operation 110 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:68]   --->   Operation 111 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_9 : Operation 112 [2/2] (3.25ns)   --->   "%w_conv2_load = load i1* %w_conv2_addr, align 1" [./layer.h:68]   --->   Operation 112 'load' 'w_conv2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 4608> <ROM>

State 10 <SV = 9> <Delay = 5.33>
ST_10 : Operation 113 [1/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [./layer.h:68]   --->   Operation 113 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_10 : Operation 114 [1/2] (3.25ns)   --->   "%w_conv2_load = load i1* %w_conv2_addr, align 1" [./layer.h:68]   --->   Operation 114 'load' 'w_conv2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 4608> <ROM>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node accum_V_1)   --->   "%xor_ln68 = xor i1 %w_conv2_load, true" [./layer.h:68]   --->   Operation 115 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node accum_V_1)   --->   "%xor_ln68_1 = xor i1 %input_load, %xor_ln68" [./layer.h:68]   --->   Operation 116 'xor' 'xor_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node accum_V_1)   --->   "%zext_ln700 = zext i1 %xor_ln68_1 to i16" [./layer.h:68]   --->   Operation 117 'zext' 'zext_ln700' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (2.07ns) (out node of the LUT)   --->   "%accum_V_1 = add i16 %p_014_2, %zext_ln700" [./layer.h:68]   --->   Operation 118 'add' 'accum_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:67]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ threshold_conv2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_conv2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln61              (br               ) [ 01111111111]
n_0                  (phi              ) [ 00110000000]
icmp_ln61            (icmp             ) [ 00111111111]
empty                (speclooptripcount) [ 00000000000]
n                    (add              ) [ 01111111111]
br_ln61              (br               ) [ 00000000000]
zext_ln68            (zext             ) [ 00000000000]
threshold_conv2_V_ad (getelementptr    ) [ 00010000000]
ret_ln77             (ret              ) [ 00000000000]
zext_ln73            (zext             ) [ 00001111111]
tmp                  (bitconcatenate   ) [ 00000000000]
zext_ln895           (zext             ) [ 00001111111]
threshold_conv2_V_lo (load             ) [ 00000000000]
sext_ln62            (sext             ) [ 00001111111]
br_ln62              (br               ) [ 00111111111]
x_0                  (phi              ) [ 00001011111]
icmp_ln62            (icmp             ) [ 00111111111]
empty_21             (speclooptripcount) [ 00000000000]
x                    (add              ) [ 00111111111]
br_ln62              (br               ) [ 00000000000]
zext_ln63            (zext             ) [ 00000111111]
br_ln63              (br               ) [ 00111111111]
br_ln0               (br               ) [ 01111111111]
y_0                  (phi              ) [ 00000111111]
icmp_ln63            (icmp             ) [ 00111111111]
empty_22             (speclooptripcount) [ 00000000000]
y                    (add              ) [ 00111111111]
br_ln63              (br               ) [ 00000000000]
br_ln65              (br               ) [ 00111111111]
br_ln0               (br               ) [ 00111111111]
p_014_0              (phi              ) [ 00000011111]
c_0                  (phi              ) [ 00000010000]
zext_ln65            (zext             ) [ 00000000000]
icmp_ln65            (icmp             ) [ 00111111111]
empty_23             (speclooptripcount) [ 00000000000]
c                    (add              ) [ 00111111111]
br_ln65              (br               ) [ 00000000000]
add_ln68             (add              ) [ 00000000000]
zext_ln68_1          (zext             ) [ 00000001111]
zext_ln66_1          (zext             ) [ 00000001111]
br_ln66              (br               ) [ 00111111111]
shl_ln1503           (shl              ) [ 00000000000]
accum_V              (add              ) [ 00000000000]
icmp_ln895           (icmp             ) [ 00000000000]
zext_ln73_1          (zext             ) [ 00000000000]
add_ln73             (add              ) [ 00000000000]
tmp_25_cast          (bitconcatenate   ) [ 00000000000]
add_ln73_1           (add              ) [ 00000000000]
zext_ln73_2          (zext             ) [ 00000000000]
output_addr          (getelementptr    ) [ 00000000000]
store_ln73           (store            ) [ 00000000000]
br_ln63              (br               ) [ 00111111111]
p_014_1              (phi              ) [ 00111111111]
r_0                  (phi              ) [ 00000001000]
zext_ln66            (zext             ) [ 00000000000]
icmp_ln66            (icmp             ) [ 00111111111]
empty_24             (speclooptripcount) [ 00000000000]
r                    (add              ) [ 00111111111]
br_ln66              (br               ) [ 00000000000]
add_ln68_1           (add              ) [ 00000000000]
zext_ln68_2          (zext             ) [ 00000000111]
zext_ln68_3          (zext             ) [ 00000000111]
br_ln67              (br               ) [ 00111111111]
br_ln0               (br               ) [ 00111111111]
p_014_2              (phi              ) [ 00111111111]
m_0                  (phi              ) [ 00000000100]
icmp_ln67            (icmp             ) [ 00111111111]
empty_25             (speclooptripcount) [ 00000000000]
m                    (add              ) [ 00111111111]
br_ln67              (br               ) [ 00000000000]
tmp_s                (bitconcatenate   ) [ 00000000000]
zext_ln68_4          (zext             ) [ 00000000000]
add_ln68_2           (add              ) [ 00000000000]
zext_ln68_5          (zext             ) [ 00000000000]
tmp_3                (bitconcatenate   ) [ 00000000000]
zext_ln68_6          (zext             ) [ 00000000000]
sub_ln68             (sub              ) [ 00000000000]
add_ln68_3           (add              ) [ 00000000000]
trunc_ln68           (trunc            ) [ 00000000010]
trunc_ln68_1         (trunc            ) [ 00000000010]
tmp_1                (bitconcatenate   ) [ 00000000000]
zext_ln68_8          (zext             ) [ 00000000000]
tmp_2                (bitconcatenate   ) [ 00000000000]
zext_ln68_9          (zext             ) [ 00000000000]
add_ln68_5           (add              ) [ 00000000000]
add_ln68_6           (add              ) [ 00000000000]
p_shl_cast           (bitconcatenate   ) [ 00000000000]
tmp_4                (bitconcatenate   ) [ 00000000000]
zext_ln68_10         (zext             ) [ 00000000000]
add_ln68_7           (add              ) [ 00000000000]
add_ln68_8           (add              ) [ 00000000010]
br_ln0               (br               ) [ 00111111111]
p_shl4_cast          (bitconcatenate   ) [ 00000000000]
sub_ln68_1           (sub              ) [ 00000000000]
add_ln68_4           (add              ) [ 00000000000]
zext_ln68_7          (zext             ) [ 00000000000]
w_conv2_addr         (getelementptr    ) [ 00000000001]
zext_ln68_11         (zext             ) [ 00000000000]
input_addr           (getelementptr    ) [ 00000000001]
input_load           (load             ) [ 00000000000]
w_conv2_load         (load             ) [ 00000000000]
xor_ln68             (xor              ) [ 00000000000]
xor_ln68_1           (xor              ) [ 00000000000]
zext_ln700           (zext             ) [ 00000000000]
accum_V_1            (add              ) [ 00111111111]
br_ln67              (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold_conv2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold_conv2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_conv2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i12.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="threshold_conv2_V_ad_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="threshold_conv2_V_ad/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="threshold_conv2_V_lo/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="output_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="13" slack="0"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln73_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="w_conv2_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="14" slack="0"/>
<pin id="104" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_conv2_addr/9 "/>
</bind>
</comp>

<comp id="107" class="1004" name="input_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="12" slack="0"/>
<pin id="111" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/9 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="13" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_conv2_load/9 "/>
</bind>
</comp>

<comp id="126" class="1005" name="n_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="1"/>
<pin id="128" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="n_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="n_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_0/2 "/>
</bind>
</comp>

<comp id="138" class="1005" name="x_0_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_0_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="4" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="y_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="y_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="p_014_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_014_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_014_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_0/6 "/>
</bind>
</comp>

<comp id="174" class="1005" name="c_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="c_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="1" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/6 "/>
</bind>
</comp>

<comp id="185" class="1005" name="p_014_1_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="1"/>
<pin id="187" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_014_1 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_014_1_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="16" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_1/7 "/>
</bind>
</comp>

<comp id="197" class="1005" name="r_0_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="2" slack="1"/>
<pin id="199" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="r_0_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="2" slack="0"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/7 "/>
</bind>
</comp>

<comp id="208" class="1005" name="p_014_2_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_014_2 (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_014_2_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="16" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_014_2/8 "/>
</bind>
</comp>

<comp id="220" class="1005" name="m_0_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="5" slack="1"/>
<pin id="222" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="m_0_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln61_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="6" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="n_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln68_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln73_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="1"/>
<pin id="250" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="0" index="1" bw="6" slack="1"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln895_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln895/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln62_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln62_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="x_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln63_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln63_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="y_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln65_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="0"/>
<pin id="298" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln65_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="c_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="2" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln68_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="2"/>
<pin id="315" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln68_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/6 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln66_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66_1/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln1503_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1503/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="accum_V_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="9" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="0"/>
<pin id="335" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accum_V/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="icmp_ln895_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="5" slack="3"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln895/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln73_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="1"/>
<pin id="346" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln73_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="3"/>
<pin id="350" dir="0" index="1" bw="4" slack="0"/>
<pin id="351" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_25_cast_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="0"/>
<pin id="355" dir="0" index="1" bw="10" slack="0"/>
<pin id="356" dir="0" index="2" bw="1" slack="0"/>
<pin id="357" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25_cast/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln73_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="13" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="2"/>
<pin id="364" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln73_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_2/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln66_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="0"/>
<pin id="373" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln66/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln66_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="r_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="2" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln68_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="4" slack="2"/>
<pin id="390" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln68_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln68_3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_3/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln67_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="m_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_s_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln68_4_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_4/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln68_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="0"/>
<pin id="427" dir="0" index="1" bw="6" slack="5"/>
<pin id="428" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_2/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln68_5_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="11" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_5/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="13" slack="0"/>
<pin id="436" dir="0" index="1" bw="11" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln68_6_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="13" slack="0"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_6/8 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sub_ln68_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="13" slack="0"/>
<pin id="448" dir="0" index="1" bw="11" slack="0"/>
<pin id="449" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/8 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln68_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="0"/>
<pin id="454" dir="0" index="1" bw="2" slack="1"/>
<pin id="455" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_3/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln68_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/8 "/>
</bind>
</comp>

<comp id="461" class="1004" name="trunc_ln68_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68_1/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="473" class="1004" name="zext_ln68_8_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_8/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_2_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="0" index="1" bw="5" slack="0"/>
<pin id="480" dir="0" index="2" bw="1" slack="0"/>
<pin id="481" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln68_9_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="6" slack="0"/>
<pin id="487" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_9/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln68_5_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="6" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_5/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln68_6_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="9" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="1"/>
<pin id="498" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_6/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="p_shl_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="12" slack="0"/>
<pin id="502" dir="0" index="1" bw="9" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_4_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="9" slack="0"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln68_10_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_10/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln68_7_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="10" slack="0"/>
<pin id="522" dir="0" index="1" bw="12" slack="0"/>
<pin id="523" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_7/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln68_8_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="0" index="1" bw="4" slack="2"/>
<pin id="529" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_8/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_shl4_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="14" slack="0"/>
<pin id="533" dir="0" index="1" bw="12" slack="1"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sub_ln68_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="14" slack="0"/>
<pin id="540" dir="0" index="1" bw="14" slack="1"/>
<pin id="541" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_1/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln68_4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="14" slack="0"/>
<pin id="545" dir="0" index="1" bw="2" slack="3"/>
<pin id="546" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_4/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln68_7_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="14" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_7/9 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln68_11_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="1"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_11/9 "/>
</bind>
</comp>

<comp id="557" class="1004" name="xor_ln68_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/10 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln68_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_1/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln700_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="accum_V_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="2"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accum_V_1/10 "/>
</bind>
</comp>

<comp id="582" class="1005" name="n_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="0"/>
<pin id="584" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="587" class="1005" name="threshold_conv2_V_ad_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="5" slack="1"/>
<pin id="589" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="threshold_conv2_V_ad "/>
</bind>
</comp>

<comp id="592" class="1005" name="zext_ln73_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="11" slack="5"/>
<pin id="594" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln73 "/>
</bind>
</comp>

<comp id="597" class="1005" name="zext_ln895_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="10" slack="3"/>
<pin id="599" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln895 "/>
</bind>
</comp>

<comp id="602" class="1005" name="sext_ln62_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="3"/>
<pin id="604" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln62 "/>
</bind>
</comp>

<comp id="610" class="1005" name="x_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="4" slack="0"/>
<pin id="612" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="615" class="1005" name="zext_ln63_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="13" slack="2"/>
<pin id="617" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln63 "/>
</bind>
</comp>

<comp id="623" class="1005" name="y_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="4" slack="0"/>
<pin id="625" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="631" class="1005" name="c_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="2" slack="0"/>
<pin id="633" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="636" class="1005" name="zext_ln68_1_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="12" slack="2"/>
<pin id="638" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln68_1 "/>
</bind>
</comp>

<comp id="641" class="1005" name="zext_ln66_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="14" slack="3"/>
<pin id="643" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln66_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="r_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="654" class="1005" name="zext_ln68_2_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="1"/>
<pin id="656" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_2 "/>
</bind>
</comp>

<comp id="659" class="1005" name="zext_ln68_3_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="1"/>
<pin id="661" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_3 "/>
</bind>
</comp>

<comp id="667" class="1005" name="m_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="672" class="1005" name="trunc_ln68_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="14" slack="1"/>
<pin id="674" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="677" class="1005" name="trunc_ln68_1_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="12" slack="1"/>
<pin id="679" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="add_ln68_8_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="1"/>
<pin id="684" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68_8 "/>
</bind>
</comp>

<comp id="687" class="1005" name="w_conv2_addr_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="13" slack="1"/>
<pin id="689" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="w_conv2_addr "/>
</bind>
</comp>

<comp id="692" class="1005" name="input_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="11" slack="1"/>
<pin id="694" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="697" class="1005" name="accum_V_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="16" slack="1"/>
<pin id="699" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accum_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="100" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="173"><net_src comp="166" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="188"><net_src comp="185" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="195"><net_src comp="162" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="208" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="218"><net_src comp="185" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="130" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="10" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="130" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="16" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="130" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="251"><net_src comp="126" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="126" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="81" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="142" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="142" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="142" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="154" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="154" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="178" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="178" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="178" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="296" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="138" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="178" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="166" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="44" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="338" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="347"><net_src comp="150" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="46" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="348" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="22" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="353" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="361" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="374"><net_src comp="201" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="201" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="36" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="201" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="40" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="371" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="150" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="201" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="224" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="50" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="224" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="224" pin="4"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="58" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="425" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="34" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="430" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="452" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="60" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="224" pin="4"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="22" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="476"><net_src comp="465" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="62" pin="0"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="224" pin="4"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="64" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="488"><net_src comp="477" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="473" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="66" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="22" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="513"><net_src comp="68" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="495" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="64" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="519"><net_src comp="508" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="500" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="70" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="34" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="538" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="543" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="561"><net_src comp="120" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="72" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="114" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="557" pin="2"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="577"><net_src comp="208" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="237" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="590"><net_src comp="74" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="595"><net_src comp="248" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="600"><net_src comp="260" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="605"><net_src comp="264" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="613"><net_src comp="274" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="618"><net_src comp="280" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="626"><net_src comp="290" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="634"><net_src comp="306" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="639"><net_src comp="318" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="644"><net_src comp="322" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="652"><net_src comp="381" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="657"><net_src comp="393" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="662"><net_src comp="397" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="670"><net_src comp="407" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="675"><net_src comp="457" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="680"><net_src comp="461" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="685"><net_src comp="526" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="690"><net_src comp="100" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="695"><net_src comp="107" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="700"><net_src comp="573" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="212" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
 - Input state : 
	Port: conv<16, 32, 10> : input_r | {9 10 }
	Port: conv<16, 32, 10> : threshold_conv2_V | {2 3 }
	Port: conv<16, 32, 10> : w_conv2 | {9 10 }
  - Chain level:
	State 1
	State 2
		icmp_ln61 : 1
		n : 1
		br_ln61 : 2
		zext_ln68 : 1
		threshold_conv2_V_ad : 2
		threshold_conv2_V_lo : 3
	State 3
		zext_ln895 : 1
		sext_ln62 : 1
	State 4
		icmp_ln62 : 1
		x : 1
		br_ln62 : 2
		zext_ln63 : 1
	State 5
		icmp_ln63 : 1
		y : 1
		br_ln63 : 2
	State 6
		zext_ln65 : 1
		icmp_ln65 : 1
		c : 1
		br_ln65 : 2
		add_ln68 : 2
		zext_ln68_1 : 3
		zext_ln66_1 : 1
		shl_ln1503 : 1
		accum_V : 1
		icmp_ln895 : 2
		add_ln73 : 1
		tmp_25_cast : 2
		add_ln73_1 : 3
		zext_ln73_2 : 4
		output_addr : 5
		store_ln73 : 6
	State 7
		zext_ln66 : 1
		icmp_ln66 : 1
		r : 1
		br_ln66 : 2
		add_ln68_1 : 2
		zext_ln68_2 : 3
		zext_ln68_3 : 1
	State 8
		icmp_ln67 : 1
		m : 1
		br_ln67 : 2
		tmp_s : 1
		zext_ln68_4 : 2
		add_ln68_2 : 3
		zext_ln68_5 : 4
		tmp_3 : 4
		zext_ln68_6 : 5
		sub_ln68 : 6
		add_ln68_3 : 7
		trunc_ln68 : 8
		trunc_ln68_1 : 8
		tmp_1 : 1
		zext_ln68_8 : 2
		tmp_2 : 1
		zext_ln68_9 : 2
		add_ln68_5 : 3
		add_ln68_6 : 4
		p_shl_cast : 5
		tmp_4 : 5
		zext_ln68_10 : 6
		add_ln68_7 : 7
		add_ln68_8 : 8
	State 9
		sub_ln68_1 : 1
		add_ln68_4 : 2
		zext_ln68_7 : 3
		w_conv2_addr : 4
		input_addr : 1
		input_load : 2
		w_conv2_load : 5
	State 10
		xor_ln68 : 1
		xor_ln68_1 : 1
		zext_ln700 : 1
		accum_V_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       n_fu_237      |    0    |    15   |
|          |       x_fu_274      |    0    |    13   |
|          |       y_fu_290      |    0    |    13   |
|          |       c_fu_306      |    0    |    10   |
|          |   add_ln68_fu_312   |    0    |    13   |
|          |    accum_V_fu_332   |    0    |    23   |
|          |   add_ln73_fu_348   |    0    |    15   |
|          |  add_ln73_1_fu_361  |    0    |    17   |
|          |       r_fu_381      |    0    |    10   |
|    add   |  add_ln68_1_fu_387  |    0    |    13   |
|          |       m_fu_407      |    0    |    15   |
|          |  add_ln68_2_fu_425  |    0    |    14   |
|          |  add_ln68_3_fu_452  |    0    |    12   |
|          |  add_ln68_5_fu_489  |    0    |    12   |
|          |  add_ln68_6_fu_495  |    0    |    12   |
|          |  add_ln68_7_fu_520  |    0    |    12   |
|          |  add_ln68_8_fu_526  |    0    |    12   |
|          |  add_ln68_4_fu_543  |    0    |    12   |
|          |   accum_V_1_fu_573  |    0    |    23   |
|----------|---------------------|---------|---------|
|          |   icmp_ln61_fu_231  |    0    |    11   |
|          |   icmp_ln62_fu_268  |    0    |    9    |
|          |   icmp_ln63_fu_284  |    0    |    9    |
|   icmp   |   icmp_ln65_fu_300  |    0    |    8    |
|          |  icmp_ln895_fu_338  |    0    |    13   |
|          |   icmp_ln66_fu_375  |    0    |    8    |
|          |   icmp_ln67_fu_401  |    0    |    11   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln68_fu_446   |    0    |    12   |
|          |  sub_ln68_1_fu_538  |    0    |    12   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln68_fu_557   |    0    |    2    |
|          |  xor_ln68_1_fu_563  |    0    |    2    |
|----------|---------------------|---------|---------|
|          |   zext_ln68_fu_243  |    0    |    0    |
|          |   zext_ln73_fu_248  |    0    |    0    |
|          |  zext_ln895_fu_260  |    0    |    0    |
|          |   zext_ln63_fu_280  |    0    |    0    |
|          |   zext_ln65_fu_296  |    0    |    0    |
|          |  zext_ln68_1_fu_318 |    0    |    0    |
|          |  zext_ln66_1_fu_322 |    0    |    0    |
|          |  zext_ln73_1_fu_344 |    0    |    0    |
|          |  zext_ln73_2_fu_366 |    0    |    0    |
|          |   zext_ln66_fu_371  |    0    |    0    |
|   zext   |  zext_ln68_2_fu_393 |    0    |    0    |
|          |  zext_ln68_3_fu_397 |    0    |    0    |
|          |  zext_ln68_4_fu_421 |    0    |    0    |
|          |  zext_ln68_5_fu_430 |    0    |    0    |
|          |  zext_ln68_6_fu_442 |    0    |    0    |
|          |  zext_ln68_8_fu_473 |    0    |    0    |
|          |  zext_ln68_9_fu_485 |    0    |    0    |
|          | zext_ln68_10_fu_516 |    0    |    0    |
|          |  zext_ln68_7_fu_548 |    0    |    0    |
|          | zext_ln68_11_fu_553 |    0    |    0    |
|          |  zext_ln700_fu_569  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      tmp_fu_252     |    0    |    0    |
|          |  tmp_25_cast_fu_353 |    0    |    0    |
|          |     tmp_s_fu_413    |    0    |    0    |
|          |     tmp_3_fu_434    |    0    |    0    |
|bitconcatenate|     tmp_1_fu_465    |    0    |    0    |
|          |     tmp_2_fu_477    |    0    |    0    |
|          |  p_shl_cast_fu_500  |    0    |    0    |
|          |     tmp_4_fu_508    |    0    |    0    |
|          |  p_shl4_cast_fu_531 |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |   sext_ln62_fu_264  |    0    |    0    |
|----------|---------------------|---------|---------|
|    shl   |  shl_ln1503_fu_326  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln68_fu_457  |    0    |    0    |
|          | trunc_ln68_1_fu_461 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   363   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      accum_V_1_reg_697     |   16   |
|     add_ln68_8_reg_682     |   12   |
|         c_0_reg_174        |    2   |
|          c_reg_631         |    2   |
|     input_addr_reg_692     |   11   |
|         m_0_reg_220        |    5   |
|          m_reg_667         |    5   |
|         n_0_reg_126        |    6   |
|          n_reg_582         |    6   |
|       p_014_0_reg_162      |   16   |
|       p_014_1_reg_185      |   16   |
|       p_014_2_reg_208      |   16   |
|         r_0_reg_197        |    2   |
|          r_reg_649         |    2   |
|      sext_ln62_reg_602     |   16   |
|threshold_conv2_V_ad_reg_587|    5   |
|    trunc_ln68_1_reg_677    |   12   |
|     trunc_ln68_reg_672     |   14   |
|    w_conv2_addr_reg_687    |   13   |
|         x_0_reg_138        |    4   |
|          x_reg_610         |    4   |
|         y_0_reg_150        |    4   |
|          y_reg_623         |    4   |
|      zext_ln63_reg_615     |   13   |
|     zext_ln66_1_reg_641    |   14   |
|     zext_ln68_1_reg_636    |   12   |
|     zext_ln68_2_reg_654    |    9   |
|     zext_ln68_3_reg_659    |   64   |
|      zext_ln73_reg_592     |   11   |
|     zext_ln895_reg_597     |   10   |
+----------------------------+--------+
|            Total           |   326  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_114 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  13  |   26   ||    9    |
|    n_0_reg_126    |  p0  |   2  |   6  |   12   ||    9    |
|    x_0_reg_138    |  p0  |   2  |   4  |    8   ||    9    |
|    y_0_reg_150    |  p0  |   2  |   4  |    8   ||    9    |
|  p_014_0_reg_162  |  p0  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   118  ||  12.383 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   363  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   326  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   326  |   426  |
+-----------+--------+--------+--------+
