m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/17.1
vCONTROL
!s110 1651681556
!i10b 1
!s100 0;<WS@YAZN4`JJZ8_Qd0k2
Ia66n_>Y7nI=YP[9SfgkYW1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 d//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1
Z2 w1651680076
8//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v
F//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1651681556.000000
!s107 //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/CONTROL.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@c@o@n@t@r@o@l
vMULT_ACC
Z7 !s110 1651681558
!i10b 1
!s100 aal3?bMflDD8FR<`M<Xc;1
ImViQ^l3VE0c^4W`mg<T412
R0
R1
R2
8//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v
F//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v
L0 2
R3
r1
!s85 0
31
Z8 !s108 1651681558.000000
!s107 //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v|
!s90 -reportprogress|300|-work|work|-stats=none|//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/MULT_ACC.v|
!i113 1
R5
R6
n@m@u@l@t_@a@c@c
vREG_MUX
!s110 1651681557
!i10b 1
!s100 n`J9jUXkUEc0FXH@NJgiE1
I4jS6Ve;i4@c0g9j5;XPEQ3
R0
R1
R2
8//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/REG_MUX.v
F//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/REG_MUX.v
L0 1
R3
r1
!s85 0
31
R4
!s107 //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/REG_MUX.v|
!s90 -reportprogress|300|-work|work|-stats=none|//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/REG_MUX.v|
!i113 1
R5
R6
n@r@e@g_@m@u@x
vROM
R7
!i10b 1
!s100 BjRbd@=iJUJJX`g3INzjd1
IFN]o^C@NU?PR@ijHKYVZ73
R0
R1
w1651680162
8//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v
F//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v
L0 1
R3
r1
!s85 0
31
!s108 1651681557.000000
!s107 //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v|
!s90 -reportprogress|300|-work|work|-stats=none|//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/ROM.v|
!i113 1
R5
R6
n@r@o@m
vSEC_FILTER
Z9 !s110 1651681559
!i10b 1
!s100 O8mY1TnW=SzWbIT]o9DT51
I_5L0?NalW=LN0cTEDoUT93
R0
R1
R2
8//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v
F//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v
L0 1
R3
r1
!s85 0
31
R8
!s107 //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v|
!s90 -reportprogress|300|-work|work|-stats=none|//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/SEC_FILTER.v|
!i113 1
R5
R6
n@s@e@c_@f@i@l@t@e@r
vTB_CONTROL
R9
!i10b 1
!s100 z6jUic@:bXA6RQgmN:@fX2
ISSjDV_z2^NX`:]A^NAnb>2
R0
R1
R2
8//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_CONTROL.v
F//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_CONTROL.v
L0 3
R3
r1
!s85 0
31
Z10 !s108 1651681559.000000
!s107 //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_CONTROL.v|
!s90 -reportprogress|300|-work|work|-stats=none|//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_CONTROL.v|
!i113 1
R5
R6
n@t@b_@c@o@n@t@r@o@l
vTB_MULT_ACC
Z11 !s110 1651681561
!i10b 1
!s100 VKE?N5Tmogi<_RVGeH[n<3
IAP0z5eLMjmLQ;E5:f164e0
R0
R1
R2
8//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_MULT_ACC.v
F//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_MULT_ACC.v
L0 3
R3
r1
!s85 0
31
Z12 !s108 1651681560.000000
!s107 //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_MULT_ACC.v|
!s90 -reportprogress|300|-work|work|-stats=none|//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_MULT_ACC.v|
!i113 1
R5
R6
n@t@b_@m@u@l@t_@a@c@c
vTB_REG_MUX
Z13 !s110 1651681560
!i10b 1
!s100 [UD??VGZoo]CR9817ZS_H3
IOVINU4_DG>bJihacilTIH1
R0
R1
R2
8//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_REG_MUX.v
F//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_REG_MUX.v
L0 3
R3
r1
!s85 0
31
R10
!s107 //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_REG_MUX.v|
!s90 -reportprogress|300|-work|work|-stats=none|//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_REG_MUX.v|
!i113 1
R5
R6
n@t@b_@r@e@g_@m@u@x
vTB_ROM
R13
!i10b 1
!s100 :D`U42fE<knN_0dSM<:fz1
I>gFh7<7ne40:S3_BZz^R>1
R0
R1
R2
8//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_ROM.v
F//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_ROM.v
L0 3
R3
r1
!s85 0
31
R12
!s107 //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_ROM.v|
!s90 -reportprogress|300|-work|work|-stats=none|//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_ROM.v|
!i113 1
R5
R6
n@t@b_@r@o@m
vTB_SEC_FILTER
R11
!i10b 1
!s100 UjC9jTZWK[hFSL>Ab@`fF3
I3enzX5bQ^X[=n1Z7A=gEY1
R0
R1
R2
8//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_SEC_FILTER.v
F//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_SEC_FILTER.v
L0 3
R3
r1
!s85 0
31
!s108 1651681561.000000
!s107 //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_SEC_FILTER.v|
!s90 -reportprogress|300|-work|work|-stats=none|//CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/FPGA/Practica4/E4_1/TB_SEC_FILTER.v|
!i113 1
R5
R6
n@t@b_@s@e@c_@f@i@l@t@e@r
