$date
	Sun Mar 27 17:32:40 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! saida0 [15:0] $end
$var reg 16 " A0 [15:0] $end
$var reg 16 # B0 [15:0] $end
$var reg 16 $ C0 [15:0] $end
$var reg 1 % H0 $end
$var reg 1 & LH0 $end
$var reg 1 ' LS0 $end
$var reg 1 ( LX0 $end
$var reg 2 ) M00 [1:0] $end
$var reg 2 * M10 [1:0] $end
$var reg 2 + M20 [1:0] $end
$var reg 1 , clk0 $end
$var reg 1 - reset0 $end
$var reg 16 . x0 [15:0] $end
$scope module jose $end
$var wire 16 / A [15:0] $end
$var wire 16 0 B [15:0] $end
$var wire 16 1 C [15:0] $end
$var wire 1 % H $end
$var wire 1 & LH $end
$var wire 1 ' LS $end
$var wire 1 ( LX $end
$var wire 2 2 M0 [1:0] $end
$var wire 2 3 M1 [1:0] $end
$var wire 2 4 M2 [1:0] $end
$var wire 16 5 Pronto [15:0] $end
$var wire 1 , clk $end
$var wire 1 - rst $end
$var wire 16 6 x [15:0] $end
$var wire 16 7 saidaSM [15:0] $end
$var wire 16 8 saidaR2 [15:0] $end
$var wire 16 9 saidaR1 [15:0] $end
$var wire 16 : saidaR0 [15:0] $end
$var wire 16 ; saidaM2 [15:0] $end
$var wire 16 < saidaM1 [15:0] $end
$var wire 16 = saidaM0 [15:0] $end
$scope module R0 $end
$var wire 16 > D [15:0] $end
$var wire 16 ? Q [15:0] $end
$var wire 1 , clk $end
$var wire 1 ( load $end
$var wire 1 - rst $end
$var reg 16 @ saida [15:0] $end
$upscope $end
$scope module R1 $end
$var wire 16 A Q [15:0] $end
$var wire 1 , clk $end
$var wire 1 & load $end
$var wire 1 - rst $end
$var wire 16 B D [15:0] $end
$var reg 16 C saida [15:0] $end
$upscope $end
$scope module R2 $end
$var wire 1 , clk $end
$var wire 1 ' load $end
$var wire 1 - rst $end
$var wire 16 D Q [15:0] $end
$var wire 16 E D [15:0] $end
$var reg 16 F saida [15:0] $end
$upscope $end
$scope module ULA $end
$var wire 1 % H $end
$var wire 1 , clk $end
$var wire 16 G resultado [15:0] $end
$var wire 16 H xis [15:0] $end
$var wire 16 I abc [15:0] $end
$var reg 16 J r [15:0] $end
$upscope $end
$scope module multiplexador0 $end
$var wire 16 K A [15:0] $end
$var wire 16 L B [15:0] $end
$var wire 16 M C [15:0] $end
$var wire 16 N D [15:0] $end
$var wire 1 , clk $end
$var wire 16 O saidaM [15:0] $end
$var wire 2 P set [1:0] $end
$var reg 16 Q s [15:0] $end
$upscope $end
$scope module multiplexador1 $end
$var wire 16 R A [15:0] $end
$var wire 16 S B [15:0] $end
$var wire 16 T C [15:0] $end
$var wire 16 U D [15:0] $end
$var wire 1 , clk $end
$var wire 16 V saidaM [15:0] $end
$var wire 2 W set [1:0] $end
$var reg 16 X s [15:0] $end
$upscope $end
$scope module multiplexador2 $end
$var wire 16 Y A [15:0] $end
$var wire 16 Z B [15:0] $end
$var wire 16 [ C [15:0] $end
$var wire 16 \ D [15:0] $end
$var wire 1 , clk $end
$var wire 16 ] saidaM [15:0] $end
$var wire 2 ^ set [1:0] $end
$var reg 16 _ s [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx _
b0 ^
bx ]
bx \
bx [
bx Z
b10 Y
bx X
b1 W
bx V
bx U
bx T
b10 S
bx R
bx Q
b0 P
bx O
b10 N
b10 M
b1 L
b0 K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
b10 @
b10 ?
b10 >
bx =
bx <
bx ;
b10 :
bx 9
bx 8
bx 7
b10 6
bx 5
b0 4
b1 3
b0 2
b10 1
b10 0
b1 /
b10 .
0-
0,
b0 +
b1 *
b0 )
1(
0'
1&
1%
b10 $
b10 #
b1 "
bx !
$end
#1
b0 =
b0 O
b0 R
b0 Z
b0 Q
b10 <
b10 I
b10 V
b10 X
b10 ;
b10 H
b10 ]
b10 _
1,
#2
0,
#3
b100 7
b100 B
b100 E
b100 G
b100 J
1,
#4
0,
#5
b100 9
b100 A
b100 T
b100 [
b100 C
1,
#6
0,
#7
1,
#8
0,
0&
1'
b11 +
b11 4
b11 ^
b0 *
b0 3
b0 W
0(
b1 )
b1 2
b1 P
#9
b100 !
b100 5
b100 8
b100 D
b100 F
b100 U
b100 \
b1 =
b1 O
b1 R
b1 Z
b1 Q
b0 <
b0 I
b0 V
b0 X
bx ;
bx H
bx ]
bx _
1,
#10
0,
#11
bx 7
bx B
bx E
bx G
bx J
b100 ;
b100 H
b100 ]
b100 _
b1 <
b1 I
b1 V
b1 X
1,
#12
0,
#13
bx !
bx 5
bx 8
bx D
bx F
bx U
bx \
b100 7
b100 B
b100 E
b100 G
b100 J
1,
#14
0,
#15
b100 !
b100 5
b100 8
b100 D
b100 F
b100 U
b100 \
bx ;
bx H
bx ]
bx _
1,
#16
0,
1&
0'
b0 +
b0 4
b0 ^
b10 )
b10 2
b10 P
#17
b10 =
b10 O
b10 R
b10 Z
b10 Q
b10 ;
b10 H
b10 ]
b10 _
bx 7
bx B
bx E
bx G
bx J
1,
#18
0,
#19
bx 9
bx A
bx T
bx [
bx C
b10 7
b10 B
b10 E
b10 G
b10 J
b10 <
b10 I
b10 V
b10 X
1,
#20
0,
#21
b10 9
b10 A
b10 T
b10 [
b10 C
b100 7
b100 B
b100 E
b100 G
b100 J
1,
#22
0,
#23
b100 9
b100 A
b100 T
b100 [
b100 C
1,
#24
0,
0&
1'
0%
b11 +
b11 4
b11 ^
b10 *
b10 3
b10 W
b0 )
b0 2
b0 P
#25
b0 =
b0 O
b0 R
b0 Z
b0 Q
b100 <
b100 I
b100 V
b100 X
b100 ;
b100 H
b100 ]
b100 _
1,
#26
0,
#27
b1000 7
b1000 B
b1000 E
b1000 G
b1000 J
1,
#28
0,
#29
b1000 !
b1000 5
b1000 8
b1000 D
b1000 F
b1000 U
b1000 \
1,
#30
0,
#31
b1000 ;
b1000 H
b1000 ]
b1000 _
1,
#32
0,
b10 +
b10 4
b10 ^
b0 *
b0 3
b0 W
b11 )
b11 2
b11 P
#33
b10 =
b10 O
b10 R
b10 Z
b10 Q
b0 <
b0 I
b0 V
b0 X
b100 ;
b100 H
b100 ]
b100 _
b1100 7
b1100 B
b1100 E
b1100 G
b1100 J
1,
#34
0,
#35
b1100 !
b1100 5
b1100 8
b1100 D
b1100 F
b1100 U
b1100 \
b100 7
b100 B
b100 E
b100 G
b100 J
b10 <
b10 I
b10 V
b10 X
1,
#36
0,
#37
b100 !
b100 5
b100 8
b100 D
b100 F
b100 U
b100 \
b110 7
b110 B
b110 E
b110 G
b110 J
1,
#38
0,
#39
b110 !
b110 5
b110 8
b110 D
b110 F
b110 U
b110 \
1,
#40
b0 !
b0 5
b0 8
b0 D
b0 F
b0 U
b0 \
b0 9
b0 A
b0 T
b0 [
b0 C
b0 :
b0 ?
b0 S
b0 Y
b0 @
0,
0'
b0 +
b0 4
b0 ^
1-
b0 )
b0 2
b0 P
#41
b0 =
b0 O
b0 R
b0 Z
b0 Q
b0 ;
b0 H
b0 ]
b0 _
1,
#42
0,
#43
b10 7
b10 B
b10 E
b10 G
b10 J
b0 <
b0 I
b0 V
b0 X
1,
#44
0,
#45
b0 7
b0 B
b0 E
b0 G
b0 J
1,
#46
0,
#47
1,
#48
0,
#49
1,
#50
0,
#51
1,
#52
0,
#53
1,
#54
0,
#55
1,
#56
0,
#57
1,
#58
0,
#59
1,
#60
0,
#61
1,
#62
0,
#63
1,
#64
0,
#65
1,
#66
0,
#67
1,
#68
0,
#69
1,
#70
0,
#71
1,
#72
0,
#73
1,
#74
0,
#75
1,
#76
0,
#77
1,
#78
0,
#79
1,
#80
0,
#81
1,
#82
0,
#83
1,
#84
0,
#85
1,
#86
0,
#87
1,
#88
0,
#89
1,
#90
0,
