<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

</twCmdLine><twDesign>base_sys_stub_routed.ncd</twDesign><twDesignPath>base_sys_stub_routed.ncd</twDesignPath><twPCF>base_sys_stub.pcf</twPCF><twPcfPath>base_sys_stub.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.08 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" dlyHyperLnks="t" ><twItemLimit>30</twItemLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 166.667 MHz HIGH 50%;</twConstName><twItemCnt>433294</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>101936</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.979</twMinPer></twConstHead><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.591</twTotPathDel><twClkSkew dest = "1.509" src = "1.862">0.353</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.ADDRBWRADDRU10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.571</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y19.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>5.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.591</twTotPathDel><twClkSkew dest = "1.509" src = "1.862">0.353</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.ADDRBWRADDRU10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.571</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y19.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>5.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.591</twTotPathDel><twClkSkew dest = "1.509" src = "1.862">0.353</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.ADDRBWRADDRL10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.571</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y19.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>5.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.591</twTotPathDel><twClkSkew dest = "1.509" src = "1.862">0.353</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.ADDRBWRADDRL10</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.571</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[23]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y19.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.571</twRouteDel><twTotDel>5.591</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.578</twTotPathDel><twClkSkew dest = "1.508" src = "1.867">0.359</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y29.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRL12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.558</twRouteDel><twTotDel>5.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.578</twTotPathDel><twClkSkew dest = "1.508" src = "1.867">0.359</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRL12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.558</twRouteDel><twTotDel>5.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.578</twTotPathDel><twClkSkew dest = "1.508" src = "1.867">0.359</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y29.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRU12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.558</twRouteDel><twTotDel>5.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.027</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.578</twTotPathDel><twClkSkew dest = "1.508" src = "1.867">0.359</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y29.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRU12</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.558</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[21]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.558</twRouteDel><twTotDel>5.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.040</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_22</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3</twDest><twTotPathDel>5.898</twTotPathDel><twClkSkew dest = "1.658" src = "1.684">0.026</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_22</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0[23]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg1[19]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel&lt;0&gt;&lt;31&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel&lt;0&gt;&lt;31&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/LSF_Result[21]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel&lt;0&gt;&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.774</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel&lt;0&gt;&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/_n0421&lt;3&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3</twBEL></twPathDel><twLogDel>0.796</twLogDel><twRouteDel>5.102</twRouteDel><twTotDel>5.898</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.541</twTotPathDel><twClkSkew dest = "1.509" src = "1.866">0.357</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y28.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y28.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.555</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y19.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>2.555</twRouteDel><twTotDel>5.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.066</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.541</twTotPathDel><twClkSkew dest = "1.509" src = "1.866">0.357</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y28.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y28.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.555</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y19.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>2.555</twRouteDel><twTotDel>5.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.540</twTotPathDel><twClkSkew dest = "1.508" src = "1.862">0.354</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO7</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRU11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.520</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.520</twRouteDel><twTotDel>5.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.540</twTotPathDel><twClkSkew dest = "1.508" src = "1.862">0.354</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO7</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRL11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.520</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[22]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.520</twRouteDel><twTotDel>5.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.506</twTotPathDel><twClkSkew dest = "1.508" src = "1.866">0.358</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y28.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y28.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEU2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.520</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[1]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>2.520</twRouteDel><twTotDel>5.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.100</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.506</twTotPathDel><twClkSkew dest = "1.508" src = "1.866">0.358</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y28.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y28.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEL2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.520</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[1]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>2.520</twRouteDel><twTotDel>5.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.2</twPctLog><twPctRoute>45.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.504</twTotPathDel><twClkSkew dest = "1.509" src = "1.866">0.357</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y28.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y28.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.WEBWEU3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y19.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>2.518</twRouteDel><twTotDel>5.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.103</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.504</twTotPathDel><twClkSkew dest = "1.509" src = "1.866">0.357</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y28.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y28.DOBDO4</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.WEBWEU3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.518</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[2]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y19.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>2.518</twRouteDel><twTotDel>5.504</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.119</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.491</twTotPathDel><twClkSkew dest = "1.508" src = "1.862">0.354</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRL4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.471</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[29]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>5.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.119</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.491</twTotPathDel><twClkSkew dest = "1.508" src = "1.862">0.354</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRL4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.471</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[29]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>5.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.119</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.491</twTotPathDel><twClkSkew dest = "1.508" src = "1.862">0.354</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRU4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.471</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[29]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>5.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.119</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.491</twTotPathDel><twClkSkew dest = "1.508" src = "1.862">0.354</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO0</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRU4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.471</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[29]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.471</twRouteDel><twTotDel>5.491</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.470</twTotPathDel><twClkSkew dest = "1.508" src = "1.862">0.354</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRU7</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[26]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.450</twRouteDel><twTotDel>5.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.140</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.470</twTotPathDel><twClkSkew dest = "1.508" src = "1.862">0.354</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y27.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y27.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRL7</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.450</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[26]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.450</twRouteDel><twTotDel>5.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.2</twPctLog><twPctRoute>44.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.150</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.455</twTotPathDel><twClkSkew dest = "1.508" src = "1.867">0.359</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y29.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRU13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.435</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[20]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.435</twRouteDel><twTotDel>5.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.150</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.455</twTotPathDel><twClkSkew dest = "1.508" src = "1.867">0.359</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y29.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y29.DOBDO1</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.ADDRBWRADDRL13</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.435</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_Addr[20]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_ADDRB</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>3.020</twLogDel><twRouteDel>2.435</twRouteDel><twTotDel>5.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.159</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/PE_Out0_7</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/PE_In2_Reg0_7</twDest><twTotPathDel>5.637</twTotPathDel><twClkSkew dest = "1.336" src = "1.504">0.168</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/PE_Out0_7</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/PE_In2_Reg0_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X47Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/PE_Out0[7]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/PE_Out0_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y35.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.141</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/PE_Out0[7]</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.040</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg[23]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/PE_In2_Reg0_7</twBEL></twPathDel><twLogDel>0.496</twLogDel><twRouteDel>5.141</twRouteDel><twTotDel>5.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>8.8</twPctLog><twPctRoute>91.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_20</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3</twDest><twTotPathDel>5.759</twTotPathDel><twClkSkew dest = "1.658" src = "1.684">0.026</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_20</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X28Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y78.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0[23]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/ALU_In1_Reg0[20]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg1[19]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel&lt;0&gt;&lt;31&gt;12</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.202</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel&lt;0&gt;&lt;31&gt;12</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/LSF_Result[21]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel&lt;0&gt;&lt;31&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y49.D2</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">2.774</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/Shift_Sel&lt;0&gt;&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y49.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result[3]</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/_n0421&lt;3&gt;</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/RSF_Result_3</twBEL></twPathDel><twLogDel>0.796</twLogDel><twRouteDel>4.963</twRouteDel><twTotDel>5.759</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>13.8</twPctLog><twPctRoute>86.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.190</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twTotPathDel>5.417</twTotPathDel><twClkSkew dest = "1.509" src = "1.866">0.357</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y28.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y28.DOBDO3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y19.WEBWEU0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.431</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[3]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y19.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>2.431</twRouteDel><twTotDel>5.417</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.1</twPctLog><twPctRoute>44.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.401</twTotPathDel><twClkSkew dest = "1.508" src = "1.866">0.358</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y28.CLKBWRCLKU</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y28.DOBDO5</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEU0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.415</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[1]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKU</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>2.415</twRouteDel><twTotDel>5.401</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.3</twPctLog><twPctRoute>44.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.215</twSlack><twSrc BELType="RAM">base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType="RAM">base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twTotPathDel>5.391</twTotPathDel><twClkSkew dest = "1.508" src = "1.866">0.358</twClkSkew><twDelConst>5.999</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twSrc><twDest BELType='RAM'>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>RAMB36_X5Y28.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>RAMB36_X5Y28.DOBDO6</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X4Y18.WEBWEL3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">2.405</twDelInfo><twComp>base_sys_i/cgra5x5_0_PORT0_BRAM_WEN[0]</twComp></twPathDel><twPathDel><twSite>RAMB36_X4Y18.CLKBWRCLKL</twSite><twDelType>Trcck_WEB</twDelType><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twComp><twBEL>base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0</twBEL></twPathDel><twLogDel>2.986</twLogDel><twRouteDel>2.405</twRouteDel><twTotDel>5.391</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.999">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>55.4</twPctLog><twPctRoute>44.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="67"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 166.667 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="68" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE40/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE40/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y44.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE30/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y19.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="70" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y43.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="71" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE22/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE22/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y1.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="72" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE31/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y35.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="73" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE23/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE23/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y4.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="74" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE24/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X4Y11.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="75" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y15.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="76" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE21/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y7.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="77" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE12/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X1Y4.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="78" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE02/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE02/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X4Y30.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE13/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE13/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X4Y3.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE03/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X4Y20.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="81" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X4Y10.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="82" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE04/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE04/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X4Y21.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="83" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X1Y11.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="84" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X4Y38.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="85" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y5.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="86" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE01/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE01/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X4Y44.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="87" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE42/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y36.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y24.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE43/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y29.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE33/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE33/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y23.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="91" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X4Y29.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="92" type="MINPERIOD" name="Tdspper_AREG_PREG_MULT" slack="2.115" period="5.999" constraintValue="5.999" deviceLimit="3.884" freqLimit="257.467" physResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" logResource="base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE34/ALU/MulAdd/Mmult_a_reg0[15]_b_reg0[15]_MuLt_20_OUT/CLK" locationPin="DSP48_X2Y17.CLK" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="93" type="MINPERIOD" name="Trper_CLKB" slack="3.423" period="5.999" constraintValue="5.999" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL" locationPin="RAMB36_X3Y28.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="94" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="3.423" period="5.999" constraintValue="5.999" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU" locationPin="RAMB36_X3Y28.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="95" type="MINPERIOD" name="Trper_CLKB" slack="3.423" period="5.999" constraintValue="5.999" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL" locationPin="RAMB36_X3Y26.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="96" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="3.423" period="5.999" constraintValue="5.999" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU" locationPin="RAMB36_X3Y26.CLKBWRCLKU" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/><twPinLimit anchorID="97" type="MINPERIOD" name="Trper_CLKB" slack="3.423" period="5.999" constraintValue="5.999" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL" locationPin="RAMB36_X3Y29.CLKBWRCLKL" clockNet="base_sys_i/cgra5x5_0_PORT0_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="98" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>203241</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>20822</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.923</twMinPer></twConstHead><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.850</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR22</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_2</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N194</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>2.964</twLogDel><twRouteDel>6.886</twRouteDel><twTotDel>9.850</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.077</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.850</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR31</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1_2</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N194</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>2.960</twLogDel><twRouteDel>6.890</twRouteDel><twTotDel>9.850</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.1</twPctLog><twPctRoute>69.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41</twDest><twTotPathDel>9.836</twTotPathDel><twClkSkew dest = "1.551" src = "1.585">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID8</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.752</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[103]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.718</twRouteDel><twTotDel>9.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40</twDest><twTotPathDel>9.836</twTotPathDel><twClkSkew dest = "1.551" src = "1.585">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID8</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.752</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[103]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.718</twRouteDel><twTotDel>9.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.095</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twDest><twTotPathDel>9.836</twTotPathDel><twClkSkew dest = "1.551" src = "1.585">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID8</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.752</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[103]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.718</twRouteDel><twTotDel>9.836</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.5</twPctLog><twPctRoute>78.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twDest><twTotPathDel>9.778</twTotPathDel><twClkSkew dest = "1.510" src = "1.585">0.075</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N20</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y134.A5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.705</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y134.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/w_issuing_cnt_25</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N122</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_17</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y136.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_24</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1444_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y136.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1444_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y136.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_24</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.660</twRouteDel><twTotDel>9.778</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.117</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twDest><twTotPathDel>9.821</twTotPathDel><twClkSkew dest = "1.558" src = "1.585">0.027</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID6</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y128.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.385</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y128.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y117.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.319</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y117.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N20</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y139.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.462</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[107]_equal_96_o</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y139.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N120</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y138.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N120</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y138.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y137.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1522_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y138.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.823</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1522_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y138.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_34</twBEL></twPathDel><twLogDel>2.165</twLogDel><twRouteDel>7.656</twRouteDel><twTotDel>9.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.0</twPctLog><twPctRoute>78.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40</twDest><twTotPathDel>9.779</twTotPathDel><twClkSkew dest = "1.551" src = "1.585">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID2</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y132.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.777</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out[65]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y135.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.661</twRouteDel><twTotDel>9.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twDest><twTotPathDel>9.779</twTotPathDel><twClkSkew dest = "1.551" src = "1.585">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID2</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y132.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.777</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out[65]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y135.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.661</twRouteDel><twTotDel>9.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.152</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41</twDest><twTotPathDel>9.779</twTotPathDel><twClkSkew dest = "1.551" src = "1.585">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID2</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y132.A1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.777</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y132.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out[65]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y135.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.973</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.661</twRouteDel><twTotDel>9.779</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.7</twPctLog><twPctRoute>78.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.767</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR17</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[17]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N194</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.117</twLogDel><twRouteDel>6.650</twRouteDel><twTotDel>9.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.168</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.767</twTotPathDel><twClkSkew dest = "1.555" src = "1.585">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR16</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y100.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N44</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y110.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y111.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N186</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv218</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.308</twLogDel><twRouteDel>6.459</twRouteDel><twTotDel>9.767</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.170</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.757</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR18</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.224</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[18]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N194</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.117</twLogDel><twRouteDel>6.640</twRouteDel><twTotDel>9.757</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.178</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51</twDest><twTotPathDel>9.712</twTotPathDel><twClkSkew dest = "1.510" src = "1.585">0.075</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID8</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.752</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[103]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_49</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;6&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y135.A2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[6]</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_56</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1600_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y135.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1600_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y135.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_56</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_51</twBEL></twPathDel><twLogDel>2.166</twLogDel><twRouteDel>7.546</twRouteDel><twTotDel>9.712</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.180</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.747</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR13</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.234</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[13]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;0&gt;1_INV_0</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N194</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.097</twLogDel><twRouteDel>6.650</twRouteDel><twTotDel>9.747</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.191</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.736</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR19</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[19]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.084</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N194</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>3.117</twLogDel><twRouteDel>6.619</twRouteDel><twTotDel>9.736</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.0</twPctLog><twPctRoute>68.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.193</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1</twDest><twTotPathDel>9.739</twTotPathDel><twClkSkew dest = "1.552" src = "1.585">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR24</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y106.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y106.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_3</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N234</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1</twBEL></twPathDel><twLogDel>3.142</twLogDel><twRouteDel>6.597</twRouteDel><twTotDel>9.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.193</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2</twDest><twTotPathDel>9.739</twTotPathDel><twClkSkew dest = "1.552" src = "1.585">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR24</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y106.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y106.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_3</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N234</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2</twBEL></twPathDel><twLogDel>3.142</twLogDel><twRouteDel>6.597</twRouteDel><twTotDel>9.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.193</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0</twDest><twTotPathDel>9.739</twTotPathDel><twClkSkew dest = "1.552" src = "1.585">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR24</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y106.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.066</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y106.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_3</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.C5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N234</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0</twBEL></twPathDel><twLogDel>3.142</twLogDel><twRouteDel>6.597</twRouteDel><twTotDel>9.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0</twDest><twTotPathDel>9.727</twTotPathDel><twClkSkew dest = "1.552" src = "1.585">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR24</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y95.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N234</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_0</twBEL></twPathDel><twLogDel>3.176</twLogDel><twRouteDel>6.551</twRouteDel><twTotDel>9.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2</twDest><twTotPathDel>9.727</twTotPathDel><twClkSkew dest = "1.552" src = "1.585">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR24</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y95.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N234</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_2</twBEL></twPathDel><twLogDel>3.176</twLogDel><twRouteDel>6.551</twRouteDel><twTotDel>9.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.205</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1</twDest><twTotPathDel>9.727</twTotPathDel><twClkSkew dest = "1.552" src = "1.585">0.033</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR24</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y95.C2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.347</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[24]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y95.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.C1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.773</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y110.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/out51</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.329</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/match</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv223_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.149</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N70</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_MP_MR_AWADDR[9]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.301</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N234</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_valid_i</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv226</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_1</twBEL></twPathDel><twLogDel>3.176</twLogDel><twRouteDel>6.551</twRouteDel><twTotDel>9.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.208</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twTotPathDel>9.727</twTotPathDel><twClkSkew dest = "1.555" src = "1.585">0.030</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0ARADDR16</twSite><twDelType>Tpsscko_MAXIGP0ARADDR</twDelType><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y100.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.499</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_ARADDR[16]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y100.DMUX</twSite><twDelType>Topbd</twDelType><twDelInfo twEdge="twRising">0.979</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;1&gt;&lt;7&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y107.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y107.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N44</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y110.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y110.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y111.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N188</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y111.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv218</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y113.B2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.161</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y113.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y115.B5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y115.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4</twBEL></twPathDel><twLogDel>3.308</twLogDel><twRouteDel>6.419</twRouteDel><twTotDel>9.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>34.0</twPctLog><twPctRoute>66.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.216</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twDest><twTotPathDel>9.674</twTotPathDel><twClkSkew dest = "1.510" src = "1.585">0.075</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twDest><twLogLvls>6</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID8</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y127.A2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.752</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y127.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/mf_mc_wdata[103]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o123</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o122</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y127.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A3</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.323</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[123]_equal_104_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y135.A5</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_17</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y136.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.050</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[2]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y136.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_24</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1444_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y136.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1444_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y136.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_24</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19_rstpot</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_19</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.556</twRouteDel><twTotDel>9.674</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.216</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.711</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR31</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.474</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;3&gt;1_2</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N196</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>2.960</twLogDel><twRouteDel>6.751</twRouteDel><twTotDel>9.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.216</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twTotPathDel>9.711</twTotPathDel><twClkSkew dest = "1.547" src = "1.585">0.038</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twDest><twLogLvls>7</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWADDR22</twSite><twDelType>Tpsscko_MAXIGP0AWADDR</twDelType><twDelInfo twEdge="twRising">1.447</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y100.C4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWADDR[22]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y100.DMUX</twSite><twDelType>Topcd</twDelType><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel&lt;2&gt;1_2</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.A3</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.816</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.B5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y120.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.444</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[31]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y121.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N196</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y121.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_34</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.967</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y122.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.280</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y122.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i</twBEL></twPathDel><twLogDel>2.964</twLogDel><twRouteDel>6.747</twRouteDel><twTotDel>9.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41</twDest><twTotPathDel>9.710</twTotPathDel><twClkSkew dest = "1.551" src = "1.585">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID0</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y132.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.723</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y135.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_41</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.592</twRouteDel><twTotDel>9.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40</twDest><twTotPathDel>9.710</twTotPathDel><twClkSkew dest = "1.551" src = "1.585">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID0</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y132.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.723</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y135.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_40</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.592</twRouteDel><twTotDel>9.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.221</twSlack><twSrc BELType="OTHER">base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twDest><twTotPathDel>9.710</twTotPathDel><twClkSkew dest = "1.551" src = "1.585">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twDest><twLogLvls>4</twLogLvls><twSrcSite>PS7_X0Y0.MAXIGP0ACLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>PS7_X0Y0.MAXIGP0AWID0</twSite><twDelType>Tpsscko_MAXIGP0AWID</twDelType><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twComp><twBEL>base_sys_i/processing_system7_0/processing_system7_0/PS7_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y132.C1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.723</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_AWID[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y132.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o122</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y135.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.958</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o121</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y135.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id[7]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y135.A1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[11]_equal_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y135.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/N90</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y137.C1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y137.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_40</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y115.CE</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[5]</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y115.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_42</twBEL></twPathDel><twLogDel>2.118</twLogDel><twRouteDel>7.592</twRouteDel><twTotDel>9.710</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>21.8</twPctLog><twPctRoute>78.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.226</twSlack><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_3</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35</twDest><twTotPathDel>9.734</twTotPathDel><twClkSkew dest = "0.815" src = "0.820">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_3</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X47Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X47Y132.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[3]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y136.B1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.506</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen[3]</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y136.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/out31</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y139.D1</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.470</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y139.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>base_sys_i/axi_bram_ctrl_2/N78</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l&lt;8&gt;1</twBEL><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[8].mux_s2_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y118.A3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">2.597</twDelInfo><twComp>base_sys_i/axi_interconnect_1_S_RID[8]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y118.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_71</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;4&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y116.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.137</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;4&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y116.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/ALU/ALU_In1_Reg0[27]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop&lt;4&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y110.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.838</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[4]</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y110.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE41/Inst_Mem_Out_Reg1[23]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1522_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.529</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1522_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y109.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_35</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>8.077</twRouteDel><twTotDel>9.734</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP &quot;clk_fpga_0&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X3Y28.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X3Y28.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X3Y26.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="163" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X3Y26.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="164" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X3Y29.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="165" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X3Y29.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="166" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X3Y27.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="167" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X3Y27.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="168" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X5Y28.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="169" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X5Y28.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X4Y29.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X4Y29.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="172" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL" locationPin="RAMB36_X5Y29.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="173" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU" locationPin="RAMB36_X5Y29.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="174" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL" locationPin="RAMB36_X5Y27.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="175" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU" locationPin="RAMB36_X5Y27.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="176" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X4Y25.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="177" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X4Y25.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="178" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X4Y24.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="179" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X4Y24.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="180" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL" locationPin="RAMB36_X4Y18.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="181" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU" locationPin="RAMB36_X4Y18.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="182" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL" locationPin="RAMB36_X4Y19.CLKARDCLKL" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="183" type="MINPERIOD" name="Trper_CLKA" slack="7.424" period="10.000" constraintValue="10.000" deviceLimit="2.576" freqLimit="388.199" physResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" logResource="base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU" locationPin="RAMB36_X4Y19.CLKARDCLKU" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="184" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X32Y127.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="185" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X32Y127.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="186" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X32Y127.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="187" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X32Y127.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="188" type="MINLOWPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB/CLK" locationPin="SLICE_X32Y127.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/><twPinLimit anchorID="189" type="MINHIGHPULSE" name="Tmpw" slack="7.500" period="10.000" constraintValue="5.000" deviceLimit="1.250" physResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[5]/CLK" logResource="base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[3].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB/CLK" locationPin="SLICE_X32Y127.CLK" clockNet="base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk"/></twPinLimitRpt></twConst><twConst anchorID="190" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="191"><twUnconstPath anchorID="192" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.100</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.984</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.065</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y144.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y144.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y144.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.528</twRouteDel><twTotDel>1.065</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="193"><twUnconstPath anchorID="194" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.076</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.980</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.041</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X28Y144.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y144.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y144.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y144.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.524</twRouteDel><twTotDel>1.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="195" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_2_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="196"><twUnconstPath anchorID="197" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.120</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.024</twDel><twSUTime>0.061</twSUTime><twTotPathDel>1.085</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.568</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.061</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.517</twLogDel><twRouteDel>0.568</twRouteDel><twTotDel>1.085</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>47.6</twPctLog><twPctRoute>52.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="198"><twUnconstPath anchorID="199" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.097</twTotDel><twSrc BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.981</twDel><twSUTime>0.081</twSUTime><twTotPathDel>1.062</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y112.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y112.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.081</twDelInfo><twComp>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]</twComp><twBEL>base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.537</twLogDel><twRouteDel>0.525</twRouteDel><twTotDel>1.062</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="200" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_Clk_To_LowClk_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="201"><twUnconstPath anchorID="202" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.170</twTotDel><twSrc BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1</twDest><twDel>0.797</twDel><twSUTime>0.031</twSUTime><twTotPathDel>0.828</twTotPathDel><twClkSkew dest = "2.870" src = "3.177">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y137.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y137.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y137.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y137.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.031</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg2</twComp><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1</twBEL></twPathDel><twLogDel>0.487</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.828</twTotDel><twDestClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="203" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_LowClk_To_Clk_path&quot; TIG;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRpt anchorID="204"><twUnconstPath anchorID="205" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.886</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.431</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.526</twTotPathDel><twClkSkew dest = "2.857" src = "3.182">0.325</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.832</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.789</twRouteDel><twTotDel>3.526</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="206"><twUnconstPath anchorID="207" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.828</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.370</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.465</twTotPathDel><twClkSkew dest = "2.857" src = "3.185">0.328</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.790</twRouteDel><twTotDel>3.465</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="208"><twUnconstPath anchorID="209" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.669</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.211</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.306</twTotPathDel><twClkSkew dest = "2.857" src = "3.185">0.328</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y103.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.631</twRouteDel><twTotDel>3.306</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="210"><twUnconstPath anchorID="211" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.660</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.205</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.300</twTotPathDel><twClkSkew dest = "2.857" src = "3.182">0.325</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.606</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.563</twRouteDel><twTotDel>3.300</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="212"><twUnconstPath anchorID="213" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.552</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.094</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.189</twTotPathDel><twClkSkew dest = "2.857" src = "3.185">0.328</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y112.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.328</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.514</twRouteDel><twTotDel>3.189</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>21.2</twPctLog><twPctRoute>78.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="214"><twUnconstPath anchorID="215" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.503</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>3.048</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.143</twTotPathDel><twClkSkew dest = "2.857" src = "3.182">0.325</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.406</twRouteDel><twTotDel>3.143</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>23.4</twPctLog><twPctRoute>76.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="216"><twUnconstPath anchorID="217" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.418</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.960</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.055</twTotPathDel><twClkSkew dest = "2.857" src = "3.185">0.328</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X29Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X29Y103.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y112.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.194</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>2.380</twRouteDel><twTotDel>3.055</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>22.1</twPctLog><twPctRoute>77.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="218"><twUnconstPath anchorID="219" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.384</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.929</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.024</twTotPathDel><twClkSkew dest = "2.857" src = "3.182">0.325</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y102.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y102.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y102.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.957</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>2.287</twRouteDel><twTotDel>3.024</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="220"><twUnconstPath anchorID="221" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.361</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.916</twDel><twSUTime>0.095</twSUTime><twTotPathDel>3.011</twTotPathDel><twClkSkew dest = "2.857" src = "3.172">0.315</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y117.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y119.B1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y119.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.973</twLogDel><twRouteDel>2.038</twRouteDel><twTotDel>3.011</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>32.3</twPctLog><twPctRoute>67.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="222"><twUnconstPath anchorID="223" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.230</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.785</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.880</twTotPathDel><twClkSkew dest = "2.857" src = "3.172">0.315</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y119.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y119.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>base_sys_i/axi_interconnect_2_M_RDATA[2]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;6</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.020</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.971</twLogDel><twRouteDel>1.909</twRouteDel><twTotDel>2.880</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="224"><twUnconstPath anchorID="225" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.975</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.525</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.620</twTotPathDel><twClkSkew dest = "2.857" src = "3.177">0.320</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y112.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y112.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_20</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.883</twRouteDel><twTotDel>2.620</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.1</twPctLog><twPctRoute>71.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="226"><twUnconstPath anchorID="227" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.848</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.403</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.498</twTotPathDel><twClkSkew dest = "2.857" src = "3.172">0.315</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.947</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.761</twRouteDel><twTotDel>2.498</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="228"><twUnconstPath anchorID="229" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.831</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.378</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.473</twTotPathDel><twClkSkew dest = "2.857" src = "3.180">0.323</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y113.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.984</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.798</twRouteDel><twTotDel>2.473</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="230"><twUnconstPath anchorID="231" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.734</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.284</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.379</twTotPathDel><twClkSkew dest = "2.857" src = "3.177">0.320</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y112.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_22</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.642</twRouteDel><twTotDel>2.379</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="232"><twUnconstPath anchorID="233" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.719</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.266</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.361</twTotPathDel><twClkSkew dest = "2.857" src = "3.180">0.323</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y113.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.872</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.686</twRouteDel><twTotDel>2.361</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="234"><twUnconstPath anchorID="235" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.697</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.260</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.355</twTotPathDel><twClkSkew dest = "2.857" src = "3.164">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y122.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y123.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.821</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.618</twRouteDel><twTotDel>2.355</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="236"><twUnconstPath anchorID="237" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.658</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.213</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.308</twTotPathDel><twClkSkew dest = "2.857" src = "3.172">0.315</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y117.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y119.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.974</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.633</twRouteDel><twTotDel>2.308</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="238"><twUnconstPath anchorID="239" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.649</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.204</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.299</twTotPathDel><twClkSkew dest = "2.857" src = "3.172">0.315</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y119.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.965</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.624</twRouteDel><twTotDel>2.299</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="240"><twUnconstPath anchorID="241" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.569</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.133</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.228</twTotPathDel><twClkSkew dest = "2.857" src = "3.163">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y123.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.694</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.491</twRouteDel><twTotDel>2.228</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="242"><twUnconstPath anchorID="243" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.566</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.116</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.211</twTotPathDel><twClkSkew dest = "2.857" src = "3.177">0.320</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y112.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.474</twRouteDel><twTotDel>2.211</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>33.3</twPctLog><twPctRoute>66.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="244"><twUnconstPath anchorID="245" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.549</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.113</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.208</twTotPathDel><twClkSkew dest = "2.857" src = "3.163">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y123.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y119.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.471</twRouteDel><twTotDel>2.208</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="246"><twUnconstPath anchorID="247" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.537</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.100</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.195</twTotPathDel><twClkSkew dest = "2.857" src = "3.164">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y122.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y123.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.661</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.458</twRouteDel><twTotDel>2.195</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="248"><twUnconstPath anchorID="249" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.533</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.088</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.183</twTotPathDel><twClkSkew dest = "2.857" src = "3.172">0.315</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y117.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.508</twRouteDel><twTotDel>2.183</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>30.9</twPctLog><twPctRoute>69.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="250"><twUnconstPath anchorID="251" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.521</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.068</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.163</twTotPathDel><twClkSkew dest = "2.857" src = "3.180">0.323</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.488</twRouteDel><twTotDel>2.163</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="252"><twUnconstPath anchorID="253" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.503</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.058</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.153</twTotPathDel><twClkSkew dest = "2.857" src = "3.172">0.315</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.602</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.416</twRouteDel><twTotDel>2.153</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="254"><twUnconstPath anchorID="255" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.473</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.036</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.131</twTotPathDel><twClkSkew dest = "2.857" src = "3.164">0.307</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y122.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y122.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y123.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.394</twRouteDel><twTotDel>2.131</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="256"><twUnconstPath anchorID="257" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.458</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>2.008</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.103</twTotPathDel><twClkSkew dest = "2.857" src = "3.177">0.320</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.180</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y112.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_26</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.186</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;3</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.366</twRouteDel><twTotDel>2.103</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>35.0</twPctLog><twPctRoute>65.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="258"><twUnconstPath anchorID="259" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.363</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.910</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.005</twTotPathDel><twClkSkew dest = "2.857" src = "3.180">0.323</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X28Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X28Y113.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y114.A6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.516</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y114.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE32/Inst_Mem_Out_Reg0[13]</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.814</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;4</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.330</twRouteDel><twTotDel>2.005</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="260"><twUnconstPath anchorID="261" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.350</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.914</twDel><twSUTime>0.095</twSUTime><twTotPathDel>2.009</twTotPathDel><twClkSkew dest = "2.857" src = "3.163">0.306</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X26Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.475</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y123.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg1</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.737</twLogDel><twRouteDel>1.272</twRouteDel><twTotDel>2.009</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="262"><twUnconstPath anchorID="263" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.305</twTotDel><twSrc BELType="FF">base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twSrc><twDest BELType="FF">base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twDel>1.860</twDel><twSUTime>0.095</twSUTime><twTotPathDel>1.955</twTotPathDel><twClkSkew dest = "2.857" src = "3.172">0.315</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twSrc><twDest BELType='FF'>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X27Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising">base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X27Y117.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y119.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y119.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_18</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y124.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y124.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3</twComp><twBEL>base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start&lt;31&gt;7</twBEL><twBEL>base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0</twBEL></twPathDel><twLogDel>0.675</twLogDel><twRouteDel>1.280</twRouteDel><twTotDel>1.955</twTotDel><twDestClk twEdge ="twRising">base_sys_i/cgra5x5_0_PORT0_BRAM_Clk</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twUnmetConstCnt anchorID="264">0</twUnmetConstCnt><twDataSheet anchorID="265" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="266"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>636572</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>131670</twConnCnt></twConstCov><twStats anchorID="267"><twMinPer>9.923</twMinPer><twFootnote number="1" /><twMaxFreq>100.776</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May 22 14:31:29 2014 </twTimestamp></twFoot><twClientInfo anchorID="268"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 1241 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
