# ðŸ”¢ 8-Bit ALU UVM Verification Project

This repository contains a complete **UVM-based testbench** for an 8-bit Arithmetic Logic Unit (ALU), developed as part of a learning project in digital verification.

---

## ðŸ“Œ Project Description

The **Design Under Test (DUT)** is a simple 8-bit ALU capable of performing four operations:

| Operation | sel[1:0] | Description                |
|-----------|-----------|----------------------------|
| ADD       | `2'b00`   | a + b                      |
| SUB       | `2'b01`   | a - b                      |
| MUL       | `2'b10`   | a Ã— b                      |
| SLT       | `2'b11`   | Set if a < b (`1` or `0`)  |

---

## ðŸ§ª Testbench Features

This UVM testbench verifies the ALU using a **constrained-random verification** flow:

- âœ… **Randomized Inputs**: Operands `a` and `b`, and operation select `sel`
- ðŸ§  **Scoreboard**: Compares DUT result with expected model
- ðŸ“¡ **Monitor**: Captures DUT transactions from the interface
- ðŸ“¬ **Driver**: Drives inputs to the DUT from the sequence
- ðŸ”„ **Sequencer**: Coordinates sequences and transactions
- ðŸ”„ **Sequence**: Generates randomized stimulus
- ðŸ§± **Agent**: Wraps monitor, driver, and sequencer
- ðŸ§ª **Environment**: Instantiates the agent and scoreboard
- ðŸ§« **Test**: Top-level test class that starts the sequence

---

## ðŸ“ File Structure

```bash
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ alu.sv                  # ALU Design
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ alu_transaction.svh     # Sequence item
â”‚   â”œâ”€â”€ alu_sequence.svh        # Sequence
â”‚   â”œâ”€â”€ alu_driver.svh          # Driver
â”‚   â”œâ”€â”€ alu_monitor.svh         # Monitor
â”‚   â”œâ”€â”€ alu_scoreboard.svh      # Scoreboard
â”‚   â”œâ”€â”€ alu_agent.svh           # Agent
â”‚   â”œâ”€â”€ alu_env.svh             # Environment
â”‚   â”œâ”€â”€ alu_test.svh            # Test
â”‚   â””â”€â”€ alu_if.sv               # Interface
â”œâ”€â”€ sim/
â”‚   â””â”€â”€ run.f                   # File list for simulation
```
## ðŸ› ï¸ How to Run

### ðŸ§¾ Prerequisites

- âœ… SystemVerilog simulator (e.g., **QuestaSim**, **Synopsys VCS**, **Aldec Riviera-PRO**)
- âœ… UVM library (usually bundled with the simulator)

---

### â–¶ï¸ Simulation Steps (QuestaSim Example)

```bash
# Compile all design and testbench files
vlog -sv -f sim/run.f +incdir+tb

# Run the simulation using the top module
vsim -c work.top -do "run -all; quit"


