<!doctype html>
<html class="no-js" lang="en" data-content_root="../../../">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="../../../genindex.html" /><link rel="search" title="Search" href="../../../search.html" /><link rel="next" title="chipflow_lib.steps" href="../steps/index.html" /><link rel="prev" title="chipflow_lib" href="../index.html" />

    <!-- Generated with Sphinx 7.4.7 and Furo 2024.08.06 -->
        <title>chipflow_lib.platforms - ChipFlow Platform Documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=8f2a1f02" />
    <link rel="stylesheet" type="text/css" href="../../../_static/styles/furo.css?v=354aac6f" />
    <link rel="stylesheet" type="text/css" href="../../../_static/graphviz.css?v=fd3f3429" />
    <link rel="stylesheet" type="text/css" href="../../../_static/autodoc_pydantic.css" />
    <link rel="stylesheet" type="text/css" href="../../../_static/sphinx-design.min.css?v=95c83b7e" />
    <link rel="stylesheet" type="text/css" href="../../../_static/styles/furo-extensions.css?v=302659d7" />
    
    


<style>
  body {
    --color-code-background: #f8f8f8;
  --color-code-foreground: black;
  --admonition-font-size: 0.9 rem;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  --admonition-font-size: 0.9 rem;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  --admonition-font-size: 0.9 rem;
  
      }
    }
  }
</style></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-with-moon" viewBox="0 0 24 24">
    <title>Auto light/dark, in light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path style="opacity: 50%" d="M 5.411 14.504 C 5.471 14.504 5.532 14.504 5.591 14.504 C 3.639 16.319 4.383 19.569 6.931 20.352 C 7.693 20.586 8.512 20.551 9.25 20.252 C 8.023 23.207 4.056 23.725 2.11 21.184 C 0.166 18.642 1.702 14.949 4.874 14.536 C 5.051 14.512 5.231 14.5 5.411 14.5 L 5.411 14.504 Z"/>
      <line x1="14.5" y1="3.25" x2="14.5" y2="1.25"/>
      <line x1="14.5" y1="15.85" x2="14.5" y2="17.85"/>
      <line x1="10.044" y1="5.094" x2="8.63" y2="3.68"/>
      <line x1="19" y1="14.05" x2="20.414" y2="15.464"/>
      <line x1="8.2" y1="9.55" x2="6.2" y2="9.55"/>
      <line x1="20.8" y1="9.55" x2="22.8" y2="9.55"/>
      <line x1="10.044" y1="14.006" x2="8.63" y2="15.42"/>
      <line x1="19" y1="5.05" x2="20.414" y2="3.636"/>
      <circle cx="14.5" cy="9.55" r="3.6"/>
    </svg>
  </symbol>
  <symbol id="svg-moon-with-sun" viewBox="0 0 24 24">
    <title>Auto light/dark, in dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round"
      class="icon-custom-derived-from-feather-sun-and-tabler-moon">
      <path d="M 8.282 7.007 C 8.385 7.007 8.494 7.007 8.595 7.007 C 5.18 10.184 6.481 15.869 10.942 17.24 C 12.275 17.648 13.706 17.589 15 17.066 C 12.851 22.236 5.91 23.143 2.505 18.696 C -0.897 14.249 1.791 7.786 7.342 7.063 C 7.652 7.021 7.965 7 8.282 7 L 8.282 7.007 Z"/>
      <line style="opacity: 50%" x1="18" y1="3.705" x2="18" y2="2.5"/>
      <line style="opacity: 50%" x1="18" y1="11.295" x2="18" y2="12.5"/>
      <line style="opacity: 50%" x1="15.316" y1="4.816" x2="14.464" y2="3.964"/>
      <line style="opacity: 50%" x1="20.711" y1="10.212" x2="21.563" y2="11.063"/>
      <line style="opacity: 50%" x1="14.205" y1="7.5" x2="13.001" y2="7.5"/>
      <line style="opacity: 50%" x1="21.795" y1="7.5" x2="23" y2="7.5"/>
      <line style="opacity: 50%" x1="15.316" y1="10.184" x2="14.464" y2="11.036"/>
      <line style="opacity: 50%" x1="20.711" y1="4.789" x2="21.563" y2="3.937"/>
      <circle style="opacity: 50%" cx="18" cy="7.5" r="2.169"/>
    </svg>
  </symbol>
  <symbol id="svg-pencil" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-pencil-code">
      <path d="M4 20h4l10.5 -10.5a2.828 2.828 0 1 0 -4 -4l-10.5 10.5v4" />
      <path d="M13.5 6.5l4 4" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
  <symbol id="svg-eye" viewBox="0 0 24 24">
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-eye-code">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M10 12a2 2 0 1 0 4 0a2 2 0 0 0 -4 0" />
      <path
        d="M11.11 17.958c-3.209 -.307 -5.91 -2.293 -8.11 -5.958c2.4 -4 5.4 -6 9 -6c3.6 0 6.6 2 9 6c-.21 .352 -.427 .688 -.647 1.008" />
      <path d="M20 21l2 -2l-2 -2" />
      <path d="M17 17l-2 2l2 2" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>

<a class="skip-to-content muted-link" href="#furo-main-content">Skip to content</a>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../../../index.html"><div class="brand">ChipFlow Platform Documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
          <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../../../index.html">
  
  <div class="sidebar-logo-container">
    <img class="sidebar-logo" src="../../../_static/chipflow-logo.svg" alt="Logo"/>
  </div>
  
  <span class="sidebar-brand-text">ChipFlow Platform Documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../../../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <p class="caption" role="heading"><span class="caption-text">User Guide</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../getting-started.html">Getting Started with ChipFlow</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../chipflow-toml-guide.html">Intro to <code class="docutils literal notranslate"><span class="pre">chipflow.toml</span></code></a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../chipflow-toml-guide.html#project-name">project_name</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../chipflow-toml-guide.html#clock-domains">clock_domains</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../chipflow-toml-guide.html#process">process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../chipflow-toml-guide.html#package">package</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../chipflow-commands.html">The <code class="docutils literal notranslate"><span class="pre">chipflow</span></code> command</a></li>
<li class="toctree-l1 current has-children"><a class="reference internal" href="../../index.html">API Reference</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle navigation of API Reference</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l2 current has-children"><a class="reference internal" href="../index.html">chipflow_lib</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle navigation of chipflow_lib</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l3 current current-page"><a class="current reference internal" href="#">chipflow_lib.platforms</a></li>
<li class="toctree-l3"><a class="reference internal" href="../steps/index.html">chipflow_lib.steps</a></li>
</ul>
</li>
</ul>
</li>
</ul>

</div>
</div>

      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          <div class="view-this-page">
  <a class="muted-link" href="../../../_sources/autoapi/chipflow_lib/platforms/index.rst.txt" title="View this page">
    <svg><use href="#svg-eye"></use></svg>
    <span class="visually-hidden">View this page</span>
  </a>
</div>
<div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto-light"><use href="#svg-sun-with-moon"></use></svg>
              <svg class="theme-icon-when-auto-dark"><use href="#svg-moon-with-sun"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main" id="furo-main-content">
          <section id="module-chipflow_lib.platforms">
<span id="chipflow-lib-platforms"></span><h1>chipflow_lib.platforms<a class="headerlink" href="#module-chipflow_lib.platforms" title="Link to this heading">¶</a></h1>
<p>This module defines the functionality you use in you code to target the ChipFlow platform</p>
<section id="classes">
<h2>Classes<a class="headerlink" href="#classes" title="Link to this heading">¶</a></h2>
<div class="table-wrapper autosummary longtable docutils container">
<table class="autosummary longtable docutils align-default">
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="#chipflow_lib.platforms.SiliconPlatformPort" title="chipflow_lib.platforms.SiliconPlatformPort"><code class="xref py py-obj docutils literal notranslate"><span class="pre">SiliconPlatformPort</span></code></a></p></td>
<td><p>Represents an abstract library I/O port that can be passed to a buffer.</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#chipflow_lib.platforms.IOSignature" title="chipflow_lib.platforms.IOSignature"><code class="xref py py-obj docutils literal notranslate"><span class="pre">IOSignature</span></code></a></p></td>
<td><p>An <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/wiring.html#amaranth.lib.wiring.Signature" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Amaranth</span> <span class="pre">Signature</span></code></a> used to decorate wires that would usually be brought out onto a port on the package.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#chipflow_lib.platforms.IOModel" title="chipflow_lib.platforms.IOModel"><code class="xref py py-obj docutils literal notranslate"><span class="pre">IOModel</span></code></a></p></td>
<td><p>Options for IO Ports</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#chipflow_lib.platforms.LockFile" title="chipflow_lib.platforms.LockFile"><code class="xref py py-obj docutils literal notranslate"><span class="pre">LockFile</span></code></a></p></td>
<td><p>Representation of a pin lock file.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#chipflow_lib.platforms.Package" title="chipflow_lib.platforms.Package"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Package</span></code></a></p></td>
<td><p>Serialisable identifier for a defined packaging option</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#chipflow_lib.platforms.PortMap" title="chipflow_lib.platforms.PortMap"><code class="xref py py-obj docutils literal notranslate"><span class="pre">PortMap</span></code></a></p></td>
<td><p>!!! abstract &quot;Usage Documentation&quot;</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#chipflow_lib.platforms.Port" title="chipflow_lib.platforms.Port"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Port</span></code></a></p></td>
<td><p>!!! abstract &quot;Usage Documentation&quot;</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#chipflow_lib.platforms.Process" title="chipflow_lib.platforms.Process"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Process</span></code></a></p></td>
<td><p>IC manufacturing process</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#chipflow_lib.platforms.GAPackageDef" title="chipflow_lib.platforms.GAPackageDef"><code class="xref py py-obj docutils literal notranslate"><span class="pre">GAPackageDef</span></code></a></p></td>
<td><p>Definiton of a grid array package, with pins or pads in a regular array of 'width' by 'height' pins</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#chipflow_lib.platforms.QuadPackageDef" title="chipflow_lib.platforms.QuadPackageDef"><code class="xref py py-obj docutils literal notranslate"><span class="pre">QuadPackageDef</span></code></a></p></td>
<td><p>Definiton of a package a row of 'width* pins on the top and bottom of the package and 'height' pins</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#chipflow_lib.platforms.BareDiePackageDef" title="chipflow_lib.platforms.BareDiePackageDef"><code class="xref py py-obj docutils literal notranslate"><span class="pre">BareDiePackageDef</span></code></a></p></td>
<td><p>Definition of a package with pins on four sides, labelled north, south, east, west</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#chipflow_lib.platforms.BasePackageDef" title="chipflow_lib.platforms.BasePackageDef"><code class="xref py py-obj docutils literal notranslate"><span class="pre">BasePackageDef</span></code></a></p></td>
<td><p>Abstract base class for the definition of a package</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#chipflow_lib.platforms.JTAGPins" title="chipflow_lib.platforms.JTAGPins"><code class="xref py py-obj docutils literal notranslate"><span class="pre">JTAGPins</span></code></a></p></td>
<td><p>Pins for a JTAG interface</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#chipflow_lib.platforms.PowerPins" title="chipflow_lib.platforms.PowerPins"><code class="xref py py-obj docutils literal notranslate"><span class="pre">PowerPins</span></code></a></p></td>
<td><p>A matched pair of power pins, with optional notation of the voltage range</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="functions">
<h2>Functions<a class="headerlink" href="#functions" title="Link to this heading">¶</a></h2>
<div class="table-wrapper autosummary longtable docutils container">
<table class="autosummary longtable docutils align-default">
<tbody>
<tr class="row-odd"><td><p><a class="reference internal" href="#chipflow_lib.platforms.OutputIOSignature" title="chipflow_lib.platforms.OutputIOSignature"><code class="xref py py-obj docutils literal notranslate"><span class="pre">OutputIOSignature</span></code></a>(width, **kwargs)</p></td>
<td><p>This creates an <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/wiring.html#amaranth.lib.wiring.Signature" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Amaranth</span> <span class="pre">Signature</span></code></a> which is then used to decorate package output signals</p></td>
</tr>
<tr class="row-even"><td><p><a class="reference internal" href="#chipflow_lib.platforms.InputIOSignature" title="chipflow_lib.platforms.InputIOSignature"><code class="xref py py-obj docutils literal notranslate"><span class="pre">InputIOSignature</span></code></a>(width, **kwargs)</p></td>
<td><p>This creates an <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/wiring.html#amaranth.lib.wiring.Signature" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Amaranth</span> <span class="pre">Signature</span></code></a> which is then used to decorate package input signals</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference internal" href="#chipflow_lib.platforms.BidirIOSignature" title="chipflow_lib.platforms.BidirIOSignature"><code class="xref py py-obj docutils literal notranslate"><span class="pre">BidirIOSignature</span></code></a>(width, **kwargs)</p></td>
<td><p>This creates an <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/wiring.html#amaranth.lib.wiring.Signature" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Amaranth</span> <span class="pre">Signature</span></code></a> which is then used to decorate package bi-directional signals</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="package-contents">
<h2>Package Contents<a class="headerlink" href="#package-contents" title="Link to this heading">¶</a></h2>
<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.SiliconPlatformPort">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">SiliconPlatformPort</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">component</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">port</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">invert</span></span><span class="o"><span class="pre">=</span></span><span class="default_value"><span class="pre">False</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.SiliconPlatformPort" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/io.html#amaranth.lib.io.PortLike" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">amaranth.lib.io.PortLike</span></code></a></p>
<p>Represents an abstract library I/O port that can be passed to a buffer.</p>
<p>The port types supported by most platforms are <code class="xref py py-class docutils literal notranslate"><span class="pre">SingleEndedPort</span></code> and
<code class="xref py py-class docutils literal notranslate"><span class="pre">DifferentialPort</span></code>. Platforms may define additional port types where appropriate.</p>
<div class="admonition note">
<p class="admonition-title">Note</p>
<p><code class="xref py py-class docutils literal notranslate"><span class="pre">amaranth.hdl.IOPort</span></code> is not an instance of <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/io.html#amaranth.lib.io.PortLike" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-class docutils literal notranslate"><span class="pre">amaranth.lib.io.PortLike</span></code></a>.</p>
</div>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>component</strong> (<a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.13)"><em>str</em></a>)</p></li>
<li><p><strong>name</strong> (<a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.13)"><em>str</em></a>)</p></li>
<li><p><strong>port</strong> (<em>chipflow_lib.platforms.utils.Port</em>)</p></li>
<li><p><strong>invert</strong> (<a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.13)"><em>bool</em></a>)</p></li>
</ul>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="chipflow_lib.platforms.SiliconPlatformPort.direction">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">direction</span></span><a class="headerlink" href="#chipflow_lib.platforms.SiliconPlatformPort.direction" title="Link to this definition">¶</a></dt>
<dd><p>Direction of the port.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><code class="xref py py-class docutils literal notranslate"><span class="pre">Direction</span></code></p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.IOSignature">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">IOSignature</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.IOSignature" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/wiring.html#amaranth.lib.wiring.Signature" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">amaranth.lib.wiring.Signature</span></code></a></p>
<p>An <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/wiring.html#amaranth.lib.wiring.Signature" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Amaranth</span> <span class="pre">Signature</span></code></a> used to decorate wires that would usually be brought out onto a port on the package.
This class is generally not directly used.
Instead, you would typically utilize the more specific
<a class="reference internal" href="#chipflow_lib.platforms.InputIOSignature" title="chipflow_lib.platforms.InputIOSignature"><code class="xref py py-obj docutils literal notranslate"><span class="pre">InputIOSignature</span></code></a>, <a class="reference internal" href="#chipflow_lib.platforms.OutputIOSignature" title="chipflow_lib.platforms.OutputIOSignature"><code class="xref py py-obj docutils literal notranslate"><span class="pre">OutputIOSignature</span></code></a>, or <a class="reference internal" href="#chipflow_lib.platforms.BidirIOSignature" title="chipflow_lib.platforms.BidirIOSignature"><code class="xref py py-obj docutils literal notranslate"><span class="pre">BidirIOSignature</span></code></a> for defining pin interfaces.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>kwargs</strong> (<em>typing_extensions.Unpack</em><em>[</em><a class="reference internal" href="#chipflow_lib.platforms.IOModel" title="chipflow_lib.platforms.IOModel"><em>IOModel</em></a><em>]</em>)</p>
</dd>
</dl>
<dl class="py property">
<dt class="sig sig-object py" id="chipflow_lib.platforms.IOSignature.direction">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">direction</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/io.html#amaranth.lib.io.Direction" title="(in Amaranth language &amp; toolchain v0.5.4)"><span class="pre">amaranth.lib.io.Direction</span></a></em><a class="headerlink" href="#chipflow_lib.platforms.IOSignature.direction" title="Link to this definition">¶</a></dt>
<dd><p>The direction of the IO port</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/io.html#amaranth.lib.io.Direction" title="(in Amaranth language &amp; toolchain v0.5.4)">amaranth.lib.io.Direction</a></p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="chipflow_lib.platforms.IOSignature.width">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">width</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.13)"><span class="pre">int</span></a></em><a class="headerlink" href="#chipflow_lib.platforms.IOSignature.width" title="Link to this definition">¶</a></dt>
<dd><p>The width of the IO port, in wires</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.13)">int</a></p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="chipflow_lib.platforms.IOSignature.invert">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">invert</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/collections.abc.html#collections.abc.Iterable" title="(in Python v3.13)"><span class="pre">collections.abc.Iterable</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.13)"><span class="pre">bool</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#chipflow_lib.platforms.IOSignature.invert" title="Link to this definition">¶</a></dt>
<dd><p>A tuple as wide as the IO port, with a bool for the polarity inversion for each wire</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><a class="reference external" href="https://docs.python.org/3/library/collections.abc.html#collections.abc.Iterable" title="(in Python v3.13)">collections.abc.Iterable</a>[<a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.13)">bool</a>]</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.IOSignature.options">
<span class="sig-name descname"><span class="pre">options</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.IOSignature.options" title="Link to this definition">¶</a></dt>
<dd><p>Options set on the io port at construction</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>_IOModelOptions</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.IOSignature.annotations">
<span class="sig-name descname"><span class="pre">annotations</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.IOSignature.annotations" title="Link to this definition">¶</a></dt>
<dd><p>Annotate an interface object.</p>
<p>Subclasses of <code class="xref py py-class docutils literal notranslate"><span class="pre">Signature</span></code> may override this method to provide annotations for
a corresponding interface object. The default implementation provides none.</p>
<p>See <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/meta.html#module-amaranth.lib.meta" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-mod docutils literal notranslate"><span class="pre">amaranth.lib.meta</span></code></a> for details.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p><code class="code highlight py python docutils literal highlight-python"><span class="nb">tuple</span><span class="p">()</span></code></p>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>iterable of <code class="xref py py-class docutils literal notranslate"><span class="pre">Annotation</span></code></p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.IOModel">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">IOModel</span></span><a class="headerlink" href="#chipflow_lib.platforms.IOModel" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-obj docutils literal notranslate"><span class="pre">_IOModelOptions</span></code></p>
<p>Options for IO Ports</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>direction</strong> – <cite>io.Direction.Input</cite>, <cite>io.Direction.Output</cite> or <cite>io.Direction.Bidir</cite></p></li>
<li><p><strong>width</strong> – width of port, default is 1</p></li>
<li><p><strong>all_have_oe</strong> – controls whether each output wire is associated with an individual Output Enable bit
or a single OE bit will be used for entire port, the default value is False, indicating that a
single OE bit controls the entire port.</p></li>
<li><p><strong>invert</strong> – Polarity inversion. If the value is a simple <a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.13)"><code class="xref py py-class docutils literal notranslate"><span class="pre">bool</span></code></a>, it specifies inversion for
the entire port. If the value is an iterable of <a class="reference external" href="https://docs.python.org/3/library/functions.html#bool" title="(in Python v3.13)"><code class="xref py py-class docutils literal notranslate"><span class="pre">bool</span></code></a>, the iterable must have the
same length as the width of <code class="code highlight py python docutils literal highlight-python"><span class="n">io</span></code>, and the inversion is specified for individual wires.</p></li>
<li><p><strong>allocate_power</strong> – Whether a power line should be allocated with this interface.  NB there is only one of these, so IO with multiple IO power domains must be split up.</p></li>
<li><p><strong>power_voltage</strong> – Voltage range of the allocated power</p></li>
<li><p><strong>clock_domain_i</strong> – the name of the <cite>Amaranth.ClockDomain</cite> for input. NB there is only one of these, so IO with multiple input clocks must be split up.</p></li>
<li><p><strong>clock_domain_o</strong> – the name of the <cite>Amaranth.ClockDomain</cite> for output. NB there is only one of these, so IO with multiple output clocks must be split up.</p></li>
<li><p><strong>init</strong> – a <a class="reference external" href="https://docs.python.org/3/library/argparse.html#const" title="(in Python v3.13)"><span class="xref std std-ref">Const</span></a> value for the initial values of the port</p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="chipflow_lib.platforms.OutputIOSignature">
<span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">OutputIOSignature</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">width</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.OutputIOSignature" title="Link to this definition">¶</a></dt>
<dd><p>This creates an <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/wiring.html#amaranth.lib.wiring.Signature" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Amaranth</span> <span class="pre">Signature</span></code></a> which is then used to decorate package output signals
intended for connection to the physical pads of the integrated circuit package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>width</strong> (<a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.13)"><em>int</em></a>) – specifies the number of individual output wires within this port, each of which will correspond to a separate physical pad on the integrated circuit package.</p></li>
<li><p><strong>kwargs</strong> (<em>typing_extensions.Unpack</em><em>[</em><em>_IOModelOptions</em><em>]</em>)</p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="chipflow_lib.platforms.InputIOSignature">
<span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">InputIOSignature</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">width</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.InputIOSignature" title="Link to this definition">¶</a></dt>
<dd><p>This creates an <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/wiring.html#amaranth.lib.wiring.Signature" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Amaranth</span> <span class="pre">Signature</span></code></a> which is then used to decorate package input signals
intended for connection to the physical pads of the integrated circuit package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>width</strong> (<a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.13)"><em>int</em></a>) – specifies the number of individual input wires within this port, each of which will correspond to a separate physical pad on the integrated circuit package.</p></li>
<li><p><strong>kwargs</strong> (<em>typing_extensions.Unpack</em><em>[</em><em>_IOModelOptions</em><em>]</em>)</p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="py function">
<dt class="sig sig-object py" id="chipflow_lib.platforms.BidirIOSignature">
<span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">BidirIOSignature</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">width</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.BidirIOSignature" title="Link to this definition">¶</a></dt>
<dd><p>This creates an <a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/wiring.html#amaranth.lib.wiring.Signature" title="(in Amaranth language &amp; toolchain v0.5.4)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">Amaranth</span> <span class="pre">Signature</span></code></a> which is then used to decorate package bi-directional signals
intended for connection to the physical pads of the integrated circuit package.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>width</strong> (<a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.13)"><em>int</em></a>) – specifies the number of individual input/output wires within this port. Each pair of input/output wires will correspond to a separate physical pad on the integrated circuit package.</p></li>
<li><p><strong>kwargs</strong> (<em>typing_extensions.Unpack</em><em>[</em><em>_IOModelOptions</em><em>]</em>)</p></li>
</ul>
</dd>
</dl>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.LockFile">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">LockFile</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">/</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">**data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.LockFile" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-obj docutils literal notranslate"><span class="pre">pydantic.BaseModel</span></code></p>
<p>Representation of a pin lock file.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>package</strong> – Information about the physical package</p></li>
<li><p><strong>port_map</strong> – Mapping of components to interfaces to port</p></li>
<li><p><strong>metadata</strong> – Amaranth metadata, for reference</p></li>
</ul>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><p><strong>data</strong> (<em>Any</em>)</p>
</dd>
</dl>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.Package">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">Package</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">/</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">**data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.Package" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-obj docutils literal notranslate"><span class="pre">pydantic.BaseModel</span></code></p>
<p>Serialisable identifier for a defined packaging option
:Attributes: <strong>type</strong> – Package type</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>data</strong> (<em>Any</em>)</p>
</dd>
</dl>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.PortMap">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">PortMap</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">/</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">**data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.PortMap" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-obj docutils literal notranslate"><span class="pre">pydantic.BaseModel</span></code></p>
<dl class="simple">
<dt>!!! abstract “Usage Documentation”</dt><dd><p>[Models](../concepts/models.md)</p>
</dd>
</dl>
<p>A base class for creating Pydantic models.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>__class_vars__</strong> – The names of the class variables defined on the model.</p></li>
<li><p><strong>__private_attributes__</strong> – Metadata about the private attributes of the model.</p></li>
<li><p><strong>__signature__</strong> – The synthesized <cite>__init__</cite> [<cite>Signature</cite>][inspect.Signature] of the model.</p></li>
<li><p><strong>__pydantic_complete__</strong> – Whether model building is completed, or if there are still undefined fields.</p></li>
<li><p><strong>__pydantic_core_schema__</strong> – The core schema of the model.</p></li>
<li><p><strong>__pydantic_custom_init__</strong> – Whether the model has a custom <cite>__init__</cite> function.</p></li>
<li><p><strong>__pydantic_decorators__</strong> – Metadata containing the decorators defined on the model.
This replaces <cite>Model.__validators__</cite> and <cite>Model.__root_validators__</cite> from Pydantic V1.</p></li>
<li><p><strong>__pydantic_generic_metadata__</strong> – Metadata for generic models; contains data used for a similar purpose to
__args__, __origin__, __parameters__ in typing-module generics. May eventually be replaced by these.</p></li>
<li><p><strong>__pydantic_parent_namespace__</strong> – Parent namespace of the model, used for automatic rebuilding of models.</p></li>
<li><p><strong>__pydantic_post_init__</strong> – The name of the post-init method for the model, if defined.</p></li>
<li><p><strong>__pydantic_root_model__</strong> – Whether the model is a [<cite>RootModel</cite>][pydantic.root_model.RootModel].</p></li>
<li><p><strong>__pydantic_serializer__</strong> – The <cite>pydantic-core</cite> <cite>SchemaSerializer</cite> used to dump instances of the model.</p></li>
<li><p><strong>__pydantic_validator__</strong> – The <cite>pydantic-core</cite> <cite>SchemaValidator</cite> used to validate instances of the model.</p></li>
<li><p><strong>__pydantic_fields__</strong> – A dictionary of field names and their corresponding [<cite>FieldInfo</cite>][pydantic.fields.FieldInfo] objects.</p></li>
<li><p><strong>__pydantic_computed_fields__</strong> – A dictionary of computed field names and their corresponding [<cite>ComputedFieldInfo</cite>][pydantic.fields.ComputedFieldInfo] objects.</p></li>
<li><p><strong>__pydantic_extra__</strong> – A dictionary containing extra values, if [<cite>extra</cite>][pydantic.config.ConfigDict.extra]
is set to <cite>‘allow’</cite>.</p></li>
<li><p><strong>__pydantic_fields_set__</strong> – The names of fields explicitly set during instantiation.</p></li>
<li><p><strong>__pydantic_private__</strong> – Values of private attributes set on the model instance.</p></li>
</ul>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><p><strong>data</strong> (<em>Any</em>)</p>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.PortMap.get_ports">
<span class="sig-name descname"><span class="pre">get_ports</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">component</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">interface</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.PortMap.get_ports" title="Link to this definition">¶</a></dt>
<dd><p>List the ports allocated in this PortMap for the given <cite>Component</cite> and <cite>Interface</cite></p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>component</strong> (<a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.13)"><em>str</em></a>)</p></li>
<li><p><strong>interface</strong> (<a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.13)"><em>str</em></a>)</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>Interface</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.Port">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">Port</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">/</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">**data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.Port" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-obj docutils literal notranslate"><span class="pre">pydantic.BaseModel</span></code></p>
<dl class="simple">
<dt>!!! abstract “Usage Documentation”</dt><dd><p>[Models](../concepts/models.md)</p>
</dd>
</dl>
<p>A base class for creating Pydantic models.</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>__class_vars__</strong> – The names of the class variables defined on the model.</p></li>
<li><p><strong>__private_attributes__</strong> – Metadata about the private attributes of the model.</p></li>
<li><p><strong>__signature__</strong> – The synthesized <cite>__init__</cite> [<cite>Signature</cite>][inspect.Signature] of the model.</p></li>
<li><p><strong>__pydantic_complete__</strong> – Whether model building is completed, or if there are still undefined fields.</p></li>
<li><p><strong>__pydantic_core_schema__</strong> – The core schema of the model.</p></li>
<li><p><strong>__pydantic_custom_init__</strong> – Whether the model has a custom <cite>__init__</cite> function.</p></li>
<li><p><strong>__pydantic_decorators__</strong> – Metadata containing the decorators defined on the model.
This replaces <cite>Model.__validators__</cite> and <cite>Model.__root_validators__</cite> from Pydantic V1.</p></li>
<li><p><strong>__pydantic_generic_metadata__</strong> – Metadata for generic models; contains data used for a similar purpose to
__args__, __origin__, __parameters__ in typing-module generics. May eventually be replaced by these.</p></li>
<li><p><strong>__pydantic_parent_namespace__</strong> – Parent namespace of the model, used for automatic rebuilding of models.</p></li>
<li><p><strong>__pydantic_post_init__</strong> – The name of the post-init method for the model, if defined.</p></li>
<li><p><strong>__pydantic_root_model__</strong> – Whether the model is a [<cite>RootModel</cite>][pydantic.root_model.RootModel].</p></li>
<li><p><strong>__pydantic_serializer__</strong> – The <cite>pydantic-core</cite> <cite>SchemaSerializer</cite> used to dump instances of the model.</p></li>
<li><p><strong>__pydantic_validator__</strong> – The <cite>pydantic-core</cite> <cite>SchemaValidator</cite> used to validate instances of the model.</p></li>
<li><p><strong>__pydantic_fields__</strong> – A dictionary of field names and their corresponding [<cite>FieldInfo</cite>][pydantic.fields.FieldInfo] objects.</p></li>
<li><p><strong>__pydantic_computed_fields__</strong> – A dictionary of computed field names and their corresponding [<cite>ComputedFieldInfo</cite>][pydantic.fields.ComputedFieldInfo] objects.</p></li>
<li><p><strong>__pydantic_extra__</strong> – A dictionary containing extra values, if [<cite>extra</cite>][pydantic.config.ConfigDict.extra]
is set to <cite>‘allow’</cite>.</p></li>
<li><p><strong>__pydantic_fields_set__</strong> – The names of fields explicitly set during instantiation.</p></li>
<li><p><strong>__pydantic_private__</strong> – Values of private attributes set on the model instance.</p></li>
</ul>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><p><strong>data</strong> (<em>Any</em>)</p>
</dd>
</dl>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.Process">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">Process</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span><span class="n"><span class="pre">args</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwds</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.Process" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference external" href="https://docs.python.org/3/library/enum.html#enum.Enum" title="(in Python v3.13)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">enum.Enum</span></code></a></p>
<p>IC manufacturing process</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.GAPackageDef">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">GAPackageDef</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">/</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">**data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.GAPackageDef" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#chipflow_lib.platforms.BasePackageDef" title="chipflow_lib.platforms.BasePackageDef"><code class="xref py py-obj docutils literal notranslate"><span class="pre">BasePackageDef</span></code></a></p>
<p>Definiton of a grid array package, with pins or pads in a regular array of ‘width’ by ‘height’ pins
on the left and right</p>
<p>The pins are identified by a 2-tuple of row and column, counting from the bottom left hand corner when looking at the underside of the package.
Rows are identfied by letter (A-Z), and columns are identified by number.</p>
<p>The grid may be complete (i.e. width * height pins) or there may be pins/pads missing (Often a square in the middle of the package (AKA P, but this model doesn’t
require this). The missing pins from the grid are identified either by the <cite>missing_pins</cite> field or the <cite>perimeter</cite> field</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>width</strong> – The number of pins across on the top and bottom edges</p></li>
<li><p><strong>hieght</strong> – The number of pins high on the left and right edges</p></li>
<li><p><strong>layout_type</strong> (<em>GALayoutType</em>) – Pin layout type</p></li>
<li><p><strong>channel_width</strong> – For <cite>GALayoutType.PERIMETER</cite>, <cite>GALayoutType.CHANNEL</cite>, <cite>GALayoutType.ISLAND</cite> the number of initial rows before a gap</p></li>
<li><p><strong>island_width</strong> – for <cite>GALayoutType.ISLAND</cite>, the width and height of the inner island</p></li>
<li><p><strong>missing_pins</strong> – Used for more exotic types instead of channel_width &amp; island_width. Can be used in conjection with the above.</p></li>
<li><p><strong>additional_pins</strong> – Adds pins on top of any of the configuration above</p></li>
</ul>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><p><strong>data</strong> (<em>Any</em>)</p>
</dd>
</dl>
<p>This includes the following types of package:
.. csv-table:
:header: Package, Description
CPGA, Ceramic Pin Grid Array
OPGA, Organic Pin Grid Array
SPGA, Staggared Pin Grid Array
CABGA: chip array ball grid array
CBGA and PBGA denote the ceramic or plastic substrate material to which the array is attached.
CTBGA, thin chip array ball grid array
CVBGA, very thin chip array ball grid array
DSBGA, die-size ball grid array
FBGA, fine ball grid array / fine pitch ball grid array (JEDEC-Standard[9]) or
FCmBGA, flip chip molded ball grid array
LBGA, low-profile ball grid array
LFBGA, low-profile fine-pitch ball grid array
MBGA, micro ball grid array
MCM-PBGA, multi-chip module plastic ball grid array
nFBGA, New Fine Ball Grid Array
PBGA, plastic ball grid array
SuperBGA (SBGA), super ball grid array
TABGA, tape array BGA
TBGA, thin BGA
TEPBGA, thermally enhanced plastic ball grid array
TFBGA or thin and fine ball grid array
UFBGA and UBGA and ultra fine ball grid array based on pitch ball grid array.
VFBGA, very fine pitch ball grid array
WFBGA, very very thin profile fine pitch ball grid array
wWLB, Embedded wafer level ball grid array</p>
<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.GAPackageDef.model_post_init">
<span class="sig-name descname"><span class="pre">model_post_init</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">__context</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.GAPackageDef.model_post_init" title="Link to this definition">¶</a></dt>
<dd><p>Override this method to perform additional initialization after <cite>__init__</cite> and <cite>model_construct</cite>.
This is useful if you want to do some validation that requires the entire model to be initialized.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.GAPackageDef.allocate_pins">
<span class="sig-name descname"><span class="pre">allocate_pins</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">config</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">process</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lockfile</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.GAPackageDef.allocate_pins" title="Link to this definition">¶</a></dt>
<dd><p>Allocate package pins to the registered component.
Pins should be allocated in the most usable way for <em>users</em> of the packaged IC.</p>
<p>Returns: <cite>LockFile</cite> data structure represnting the allocation of interfaces to pins</p>
<dl class="field-list simple">
<dt class="field-odd">Raises<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>UnableToAllocate</strong> – Raised if the port was unable to be allocated.</p>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>config</strong> (<em>chipflow_lib.config_models.Config</em>)</p></li>
<li><p><strong>process</strong> (<a class="reference internal" href="#chipflow_lib.platforms.Process" title="chipflow_lib.platforms.Process"><em>Process</em></a>)</p></li>
<li><p><strong>lockfile</strong> (<a class="reference internal" href="#chipflow_lib.platforms.LockFile" title="chipflow_lib.platforms.LockFile"><em>LockFile</em></a><em> | </em><em>None</em>)</p></li>
</ul>
</dd>
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><a class="reference internal" href="#chipflow_lib.platforms.LockFile" title="chipflow_lib.platforms.LockFile">LockFile</a></p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="chipflow_lib.platforms.GAPackageDef.bringup_pins">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">bringup_pins</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">BringupPins</span></em><a class="headerlink" href="#chipflow_lib.platforms.GAPackageDef.bringup_pins" title="Link to this definition">¶</a></dt>
<dd><p>To aid bringup, these are always in the same place for each package type.
Should include core power, clock and reset.</p>
<p>Power, clocks and resets needed for non-core are allocated with the port.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>BringupPins</p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="chipflow_lib.platforms.GAPackageDef.heartbeat">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">heartbeat</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">Dict</span><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.13)"><span class="pre">int</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="pre">Pin</span><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#chipflow_lib.platforms.GAPackageDef.heartbeat" title="Link to this definition">¶</a></dt>
<dd><p>Numbered set of heartbeat pins for the package</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>Dict[<a class="reference external" href="https://docs.python.org/3/library/functions.html#int" title="(in Python v3.13)">int</a>, Pin]</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.QuadPackageDef">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">QuadPackageDef</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">/</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">**data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.QuadPackageDef" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#chipflow_lib.platforms.BasePackageDef" title="chipflow_lib.platforms.BasePackageDef"><code class="xref py py-obj docutils literal notranslate"><span class="pre">BasePackageDef</span></code></a></p>
<p>Definiton of a package a row of ‘width* pins on the top and bottom of the package and ‘height’ pins
on the left and right</p>
<p>The pins are numbered anti-clockwise from the top left hand pin.</p>
<p>This includes the following types of package:
.. csv-table:
:header: “Package”, “Description”
“QFN”, “quad flat no-leads package. It’s assumed the bottom pad is connected to substrate.”
“BQFP”, “bumpered quad flat package”
“BQFPH”, “bumpered quad flat package with heat spreader”
“CQFP”, “ceramic quad flat package”
“EQFP”, “plastic enhanced quad flat package”
“FQFP”, “fine pitch quad flat package”
“LQFP”, “low profile quad flat package”
“MQFP”, “metric quad flat package”
“NQFP”, “near chip-scale quad flat package.”
“SQFP”, “small quad flat package”
“TQFP”, “thin quad flat package”
“VQFP”, “very small quad flat package”
“VTQFP”, “very thin quad flat package”
“TDFN”, “thin dual flat no-lead package.”
“CERQUAD”, “low-cost CQFP”</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>width</strong> – The number of pins across on the top and bottom edges</p></li>
<li><p><strong>hight</strong> – The number of pins high on the left and right edges</p></li>
</ul>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><p><strong>data</strong> (<em>Any</em>)</p>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.QuadPackageDef.model_post_init">
<span class="sig-name descname"><span class="pre">model_post_init</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">__context</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.QuadPackageDef.model_post_init" title="Link to this definition">¶</a></dt>
<dd><p>Override this method to perform additional initialization after <cite>__init__</cite> and <cite>model_construct</cite>.
This is useful if you want to do some validation that requires the entire model to be initialized.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.QuadPackageDef.allocate_pins">
<span class="sig-name descname"><span class="pre">allocate_pins</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">config</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">process</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lockfile</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.QuadPackageDef.allocate_pins" title="Link to this definition">¶</a></dt>
<dd><p>Allocate package pins to the registered component.
Pins should be allocated in the most usable way for <em>users</em> of the packaged IC.</p>
<p>Returns: <cite>LockFile</cite> data structure represnting the allocation of interfaces to pins</p>
<dl class="field-list simple">
<dt class="field-odd">Raises<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>UnableToAllocate</strong> – Raised if the port was unable to be allocated.</p>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>config</strong> (<em>chipflow_lib.config_models.Config</em>)</p></li>
<li><p><strong>process</strong> (<a class="reference internal" href="#chipflow_lib.platforms.Process" title="chipflow_lib.platforms.Process"><em>Process</em></a>)</p></li>
<li><p><strong>lockfile</strong> (<a class="reference internal" href="#chipflow_lib.platforms.LockFile" title="chipflow_lib.platforms.LockFile"><em>LockFile</em></a><em> | </em><em>None</em>)</p></li>
</ul>
</dd>
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><a class="reference internal" href="#chipflow_lib.platforms.LockFile" title="chipflow_lib.platforms.LockFile">LockFile</a></p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="chipflow_lib.platforms.QuadPackageDef.bringup_pins">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">bringup_pins</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">BringupPins</span></em><a class="headerlink" href="#chipflow_lib.platforms.QuadPackageDef.bringup_pins" title="Link to this definition">¶</a></dt>
<dd><p>To aid bringup, these are always in the same place for each package type.
Should include core power, clock and reset.</p>
<p>Power, clocks and resets needed for non-core are allocated with the port.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>BringupPins</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.BareDiePackageDef">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">BareDiePackageDef</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">/</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">**data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.BareDiePackageDef" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="#chipflow_lib.platforms.BasePackageDef" title="chipflow_lib.platforms.BasePackageDef"><code class="xref py py-obj docutils literal notranslate"><span class="pre">BasePackageDef</span></code></a></p>
<p>Definition of a package with pins on four sides, labelled north, south, east, west
with an integer identifier within each side, indicating pads across or down from top-left corner</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>width</strong> (<em>int</em>) – Number of die pads on top and bottom sides</p></li>
<li><p><strong>height</strong> (<em>int</em>) – Number of die pads on left and right sides</p></li>
</ul>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><p><strong>data</strong> (<em>Any</em>)</p>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.BareDiePackageDef.model_post_init">
<span class="sig-name descname"><span class="pre">model_post_init</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">__context</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.BareDiePackageDef.model_post_init" title="Link to this definition">¶</a></dt>
<dd><p>Override this method to perform additional initialization after <cite>__init__</cite> and <cite>model_construct</cite>.
This is useful if you want to do some validation that requires the entire model to be initialized.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.BareDiePackageDef.allocate_pins">
<span class="sig-name descname"><span class="pre">allocate_pins</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">config</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">process</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lockfile</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.BareDiePackageDef.allocate_pins" title="Link to this definition">¶</a></dt>
<dd><p>Allocate package pins to the registered component.
Pins should be allocated in the most usable way for <em>users</em> of the packaged IC.</p>
<p>Returns: <cite>LockFile</cite> data structure represnting the allocation of interfaces to pins</p>
<dl class="field-list simple">
<dt class="field-odd">Raises<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>UnableToAllocate</strong> – Raised if the port was unable to be allocated.</p>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>config</strong> (<em>chipflow_lib.config_models.Config</em>)</p></li>
<li><p><strong>process</strong> (<a class="reference internal" href="#chipflow_lib.platforms.Process" title="chipflow_lib.platforms.Process"><em>Process</em></a>)</p></li>
<li><p><strong>lockfile</strong> (<a class="reference internal" href="#chipflow_lib.platforms.LockFile" title="chipflow_lib.platforms.LockFile"><em>LockFile</em></a><em> | </em><em>None</em>)</p></li>
</ul>
</dd>
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><a class="reference internal" href="#chipflow_lib.platforms.LockFile" title="chipflow_lib.platforms.LockFile">LockFile</a></p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="chipflow_lib.platforms.BareDiePackageDef.bringup_pins">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">bringup_pins</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">BringupPins</span></em><a class="headerlink" href="#chipflow_lib.platforms.BareDiePackageDef.bringup_pins" title="Link to this definition">¶</a></dt>
<dd><p>To aid bringup, these are always in the same place for each package type.
Should include core power, clock and reset.</p>
<p>Power, clocks and resets needed for non-core are allocated with the port.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>BringupPins</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.BasePackageDef">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">BasePackageDef</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">/</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">**data</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.BasePackageDef" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <code class="xref py py-obj docutils literal notranslate"><span class="pre">pydantic.BaseModel</span></code>, <a class="reference external" href="https://docs.python.org/3/library/abc.html#abc.ABC" title="(in Python v3.13)"><code class="xref py py-obj docutils literal notranslate"><span class="pre">abc.ABC</span></code></a></p>
<p>Abstract base class for the definition of a package
Serialising this or any derived classes results in the
description of the package</p>
<dl class="field-list simple">
<dt class="field-odd">Attributes<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>name</strong> (<em>str</em>) – The name of the package</p></li>
<li><p><strong>lockfile</strong> – Optional exisiting LockFile for the mapping</p></li>
</ul>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><p><strong>data</strong> (<em>Any</em>)</p>
</dd>
</dl>
<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.BasePackageDef.model_post_init">
<span class="sig-name descname"><span class="pre">model_post_init</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">__context</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.BasePackageDef.model_post_init" title="Link to this definition">¶</a></dt>
<dd><p>Override this method to perform additional initialization after <cite>__init__</cite> and <cite>model_construct</cite>.
This is useful if you want to do some validation that requires the entire model to be initialized.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.BasePackageDef.register_component">
<span class="sig-name descname"><span class="pre">register_component</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">name</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">component</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.BasePackageDef.register_component" title="Link to this definition">¶</a></dt>
<dd><p>Registers a port to be allocated to the pad ring and pins</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><ul class="simple">
<li><p><strong>component</strong> (<a class="reference external" href="https://amaranth-lang.org/docs/amaranth/v0.5.4/stdlib/wiring.html#amaranth.lib.wiring.Component" title="(in Amaranth language &amp; toolchain v0.5.4)"><em>amaranth.lib.wiring.Component</em></a>) – Amaranth <cite>wiring.Component</cite> to allocate</p></li>
<li><p><strong>name</strong> (<a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.13)"><em>str</em></a>)</p></li>
</ul>
</dd>
<dt class="field-even">Return type<span class="colon">:</span></dt>
<dd class="field-even"><p>None</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="chipflow_lib.platforms.BasePackageDef.allocate_pins">
<em class="property"><span class="pre">abstract</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">allocate_pins</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">config</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">process</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">lockfile</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#chipflow_lib.platforms.BasePackageDef.allocate_pins" title="Link to this definition">¶</a></dt>
<dd><p>Allocate package pins to the registered component.
Pins should be allocated in the most usable way for <em>users</em> of the packaged IC.</p>
<p>Returns: <cite>LockFile</cite> data structure represnting the allocation of interfaces to pins</p>
<dl class="field-list simple">
<dt class="field-odd">Raises<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>UnableToAllocate</strong> – Raised if the port was unable to be allocated.</p>
</dd>
<dt class="field-even">Parameters<span class="colon">:</span></dt>
<dd class="field-even"><ul class="simple">
<li><p><strong>config</strong> (<em>chipflow_lib.config_models.Config</em>)</p></li>
<li><p><strong>process</strong> (<a class="reference internal" href="#chipflow_lib.platforms.Process" title="chipflow_lib.platforms.Process"><em>Process</em></a>)</p></li>
<li><p><strong>lockfile</strong> (<a class="reference internal" href="#chipflow_lib.platforms.LockFile" title="chipflow_lib.platforms.LockFile"><em>LockFile</em></a><em> | </em><em>None</em>)</p></li>
</ul>
</dd>
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p><a class="reference internal" href="#chipflow_lib.platforms.LockFile" title="chipflow_lib.platforms.LockFile">LockFile</a></p>
</dd>
</dl>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="chipflow_lib.platforms.BasePackageDef.bringup_pins">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">bringup_pins</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="pre">BringupPins</span></em><a class="headerlink" href="#chipflow_lib.platforms.BasePackageDef.bringup_pins" title="Link to this definition">¶</a></dt>
<dd><p>To aid bringup, these are always in the same place for each package type.
Should include core power, clock and reset.</p>
<p>Power, clocks and resets needed for non-core are allocated with the port.</p>
<dl class="field-list simple">
<dt class="field-odd">Return type<span class="colon">:</span></dt>
<dd class="field-odd"><p>BringupPins</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.JTAGPins">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">JTAGPins</span></span><a class="headerlink" href="#chipflow_lib.platforms.JTAGPins" title="Link to this definition">¶</a></dt>
<dd><p>Pins for a JTAG interface</p>
</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="chipflow_lib.platforms.PowerPins">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">chipflow_lib.platforms.</span></span><span class="sig-name descname"><span class="pre">PowerPins</span></span><a class="headerlink" href="#chipflow_lib.platforms.PowerPins" title="Link to this definition">¶</a></dt>
<dd><p>A matched pair of power pins, with optional notation of the voltage range</p>
</dd></dl>

</section>
</section>

        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="../steps/index.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">chipflow_lib.steps</div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="../index.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">chipflow_lib</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; ChipFlow Limited, 2021-2025
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">chipflow_lib.platforms</a><ul>
<li><a class="reference internal" href="#classes">Classes</a></li>
<li><a class="reference internal" href="#functions">Functions</a></li>
<li><a class="reference internal" href="#package-contents">Package Contents</a><ul>
<li><a class="reference internal" href="#chipflow_lib.platforms.SiliconPlatformPort"><code class="docutils literal notranslate"><span class="pre">SiliconPlatformPort</span></code></a><ul>
<li><a class="reference internal" href="#chipflow_lib.platforms.SiliconPlatformPort.direction"><code class="docutils literal notranslate"><span class="pre">SiliconPlatformPort.direction</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#chipflow_lib.platforms.IOSignature"><code class="docutils literal notranslate"><span class="pre">IOSignature</span></code></a><ul>
<li><a class="reference internal" href="#chipflow_lib.platforms.IOSignature.direction"><code class="docutils literal notranslate"><span class="pre">IOSignature.direction</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.IOSignature.width"><code class="docutils literal notranslate"><span class="pre">IOSignature.width</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.IOSignature.invert"><code class="docutils literal notranslate"><span class="pre">IOSignature.invert</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.IOSignature.options"><code class="docutils literal notranslate"><span class="pre">IOSignature.options()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.IOSignature.annotations"><code class="docutils literal notranslate"><span class="pre">IOSignature.annotations()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#chipflow_lib.platforms.IOModel"><code class="docutils literal notranslate"><span class="pre">IOModel</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.OutputIOSignature"><code class="docutils literal notranslate"><span class="pre">OutputIOSignature()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.InputIOSignature"><code class="docutils literal notranslate"><span class="pre">InputIOSignature()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.BidirIOSignature"><code class="docutils literal notranslate"><span class="pre">BidirIOSignature()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.LockFile"><code class="docutils literal notranslate"><span class="pre">LockFile</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.Package"><code class="docutils literal notranslate"><span class="pre">Package</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.PortMap"><code class="docutils literal notranslate"><span class="pre">PortMap</span></code></a><ul>
<li><a class="reference internal" href="#chipflow_lib.platforms.PortMap.get_ports"><code class="docutils literal notranslate"><span class="pre">PortMap.get_ports()</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#chipflow_lib.platforms.Port"><code class="docutils literal notranslate"><span class="pre">Port</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.Process"><code class="docutils literal notranslate"><span class="pre">Process</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.GAPackageDef"><code class="docutils literal notranslate"><span class="pre">GAPackageDef</span></code></a><ul>
<li><a class="reference internal" href="#chipflow_lib.platforms.GAPackageDef.model_post_init"><code class="docutils literal notranslate"><span class="pre">GAPackageDef.model_post_init()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.GAPackageDef.allocate_pins"><code class="docutils literal notranslate"><span class="pre">GAPackageDef.allocate_pins()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.GAPackageDef.bringup_pins"><code class="docutils literal notranslate"><span class="pre">GAPackageDef.bringup_pins</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.GAPackageDef.heartbeat"><code class="docutils literal notranslate"><span class="pre">GAPackageDef.heartbeat</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#chipflow_lib.platforms.QuadPackageDef"><code class="docutils literal notranslate"><span class="pre">QuadPackageDef</span></code></a><ul>
<li><a class="reference internal" href="#chipflow_lib.platforms.QuadPackageDef.model_post_init"><code class="docutils literal notranslate"><span class="pre">QuadPackageDef.model_post_init()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.QuadPackageDef.allocate_pins"><code class="docutils literal notranslate"><span class="pre">QuadPackageDef.allocate_pins()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.QuadPackageDef.bringup_pins"><code class="docutils literal notranslate"><span class="pre">QuadPackageDef.bringup_pins</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#chipflow_lib.platforms.BareDiePackageDef"><code class="docutils literal notranslate"><span class="pre">BareDiePackageDef</span></code></a><ul>
<li><a class="reference internal" href="#chipflow_lib.platforms.BareDiePackageDef.model_post_init"><code class="docutils literal notranslate"><span class="pre">BareDiePackageDef.model_post_init()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.BareDiePackageDef.allocate_pins"><code class="docutils literal notranslate"><span class="pre">BareDiePackageDef.allocate_pins()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.BareDiePackageDef.bringup_pins"><code class="docutils literal notranslate"><span class="pre">BareDiePackageDef.bringup_pins</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#chipflow_lib.platforms.BasePackageDef"><code class="docutils literal notranslate"><span class="pre">BasePackageDef</span></code></a><ul>
<li><a class="reference internal" href="#chipflow_lib.platforms.BasePackageDef.model_post_init"><code class="docutils literal notranslate"><span class="pre">BasePackageDef.model_post_init()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.BasePackageDef.register_component"><code class="docutils literal notranslate"><span class="pre">BasePackageDef.register_component()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.BasePackageDef.allocate_pins"><code class="docutils literal notranslate"><span class="pre">BasePackageDef.allocate_pins()</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.BasePackageDef.bringup_pins"><code class="docutils literal notranslate"><span class="pre">BasePackageDef.bringup_pins</span></code></a></li>
</ul>
</li>
<li><a class="reference internal" href="#chipflow_lib.platforms.JTAGPins"><code class="docutils literal notranslate"><span class="pre">JTAGPins</span></code></a></li>
<li><a class="reference internal" href="#chipflow_lib.platforms.PowerPins"><code class="docutils literal notranslate"><span class="pre">PowerPins</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>

          </div>
        </div>
      </div>
      
      
    </aside>
  </div>
</div><script src="../../../_static/documentation_options.js?v=1f169f65"></script>
    <script src="../../../_static/doctools.js?v=9a2dae69"></script>
    <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../_static/scripts/furo.js?v=5fa4622c"></script>
    <script src="../../../_static/design-tabs.js?v=f930bc37"></script>
    </body>
</html>