Analysis & Synthesis report for CPU
Mon Feb 26 17:31:47 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+-----------------------------+-------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Feb 26 17:31:47 2018               ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name               ; CPU                                             ;
; Top-level Entity Name       ; CPU                                             ;
; Family                      ; Cyclone V                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                       ;
; Total registers             ; N/A until Partition Merge                       ;
; Total pins                  ; N/A until Partition Merge                       ;
; Total virtual pins          ; N/A until Partition Merge                       ;
; Total block memory bits     ; N/A until Partition Merge                       ;
; Total PLLs                  ; N/A until Partition Merge                       ;
; Total DLLs                  ; N/A until Partition Merge                       ;
+-----------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; CPU                ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Mon Feb 26 17:31:34 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file regstim.sv
    Info (12023): Found entity 1: regstim File: C:/Users/qqzaho/Desktop/CSEE469/lab4/regstim.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file alustim.sv
    Info (12023): Found entity 1: alustim File: C:/Users/qqzaho/Desktop/CSEE469/lab4/alustim.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/qqzaho/Desktop/CSEE469/lab4/regfile.sv Line: 1
Info (12021): Found 4 design units, including 4 entities, in source file multiplex.sv
    Info (12023): Found entity 1: multiplex File: C:/Users/qqzaho/Desktop/CSEE469/lab4/multiplex.sv Line: 2
    Info (12023): Found entity 2: mux32to1 File: C:/Users/qqzaho/Desktop/CSEE469/lab4/multiplex.sv Line: 24
    Info (12023): Found entity 3: mux4to1 File: C:/Users/qqzaho/Desktop/CSEE469/lab4/multiplex.sv Line: 47
    Info (12023): Found entity 4: mux2to1other File: C:/Users/qqzaho/Desktop/CSEE469/lab4/multiplex.sv Line: 69
Info (12021): Found 4 design units, including 4 entities, in source file math.sv
    Info (12023): Found entity 1: mult File: C:/Users/qqzaho/Desktop/CSEE469/lab4/math.sv Line: 3
    Info (12023): Found entity 2: shifter File: C:/Users/qqzaho/Desktop/CSEE469/lab4/math.sv Line: 33
    Info (12023): Found entity 3: shifter_testbench File: C:/Users/qqzaho/Desktop/CSEE469/lab4/math.sv Line: 48
    Info (12023): Found entity 4: mult_testbench File: C:/Users/qqzaho/Desktop/CSEE469/lab4/math.sv Line: 68
Info (12021): Found 2 design units, including 2 entities, in source file instructmem.sv
    Info (12023): Found entity 1: instructmem File: C:/Users/qqzaho/Desktop/CSEE469/lab4/instructmem.sv Line: 21
    Info (12023): Found entity 2: instructmem_testbench File: C:/Users/qqzaho/Desktop/CSEE469/lab4/instructmem.sv Line: 61
Info (12021): Found 2 design units, including 2 entities, in source file datamem.sv
    Info (12023): Found entity 1: datamem File: C:/Users/qqzaho/Desktop/CSEE469/lab4/datamem.sv Line: 12
    Info (12023): Found entity 2: datamem_testbench File: C:/Users/qqzaho/Desktop/CSEE469/lab4/datamem.sv Line: 70
Info (12021): Found 3 design units, including 3 entities, in source file submodules.v
    Info (12023): Found entity 1: signExtend File: C:/Users/qqzaho/Desktop/CSEE469/lab4/submodules.v Line: 3
    Info (12023): Found entity 2: lsl File: C:/Users/qqzaho/Desktop/CSEE469/lab4/submodules.v Line: 12
    Info (12023): Found entity 3: signExtend0 File: C:/Users/qqzaho/Desktop/CSEE469/lab4/submodules.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/qqzaho/Desktop/CSEE469/lab4/register.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: C:/Users/qqzaho/Desktop/CSEE469/lab4/programCounter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux5to1.v
    Info (12023): Found entity 1: mux5to1 File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux2to1.v Line: 3
Info (12021): Found 4 design units, including 4 entities, in source file gatelogic.v
    Info (12023): Found entity 1: zero File: C:/Users/qqzaho/Desktop/CSEE469/lab4/gateLogic.v Line: 3
    Info (12023): Found entity 2: bitAND File: C:/Users/qqzaho/Desktop/CSEE469/lab4/gateLogic.v Line: 28
    Info (12023): Found entity 3: bitOR File: C:/Users/qqzaho/Desktop/CSEE469/lab4/gateLogic.v Line: 41
    Info (12023): Found entity 4: bitXOR File: C:/Users/qqzaho/Desktop/CSEE469/lab4/gateLogic.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file d_ff.v
    Info (12023): Found entity 1: D_FF File: C:/Users/qqzaho/Desktop/CSEE469/lab4/D_FF.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file decoder.v
    Info (12023): Found entity 1: decoder File: C:/Users/qqzaho/Desktop/CSEE469/lab4/decoder.v Line: 3
    Info (12023): Found entity 2: decoder3to8 File: C:/Users/qqzaho/Desktop/CSEE469/lab4/decoder.v Line: 20
    Info (12023): Found entity 3: decoder2to4 File: C:/Users/qqzaho/Desktop/CSEE469/lab4/decoder.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: C:/Users/qqzaho/Desktop/CSEE469/lab4/control.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file arithmetic.v
    Info (12023): Found entity 1: arithmetic File: C:/Users/qqzaho/Desktop/CSEE469/lab4/arithmetic.v Line: 3
    Info (12023): Found entity 2: adder File: C:/Users/qqzaho/Desktop/CSEE469/lab4/arithmetic.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.v
    Info (12023): Found entity 1: ALUcontrol File: C:/Users/qqzaho/Desktop/CSEE469/lab4/ALUcontrol.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu File: C:/Users/qqzaho/Desktop/CSEE469/lab4/alu.v Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file cpu.sv
    Info (12023): Found entity 1: CPU File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 3
    Info (12023): Found entity 2: CPU_testbench File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 210
Info (12021): Found 5 design units, including 5 entities, in source file regforwarding.sv
    Info (12023): Found entity 1: regIdIf File: C:/Users/qqzaho/Desktop/CSEE469/lab4/regForwarding.sv Line: 3
    Info (12023): Found entity 2: regExId File: C:/Users/qqzaho/Desktop/CSEE469/lab4/regForwarding.sv Line: 27
    Info (12023): Found entity 3: regExMem File: C:/Users/qqzaho/Desktop/CSEE469/lab4/regForwarding.sv Line: 64
    Info (12023): Found entity 4: regMemWb File: C:/Users/qqzaho/Desktop/CSEE469/lab4/regForwarding.sv Line: 93
    Info (12023): Found entity 5: pipeFF File: C:/Users/qqzaho/Desktop/CSEE469/lab4/regForwarding.sv Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file forwardunit.sv
    Info (12023): Found entity 1: forwardUnit File: C:/Users/qqzaho/Desktop/CSEE469/lab4/forwardUnit.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file hazard.sv
    Info (12023): Found entity 1: hazard File: C:/Users/qqzaho/Desktop/CSEE469/lab4/hazard.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file controlmux.sv
    Info (12023): Found entity 1: controlMUX File: C:/Users/qqzaho/Desktop/CSEE469/lab4/controlMUX.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file datamux.sv
    Info (12023): Found entity 1: dataMUX File: C:/Users/qqzaho/Desktop/CSEE469/lab4/dataMUX.sv Line: 3
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:sel2" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 46
Info (12128): Elaborating entity "lsl" for hierarchy "lsl:shift" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 47
Info (12128): Elaborating entity "hazard" for hierarchy "hazard:safe" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 51
Info (12128): Elaborating entity "control" for hierarchy "control:signals" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 61
Warning (10240): Verilog HDL Always Construct warning at control.v(25): inferring latch(es) for variable "B", which holds its previous value in one or more paths through the always construct File: C:/Users/qqzaho/Desktop/CSEE469/lab4/control.v Line: 25
Info (10041): Inferred latch for "B" at control.v(37) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/control.v Line: 37
Info (12128): Elaborating entity "ALUcontrol" for hierarchy "ALUcontrol:signal" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 62
Warning (10240): Verilog HDL Always Construct warning at ALUcontrol.v(10): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/qqzaho/Desktop/CSEE469/lab4/ALUcontrol.v Line: 10
Info (10041): Inferred latch for "out[0]" at ALUcontrol.v(10) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/ALUcontrol.v Line: 10
Info (10041): Inferred latch for "out[1]" at ALUcontrol.v(10) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/ALUcontrol.v Line: 10
Info (10041): Inferred latch for "out[2]" at ALUcontrol.v(10) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/ALUcontrol.v Line: 10
Info (10041): Inferred latch for "out[3]" at ALUcontrol.v(10) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/ALUcontrol.v Line: 10
Info (12128): Elaborating entity "controlMUX" for hierarchy "controlMUX:stall0" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 64
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:grabAddr" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 77
Info (12128): Elaborating entity "alu" for hierarchy "programCounter:grabAddr|alu:pc4" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/programCounter.v Line: 14
Info (12128): Elaborating entity "bitAND" for hierarchy "programCounter:grabAddr|alu:pc4|bitAND:ANDbit" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/alu.v Line: 14
Info (12128): Elaborating entity "bitOR" for hierarchy "programCounter:grabAddr|alu:pc4|bitOR:ORbit" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/alu.v Line: 15
Info (12128): Elaborating entity "bitXOR" for hierarchy "programCounter:grabAddr|alu:pc4|bitXOR:XORbit" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/alu.v Line: 16
Info (12128): Elaborating entity "mult" for hierarchy "programCounter:grabAddr|alu:pc4|mult:multiply" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/alu.v Line: 17
Info (12128): Elaborating entity "shifter" for hierarchy "programCounter:grabAddr|alu:pc4|shifter:lsl" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/alu.v Line: 18
Info (12128): Elaborating entity "arithmetic" for hierarchy "programCounter:grabAddr|alu:pc4|arithmetic:ADDorSUB" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/alu.v Line: 21
Info (12128): Elaborating entity "adder" for hierarchy "programCounter:grabAddr|alu:pc4|arithmetic:ADDorSUB|adder:arith[0].add" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/arithmetic.v Line: 19
Info (12128): Elaborating entity "mux5to1" for hierarchy "programCounter:grabAddr|alu:pc4|mux5to1:choose" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/alu.v Line: 22
Warning (10240): Verilog HDL Always Construct warning at mux5to1.v(22): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[0]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[1]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[2]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[3]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[4]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[5]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[6]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[7]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[8]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[9]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[10]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[11]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[12]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[13]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[14]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[15]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[16]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[17]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[18]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[19]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[20]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[21]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[22]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[23]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[24]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[25]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[26]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[27]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[28]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[29]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[30]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[31]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[32]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[33]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[34]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[35]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[36]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[37]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[38]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[39]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[40]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[41]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[42]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[43]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[44]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[45]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[46]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[47]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[48]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[49]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[50]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[51]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[52]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[53]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[54]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[55]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[56]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[57]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[58]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[59]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[60]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[61]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[62]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (10041): Inferred latch for "out[63]" at mux5to1.v(22) File: C:/Users/qqzaho/Desktop/CSEE469/lab4/mux5to1.v Line: 22
Info (12128): Elaborating entity "zero" for hierarchy "programCounter:grabAddr|alu:pc4|zero:check" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/alu.v Line: 30
Info (12128): Elaborating entity "instructmem" for hierarchy "instructmem:instruc" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 78
Warning (10175): Verilog HDL warning at instructmem.sv(28): ignoring unsupported system task File: C:/Users/qqzaho/Desktop/CSEE469/lab4/instructmem.sv Line: 28
Error (10170): Verilog HDL syntax error at test01_AddiB.arm(25) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number. File: C:/Users/qqzaho/Desktop/CSEE469/lab4/benchmarks/test01_AddiB.arm Line: 25
Info (10648): Verilog HDL Display System Task info at instructmem.sv(47): Running benchmark:  File: C:/Users/qqzaho/Desktop/CSEE469/lab4/instructmem.sv Line: 47
Error (12152): Can't elaborate user hierarchy "instructmem:instruc" File: C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.sv Line: 78
Info (144001): Generated suppressed messages file C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings
    Error: Peak virtual memory: 706 megabytes
    Error: Processing ended: Mon Feb 26 17:31:47 2018
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/qqzaho/Desktop/CSEE469/lab4/CPU.map.smsg.


