
#Circuit Summary:
#---------------
#number of inputs = 32
#number of outputs = 32
#number of gates = 4800
#number of wires = 4832
#atpg: cputime for reading in circuit sample_circuits/c6288.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit sample_circuits/c6288.ckt: 0.3s 0.3s
#atpg: cputime for rearranging gate inputs sample_circuits/c6288.ckt: 0.0s 0.3s
#atpg: cputime for creating dummy nodes sample_circuits/c6288.ckt: 0.0s 0.3s
#atpg: cputime for generating fault list sample_circuits/c6288.ckt: 0.0s 0.3s
T'11011110011010111000001011000111 0'
T'01000111010111110100101010010001 1'
T'01111111111000011011010101010101 1'
T'11101010111010110101001010000011 0'
T'11101000010000110011000111010001 0'
T'11111001110101110000111111111011 0'
T'10111100101110010011101010101011 1'
T'11011111111001110111101101011111 1'
T'11011111110011010000011111001110 1'
T'11011111111111110000000000111100 1'
T'10101111111111101111111111111100 0'
T'11101110011100111111110101010011 1'
T'01110111111111101111111111110110 1'
T'11110111010001111111111100100110 1'
T'11111011101011111111111100100000 1'
T'00001011111111101111111111111111 1'
T'11111101110000011111111111000001 1'
T'10010101111111101111111111111111 1'
T'11111110111110111111111111001111 1'
T'01100010111111101111111111111111 1'
T'00101001011111101111111111111110 0'
T'00000000101111101111111111111110 1'
T'11111111110111011111111111111000 1'
T'01101011010111101111111111111110 0'
T'01100010001011101111111111111111 0'
T'11111111111101111111111111111111 1'
T'10111111000010111111111111111110 1'
T'11010110100000001111010000001101 1'
T'01111111111101101011111111111110 1'
T'00111100011111110001000011111110 1'
T'11101000011100110010001110010010 1'
T'11111111111111110001111111110110 1'
T'01110000111111110000100000111110 1'
T'00001111111111101111011111111111 0'
T'00100011111111101111110111111110 0'
T'00000110111111101111110111111110 1'
T'10001111111111101111111101111111 0'
T'00000101110001110000000000001101 0'
T'10010001001111001111111111111101 1'
T'01111101111111101111111111111010 0'
T'11111111111110101111101011111110 1'
T'01001111111111101111111111111011 1'
T'11111101100010010111111110100000 1'
T'11110111111110010001111111011011 1'
T'11111111111111001111111111111110 1'
T'11111110101101101111110101111100 1'
T'11111111001101011110011001001111 1'
T'11110101100001011101000000000010 1'
T'11010101111000111000101101101100 1'
T'11110000100111111111011101111101 1'
T'11110110100100111111110011111001 1'
T'11111000011111011111111100001100 1'
T'11101100000100011111100011110111 1'
T'11000011101101111101010100010100 1'
T'11101100111010111000101111110110 1'
T'10101100001111110110110011011101 1'
T'10110110010010010101100010010001 1'
T'10111001010100111110001000010011 1'
T'01101000011111111101011111100100 1'
T'11111111111111111010011111111110 1'
T'10110010010111011110001100111001 1'
T'01101111100110111100011101110101 1'
T'10111010001100101101101101100111 1'
T'11111111111110101111111111111100 1'
T'11111111111101101111111111111010 1'
T'11111111110101101111111111101001 1'
T'11111111101000001111111111010110 1'
T'11110100011001001111110110110010 1'
T'11101111110111001111111111111110 1'
T'11111111110111101111111110110010 0'

# Result:
-----------------------
# number of calling podem1 = 599
# total number of backtracks = 15527
# number of test vectors = 70
# total transition delay faults: 17376
# total detected faults: 16908
# fault coverage: 97.306630 %
#atpg: cputime for test pattern generation sample_circuits/c6288.ckt: 6.1s 6.4s
