#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Nov  1 17:54:01 2022
# Process ID: 93704
# Current directory: C:/ece4743/Lab7/lab7_p1_files
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent102932 C:\ece4743\Lab7\lab7_p1_files\empty_template.xpr
# Log file: C:/ece4743/Lab7/lab7_p1_files/vivado.log
# Journal file: C:/ece4743/Lab7/lab7_p1_files\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/Lab7/lab7_p1_files/empty_template.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/ece4743/Lab7/lab7_p1_files/empty_template.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1588.422 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  1 17:57:44 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'and' [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:41]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:52]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:54]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<=' [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:57]
CRITICAL WARNING: [HDL 9-3116] 'reset' is not a type [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:41]
CRITICAL WARNING: [HDL 9-3116] 'PR_dout' is not a type [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:48]
CRITICAL WARNING: [HDL 9-3116] 'TMR_dout' is not a type [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:52]
CRITICAL WARNING: [HDL 9-3116] 'TMR_dout' is not a type [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:54]
CRITICAL WARNING: [HDL 9-3116] 'timer_match' is not a type [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:57]
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  1 18:00:54 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  1 18:01:16 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Nov  1 18:06:57 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sim_1/imports/lab7_p1_files/tb_timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32(ENBIT=0)
Compiling module xil_defaultlib.tb_timer32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32_behav -key {Behavioral:sim_1:Functional:tb_timer32} -tclbatch {tb_timer32.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_timer32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              220000)FAIL: Period register not reset to initial parameter value

(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1588.422 ; gain = 0.000
run 10 us
(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          11 vectors failed

reset_run synth_1
INFO: [Project 1-1160] Copying file C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/timer32.dcp to C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 18:12:58 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
import_files -fileset utils_1 {{C:/Users/jpcok/Desktop/School Docs/Junior_1/Digital_System_Design/github files/lab1/empty_template.srcs/utils_1/imports/synth_1/timer32.dcp}}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 18:13:23 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
save_wave_config {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg
set_property xsim.view C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sim_1/imports/lab7_p1_files/tb_timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32(ENBIT=0)
Compiling module xil_defaultlib.tb_timer32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32_behav -key {Behavioral:sim_1:Functional:tb_timer32} -tclbatch {tb_timer32.tcl} -view {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg
source tb_timer32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              220000)FAIL: Period register not reset to initial parameter value

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/utils_1/imports/synth_1/timer32.dcp with file C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/timer32.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 18:20:59 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sim_1/imports/lab7_p1_files/tb_timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32(ENBIT=0)
Compiling module xil_defaultlib.tb_timer32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32_behav -key {Behavioral:sim_1:Functional:tb_timer32} -tclbatch {tb_timer32.tcl} -view {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg
source tb_timer32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              220000)FAIL: Period register not reset to initial parameter value

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg}
run 10 us
(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           5 vectors failed

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/utils_1/imports/synth_1/timer32.dcp with file C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/timer32.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 18:27:37 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sim_1/imports/lab7_p1_files/tb_timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32(ENBIT=0)
Compiling module xil_defaultlib.tb_timer32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32_behav -key {Behavioral:sim_1:Functional:tb_timer32} -tclbatch {tb_timer32.tcl} -view {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg
source tb_timer32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              220000)FAIL: Period register not reset to initial parameter value

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1588.422 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              220000)FAIL: Period register not reset to initial parameter value

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           5 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              220000)FAIL: Period register not reset to initial parameter value

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           5 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              220000)FAIL: Period register not reset to initial parameter value

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           5 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              220000)FAIL: Period register not reset to initial parameter value

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           5 vectors failed

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sim_1/imports/lab7_p1_files/tb_timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32(ENBIT=0)
Compiling module xil_defaultlib.tb_timer32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32_behav -key {Behavioral:sim_1:Functional:tb_timer32} -tclbatch {tb_timer32.tcl} -view {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg
source tb_timer32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
runu 10 us
invalid command name "runu"
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

clear
invalid command name "clear"
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              380000)FAIL: Timer failed to increment

(              420000)FAIL: Timer failed to increment

(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(              860000)FAIL: Expected Timer register value of 4, got (         4)

(              980000)FAIL: Expected Timer register value of 5, got (         5)

(             1020000)FAIL: Expected Timer register value of 6, got (         5)

(             1060000)FAIL: Expected Timer register value of 7, got (         5)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:          10 vectors failed

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/utils_1/imports/synth_1/timer32.dcp with file C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/timer32.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 18:55:59 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
save_wave_config {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sim_1/imports/lab7_p1_files/tb_timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32(ENBIT=0)
Compiling module xil_defaultlib.tb_timer32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32_behav -key {Behavioral:sim_1:Functional:tb_timer32} -tclbatch {tb_timer32.tcl} -view {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg
WARNING: Simulation object /tb_timer32/uut/period_reg was not found in the design.
source tb_timer32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           4 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           4 vectors failed

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/utils_1/imports/synth_1/timer32.dcp with file C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/timer32.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-1206] Syntax error near '+' [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:58]
CRITICAL WARNING: [HDL 9-3116] 'TMR_dout' is not a type [C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v:58]
[Tue Nov  1 19:13:57 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 19:14:36 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sim_1/imports/lab7_p1_files/tb_timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32(ENBIT=0)
Compiling module xil_defaultlib.tb_timer32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32_behav -key {Behavioral:sim_1:Functional:tb_timer32} -tclbatch {tb_timer32.tcl} -view {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg
WARNING: Simulation object /tb_timer32/uut/period_reg was not found in the design.
source tb_timer32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1588.422 ; gain = 0.000
run 10 us
(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           4 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           4 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           4 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           4 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           4 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           4 vectors failed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
(              720000)FAIL: Expected Control register value of 7, got (         1)

(              740000)FAIL: Expected Control register value of 5, got (         1)

(             1200000)FAIL: Expected Control register value of 3, got (         5)

(             1220000)FAIL: Expected Control register value of 1, got (         5)

(             1220000)FAILED:           4 vectors failed

reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/utils_1/imports/synth_1/timer32.dcp with file C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/timer32.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 19:40:39 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/utils_1/imports/synth_1/timer32.dcp with file C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/timer32.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1

launch_runs synth_1 -jobs 4
[Tue Nov  1 19:42:56 2022] Launched synth_1...
Run output will be captured here: C:/ece4743/Lab7/lab7_p1_files/empty_template.runs/synth_1/runme.log
save_wave_config {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_timer32'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_timer32' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_timer32_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sources_1/imports/lab7_p1_files/timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ece4743/Lab7/lab7_p1_files/empty_template.srcs/sim_1/imports/lab7_p1_files/tb_timer32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timer32
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_timer32_behav xil_defaultlib.tb_timer32 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer32(ENBIT=0)
Compiling module xil_defaultlib.tb_timer32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_timer32_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ece4743/Lab7/lab7_p1_files/empty_template.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_timer32_behav -key {Behavioral:sim_1:Functional:tb_timer32} -tclbatch {tb_timer32.tcl} -view {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg
source tb_timer32.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_timer32_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 us
(             1220000)PASSED: All vectors passed

save_wave_config {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg}
save_wave_config {C:/ece4743/Lab7/lab7_p1_files/tb_timer32_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 19:45:25 2022...
