

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 141 clock pin(s) of sequential element(s)
9 gated/generated clock tree(s) driving 669 clock pin(s) of sequential element(s)
0 instances converted, 669 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0010       dsp_clk             port                   121        trans_m7_0.q7[15]              
@K:CKID0011       CLKA                port                   20         edib_mode2_clkgen_0.counter1[6]
=======================================================================================================
=============================================================================================== Gated/Generated Clocks ================================================================================================
Clock Tree ID     Driving Element                                Drive Element Type     Fanout     Sample Instance                             Explanation                                                             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       trans_m2_0.state_RNIDGHD[1]                    NOR2B                  1          edib_ctrl_reg_0.m2_sendone_flag             Clock conversion disabled                                               
@K:CKID0002       edib_m5m7_clkgen_0.clk_m5m7                    DFN1                   260        trans_m7_0.m7_t_no_shiftreg[31]             No generated or derived clock directive on output of sequential instance
@K:CKID0003       edib_m2m5m7_clkgen_0.clk_m2_rcv                DFN1                   174        cmd_decoder_0.sample_counter[23]            No generated or derived clock directive on output of sequential instance
@K:CKID0004       edib_mode2_clkgen_0.clk_send                   DFN1                   135        trans_m2_0.counter[39]                      No generated or derived clock directive on output of sequential instance
@K:CKID0005       ADC_TOP_0.ads_trans_fsm_0.sam_clk_5M_out       DFN1C0                 91         ADC_TOP_0.ads_trans_fsm_0.dout3_reg[23]     No generated or derived clock directive on output of sequential instance
@K:CKID0006       ADC_TOP_0.ads_trans_fsm_0.convert_over_out     DFN1E0C0               4          ADC_TOP_0.ads_trans_fsm_0.pt_MUX2_1[1]      No generated or derived clock directive on output of sequential instance
@K:CKID0007       cmd_decoder_0.bit_counter_RNILOK6P[3]          AO1                    2          cmd_decoder_0.tst_state[0]                  No clocks found on inputs                                               
@K:CKID0008       trans_m7_0.state_RNIGIIOC_2[0]                 OR2A                   1          edib_ctrl_reg_0.m7_loadone_flag             No clocks found on inputs                                               
@K:CKID0009       trans_m5m7_0.state_RNI5PAG9_2[0]               OR2A                   1          edib_ctrl_reg_0.m5_loadone_flag             No clocks found on inputs                                               
=======================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

