-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2013.4
-- Copyright (C) 2013 Xilinx Inc. All rights reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lloyds_kernel_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    block_address : IN STD_LOGIC_VECTOR (31 downto 0);
    master_portA_req_din : OUT STD_LOGIC;
    master_portA_req_full_n : IN STD_LOGIC;
    master_portA_req_write : OUT STD_LOGIC;
    master_portA_rsp_empty_n : IN STD_LOGIC;
    master_portA_rsp_read : OUT STD_LOGIC;
    master_portA_address : OUT STD_LOGIC_VECTOR (31 downto 0);
    master_portA_datain : IN STD_LOGIC_VECTOR (31 downto 0);
    master_portA_dataout : OUT STD_LOGIC_VECTOR (31 downto 0);
    master_portA_size : OUT STD_LOGIC_VECTOR (31 downto 0);
    master_portB_req_din : OUT STD_LOGIC;
    master_portB_req_full_n : IN STD_LOGIC;
    master_portB_req_write : OUT STD_LOGIC;
    master_portB_rsp_empty_n : IN STD_LOGIC;
    master_portB_rsp_read : OUT STD_LOGIC;
    master_portB_address : OUT STD_LOGIC_VECTOR (31 downto 0);
    master_portB_datain : IN STD_LOGIC_VECTOR (31 downto 0);
    master_portB_dataout : OUT STD_LOGIC_VECTOR (31 downto 0);
    master_portB_size : OUT STD_LOGIC_VECTOR (31 downto 0);
    data_points_addr : IN STD_LOGIC_VECTOR (31 downto 0);
    centres_in_addr : IN STD_LOGIC_VECTOR (31 downto 0);
    output_addr : IN STD_LOGIC_VECTOR (31 downto 0);
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    k : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of lloyds_kernel_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "lloyds_kernel_top,hls_ip_2013_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=0}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_ST_pp0_stg0_fsm_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_ST_st15_fsm_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_ST_st16_fsm_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal block_address0data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal block_address0vld_reg : STD_LOGIC := '0';
    signal block_address0ack_out : STD_LOGIC;
    signal data_points_addr0data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal data_points_addr0vld_reg : STD_LOGIC := '0';
    signal data_points_addr0ack_out : STD_LOGIC;
    signal centres_in_addr0data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal centres_in_addr0vld_reg : STD_LOGIC := '0';
    signal centres_in_addr0ack_out : STD_LOGIC;
    signal output_addr0data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal output_addr0vld_reg : STD_LOGIC := '0';
    signal output_addr0ack_out : STD_LOGIC;
    signal k0data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal k0vld_reg : STD_LOGIC := '0';
    signal k0ack_out : STD_LOGIC;
    signal final_centre_index_V_reg_267 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it5 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it7 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_s_reg_279 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_sq_out_reg_291 : STD_LOGIC_VECTOR (31 downto 0);
    signal min_dist_reg_303 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_372_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_reg_562 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_1_fu_383_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_1_reg_570 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_389_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_reg_575 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_points_buffer_0_value_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_points_buffer_0_value_load_reg_596 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_points_buffer_1_value_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_points_buffer_1_value_load_reg_601 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_points_buffer_2_value_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_points_buffer_2_value_load_reg_606 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_611 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_reg_611_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_reg_611_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_reg_611_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_reg_611_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_reg_611_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_reg_611_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_2_reg_611_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ii_V_fu_405_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ii_V_reg_615 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_635 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_635_pp0_it1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_635_pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_635_pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_635_pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_635_pp0_it5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_635_pp0_it6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_12_reg_635_pp0_it7 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_423_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_reg_639 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_1_fu_428_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_1_reg_644 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_2_fu_433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_2_reg_649 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_fu_438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_reg_639_temp: signed (32-1 downto 0);
    signal lhs_V_1_fu_447_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_1_reg_644_temp: signed (32-1 downto 0);
    signal lhs_V_2_fu_456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_2_reg_649_temp: signed (32-1 downto 0);
    signal result_2_reg_672 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_fu_495_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_reg_677 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_034_0_s_fu_511_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_sum_sq_out_fu_519_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_min_dist_fu_527_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_points_buffer_0_value_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_points_buffer_0_value_ce0 : STD_LOGIC;
    signal data_points_buffer_0_value_we0 : STD_LOGIC;
    signal data_points_buffer_0_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_points_buffer_1_value_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_points_buffer_1_value_ce0 : STD_LOGIC;
    signal data_points_buffer_1_value_we0 : STD_LOGIC;
    signal data_points_buffer_1_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_points_buffer_2_value_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal data_points_buffer_2_value_ce0 : STD_LOGIC;
    signal data_points_buffer_2_value_we0 : STD_LOGIC;
    signal data_points_buffer_2_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal centres_buffer_0_value_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal centres_buffer_0_value_ce0 : STD_LOGIC;
    signal centres_buffer_0_value_we0 : STD_LOGIC;
    signal centres_buffer_0_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal centres_buffer_0_value_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal centres_buffer_1_value_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal centres_buffer_1_value_ce0 : STD_LOGIC;
    signal centres_buffer_1_value_we0 : STD_LOGIC;
    signal centres_buffer_1_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal centres_buffer_1_value_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal centres_buffer_2_value_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal centres_buffer_2_value_ce0 : STD_LOGIC;
    signal centres_buffer_2_value_we0 : STD_LOGIC;
    signal centres_buffer_2_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal centres_buffer_2_value_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_buffer_min_idx_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_buffer_min_idx_V_ce0 : STD_LOGIC;
    signal output_buffer_min_idx_V_we0 : STD_LOGIC;
    signal output_buffer_min_idx_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_buffer_min_idx_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal output_buffer_sum_sq_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal output_buffer_sum_sq_ce0 : STD_LOGIC;
    signal output_buffer_sum_sq_we0 : STD_LOGIC;
    signal output_buffer_sum_sq_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal output_buffer_sum_sq_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_centres_buffer_fu_337_ap_start : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_ap_done : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_ap_idle : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_ap_ready : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_offset : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_centres_buffer_fu_337_bus_r_req_din : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_bus_r_req_full_n : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_bus_r_req_write : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_bus_r_rsp_empty_n : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_bus_r_rsp_read : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_bus_r_address : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_centres_buffer_fu_337_bus_r_datain : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_centres_buffer_fu_337_bus_r_dataout : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_centres_buffer_fu_337_bus_r_size : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_centres_buffer_fu_337_k_V : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_centres_buffer_fu_337_buffer_0_value_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_centres_buffer_fu_337_buffer_0_value_ce0 : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_buffer_0_value_we0 : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_buffer_0_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_centres_buffer_fu_337_buffer_1_value_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_centres_buffer_fu_337_buffer_1_value_ce0 : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_buffer_1_value_we0 : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_buffer_1_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_centres_buffer_fu_337_buffer_2_value_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_load_centres_buffer_fu_337_buffer_2_value_ce0 : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_buffer_2_value_we0 : STD_LOGIC;
    signal grp_load_centres_buffer_fu_337_buffer_2_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_points_buffer_fu_349_ap_start : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_ap_done : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_ap_idle : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_ap_ready : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_offset : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_points_buffer_fu_349_address : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_points_buffer_fu_349_bus_r_req_din : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_bus_r_req_full_n : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_bus_r_req_write : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_bus_r_rsp_empty_n : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_bus_r_rsp_read : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_bus_r_address : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_points_buffer_fu_349_bus_r_datain : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_points_buffer_fu_349_bus_r_dataout : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_points_buffer_fu_349_bus_r_size : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_points_buffer_fu_349_buffer_0_value_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_points_buffer_fu_349_buffer_0_value_ce0 : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_buffer_0_value_we0 : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_buffer_0_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_points_buffer_fu_349_buffer_1_value_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_points_buffer_fu_349_buffer_1_value_ce0 : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_buffer_1_value_we0 : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_buffer_1_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_points_buffer_fu_349_buffer_2_value_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_points_buffer_fu_349_buffer_2_value_ce0 : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_buffer_2_value_we0 : STD_LOGIC;
    signal grp_load_points_buffer_fu_349_buffer_2_value_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_buffer_fu_362_ap_start : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_ap_done : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_ap_idle : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_ap_ready : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_offset : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_buffer_fu_362_buffer_min_idx_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_buffer_fu_362_buffer_min_idx_V_ce0 : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_buffer_min_idx_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_store_output_buffer_fu_362_buffer_sum_sq_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_store_output_buffer_fu_362_buffer_sum_sq_ce0 : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_buffer_sum_sq_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_buffer_fu_362_address : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_buffer_fu_362_bus_r_req_din : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_bus_r_req_full_n : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_bus_r_req_write : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_bus_r_rsp_empty_n : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_bus_r_rsp_read : STD_LOGIC;
    signal grp_store_output_buffer_fu_362_bus_r_address : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_buffer_fu_362_bus_r_datain : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_buffer_fu_362_bus_r_dataout : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_store_output_buffer_fu_362_bus_r_size : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_256 : STD_LOGIC_VECTOR (4 downto 0);
    signal final_centre_index_V_phi_fu_271_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_032_2_reg_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum_sq_out_2_reg_325 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_centres_buffer_fu_337_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal grp_load_points_buffer_fu_349_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal grp_store_output_buffer_fu_362_ap_start_ap_start_reg : STD_LOGIC := '0';
    signal tmp_4_fu_411_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_396_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_441_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_441_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_450_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_450_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_459_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_459_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_441_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_450_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_459_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp3_fu_495_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_fu_495_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_dist_fu_501_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_dist_fu_501_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_dist_fu_501_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_441_ce : STD_LOGIC;
    signal grp_fu_450_ce : STD_LOGIC;
    signal grp_fu_459_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_bdd_532 : BOOLEAN;
    signal ap_sig_bdd_339 : BOOLEAN;

    component load_centres_buffer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        offset : IN STD_LOGIC_VECTOR (31 downto 0);
        bus_r_req_din : OUT STD_LOGIC;
        bus_r_req_full_n : IN STD_LOGIC;
        bus_r_req_write : OUT STD_LOGIC;
        bus_r_rsp_empty_n : IN STD_LOGIC;
        bus_r_rsp_read : OUT STD_LOGIC;
        bus_r_address : OUT STD_LOGIC_VECTOR (31 downto 0);
        bus_r_datain : IN STD_LOGIC_VECTOR (31 downto 0);
        bus_r_dataout : OUT STD_LOGIC_VECTOR (31 downto 0);
        bus_r_size : OUT STD_LOGIC_VECTOR (31 downto 0);
        k_V : IN STD_LOGIC_VECTOR (7 downto 0);
        buffer_0_value_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_0_value_ce0 : OUT STD_LOGIC;
        buffer_0_value_we0 : OUT STD_LOGIC;
        buffer_0_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_1_value_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_1_value_ce0 : OUT STD_LOGIC;
        buffer_1_value_we0 : OUT STD_LOGIC;
        buffer_1_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_2_value_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buffer_2_value_ce0 : OUT STD_LOGIC;
        buffer_2_value_we0 : OUT STD_LOGIC;
        buffer_2_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component load_points_buffer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        offset : IN STD_LOGIC_VECTOR (31 downto 0);
        address : IN STD_LOGIC_VECTOR (31 downto 0);
        bus_r_req_din : OUT STD_LOGIC;
        bus_r_req_full_n : IN STD_LOGIC;
        bus_r_req_write : OUT STD_LOGIC;
        bus_r_rsp_empty_n : IN STD_LOGIC;
        bus_r_rsp_read : OUT STD_LOGIC;
        bus_r_address : OUT STD_LOGIC_VECTOR (31 downto 0);
        bus_r_datain : IN STD_LOGIC_VECTOR (31 downto 0);
        bus_r_dataout : OUT STD_LOGIC_VECTOR (31 downto 0);
        bus_r_size : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_0_value_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buffer_0_value_ce0 : OUT STD_LOGIC;
        buffer_0_value_we0 : OUT STD_LOGIC;
        buffer_0_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_1_value_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buffer_1_value_ce0 : OUT STD_LOGIC;
        buffer_1_value_we0 : OUT STD_LOGIC;
        buffer_1_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buffer_2_value_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buffer_2_value_ce0 : OUT STD_LOGIC;
        buffer_2_value_we0 : OUT STD_LOGIC;
        buffer_2_value_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component store_output_buffer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        offset : IN STD_LOGIC_VECTOR (31 downto 0);
        buffer_min_idx_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buffer_min_idx_V_ce0 : OUT STD_LOGIC;
        buffer_min_idx_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buffer_sum_sq_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        buffer_sum_sq_ce0 : OUT STD_LOGIC;
        buffer_sum_sq_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        address : IN STD_LOGIC_VECTOR (31 downto 0);
        bus_r_req_din : OUT STD_LOGIC;
        bus_r_req_full_n : IN STD_LOGIC;
        bus_r_req_write : OUT STD_LOGIC;
        bus_r_rsp_empty_n : IN STD_LOGIC;
        bus_r_rsp_read : OUT STD_LOGIC;
        bus_r_address : OUT STD_LOGIC_VECTOR (31 downto 0);
        bus_r_datain : IN STD_LOGIC_VECTOR (31 downto 0);
        bus_r_dataout : OUT STD_LOGIC_VECTOR (31 downto 0);
        bus_r_size : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lloyds_kernel_top_mul_32s_32s_64_6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component lloyds_kernel_top_add_32ns_32ns_32_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lloyds_kernel_top_data_points_buffer_0_value IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lloyds_kernel_top_centres_buffer_0_value IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component lloyds_kernel_top_output_buffer_min_idx_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    data_points_buffer_0_value_U : component lloyds_kernel_top_data_points_buffer_0_value
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_points_buffer_0_value_address0,
        ce0 => data_points_buffer_0_value_ce0,
        we0 => data_points_buffer_0_value_we0,
        d0 => data_points_buffer_0_value_d0,
        q0 => data_points_buffer_0_value_q0);

    data_points_buffer_1_value_U : component lloyds_kernel_top_data_points_buffer_0_value
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_points_buffer_1_value_address0,
        ce0 => data_points_buffer_1_value_ce0,
        we0 => data_points_buffer_1_value_we0,
        d0 => data_points_buffer_1_value_d0,
        q0 => data_points_buffer_1_value_q0);

    data_points_buffer_2_value_U : component lloyds_kernel_top_data_points_buffer_0_value
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => data_points_buffer_2_value_address0,
        ce0 => data_points_buffer_2_value_ce0,
        we0 => data_points_buffer_2_value_we0,
        d0 => data_points_buffer_2_value_d0,
        q0 => data_points_buffer_2_value_q0);

    centres_buffer_0_value_U : component lloyds_kernel_top_centres_buffer_0_value
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => centres_buffer_0_value_address0,
        ce0 => centres_buffer_0_value_ce0,
        we0 => centres_buffer_0_value_we0,
        d0 => centres_buffer_0_value_d0,
        q0 => centres_buffer_0_value_q0);

    centres_buffer_1_value_U : component lloyds_kernel_top_centres_buffer_0_value
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => centres_buffer_1_value_address0,
        ce0 => centres_buffer_1_value_ce0,
        we0 => centres_buffer_1_value_we0,
        d0 => centres_buffer_1_value_d0,
        q0 => centres_buffer_1_value_q0);

    centres_buffer_2_value_U : component lloyds_kernel_top_centres_buffer_0_value
    generic map (
        DataWidth => 32,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => centres_buffer_2_value_address0,
        ce0 => centres_buffer_2_value_ce0,
        we0 => centres_buffer_2_value_we0,
        d0 => centres_buffer_2_value_d0,
        q0 => centres_buffer_2_value_q0);

    output_buffer_min_idx_V_U : component lloyds_kernel_top_output_buffer_min_idx_V
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_buffer_min_idx_V_address0,
        ce0 => output_buffer_min_idx_V_ce0,
        we0 => output_buffer_min_idx_V_we0,
        d0 => output_buffer_min_idx_V_d0,
        q0 => output_buffer_min_idx_V_q0);

    output_buffer_sum_sq_U : component lloyds_kernel_top_data_points_buffer_0_value
    generic map (
        DataWidth => 32,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_buffer_sum_sq_address0,
        ce0 => output_buffer_sum_sq_ce0,
        we0 => output_buffer_sum_sq_we0,
        d0 => output_buffer_sum_sq_d0,
        q0 => output_buffer_sum_sq_q0);

    grp_load_centres_buffer_fu_337 : component load_centres_buffer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_centres_buffer_fu_337_ap_start,
        ap_done => grp_load_centres_buffer_fu_337_ap_done,
        ap_idle => grp_load_centres_buffer_fu_337_ap_idle,
        ap_ready => grp_load_centres_buffer_fu_337_ap_ready,
        offset => grp_load_centres_buffer_fu_337_offset,
        bus_r_req_din => grp_load_centres_buffer_fu_337_bus_r_req_din,
        bus_r_req_full_n => grp_load_centres_buffer_fu_337_bus_r_req_full_n,
        bus_r_req_write => grp_load_centres_buffer_fu_337_bus_r_req_write,
        bus_r_rsp_empty_n => grp_load_centres_buffer_fu_337_bus_r_rsp_empty_n,
        bus_r_rsp_read => grp_load_centres_buffer_fu_337_bus_r_rsp_read,
        bus_r_address => grp_load_centres_buffer_fu_337_bus_r_address,
        bus_r_datain => grp_load_centres_buffer_fu_337_bus_r_datain,
        bus_r_dataout => grp_load_centres_buffer_fu_337_bus_r_dataout,
        bus_r_size => grp_load_centres_buffer_fu_337_bus_r_size,
        k_V => grp_load_centres_buffer_fu_337_k_V,
        buffer_0_value_address0 => grp_load_centres_buffer_fu_337_buffer_0_value_address0,
        buffer_0_value_ce0 => grp_load_centres_buffer_fu_337_buffer_0_value_ce0,
        buffer_0_value_we0 => grp_load_centres_buffer_fu_337_buffer_0_value_we0,
        buffer_0_value_d0 => grp_load_centres_buffer_fu_337_buffer_0_value_d0,
        buffer_1_value_address0 => grp_load_centres_buffer_fu_337_buffer_1_value_address0,
        buffer_1_value_ce0 => grp_load_centres_buffer_fu_337_buffer_1_value_ce0,
        buffer_1_value_we0 => grp_load_centres_buffer_fu_337_buffer_1_value_we0,
        buffer_1_value_d0 => grp_load_centres_buffer_fu_337_buffer_1_value_d0,
        buffer_2_value_address0 => grp_load_centres_buffer_fu_337_buffer_2_value_address0,
        buffer_2_value_ce0 => grp_load_centres_buffer_fu_337_buffer_2_value_ce0,
        buffer_2_value_we0 => grp_load_centres_buffer_fu_337_buffer_2_value_we0,
        buffer_2_value_d0 => grp_load_centres_buffer_fu_337_buffer_2_value_d0);

    grp_load_points_buffer_fu_349 : component load_points_buffer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_points_buffer_fu_349_ap_start,
        ap_done => grp_load_points_buffer_fu_349_ap_done,
        ap_idle => grp_load_points_buffer_fu_349_ap_idle,
        ap_ready => grp_load_points_buffer_fu_349_ap_ready,
        offset => grp_load_points_buffer_fu_349_offset,
        address => grp_load_points_buffer_fu_349_address,
        bus_r_req_din => grp_load_points_buffer_fu_349_bus_r_req_din,
        bus_r_req_full_n => grp_load_points_buffer_fu_349_bus_r_req_full_n,
        bus_r_req_write => grp_load_points_buffer_fu_349_bus_r_req_write,
        bus_r_rsp_empty_n => grp_load_points_buffer_fu_349_bus_r_rsp_empty_n,
        bus_r_rsp_read => grp_load_points_buffer_fu_349_bus_r_rsp_read,
        bus_r_address => grp_load_points_buffer_fu_349_bus_r_address,
        bus_r_datain => grp_load_points_buffer_fu_349_bus_r_datain,
        bus_r_dataout => grp_load_points_buffer_fu_349_bus_r_dataout,
        bus_r_size => grp_load_points_buffer_fu_349_bus_r_size,
        buffer_0_value_address0 => grp_load_points_buffer_fu_349_buffer_0_value_address0,
        buffer_0_value_ce0 => grp_load_points_buffer_fu_349_buffer_0_value_ce0,
        buffer_0_value_we0 => grp_load_points_buffer_fu_349_buffer_0_value_we0,
        buffer_0_value_d0 => grp_load_points_buffer_fu_349_buffer_0_value_d0,
        buffer_1_value_address0 => grp_load_points_buffer_fu_349_buffer_1_value_address0,
        buffer_1_value_ce0 => grp_load_points_buffer_fu_349_buffer_1_value_ce0,
        buffer_1_value_we0 => grp_load_points_buffer_fu_349_buffer_1_value_we0,
        buffer_1_value_d0 => grp_load_points_buffer_fu_349_buffer_1_value_d0,
        buffer_2_value_address0 => grp_load_points_buffer_fu_349_buffer_2_value_address0,
        buffer_2_value_ce0 => grp_load_points_buffer_fu_349_buffer_2_value_ce0,
        buffer_2_value_we0 => grp_load_points_buffer_fu_349_buffer_2_value_we0,
        buffer_2_value_d0 => grp_load_points_buffer_fu_349_buffer_2_value_d0);

    grp_store_output_buffer_fu_362 : component store_output_buffer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_store_output_buffer_fu_362_ap_start,
        ap_done => grp_store_output_buffer_fu_362_ap_done,
        ap_idle => grp_store_output_buffer_fu_362_ap_idle,
        ap_ready => grp_store_output_buffer_fu_362_ap_ready,
        offset => grp_store_output_buffer_fu_362_offset,
        buffer_min_idx_V_address0 => grp_store_output_buffer_fu_362_buffer_min_idx_V_address0,
        buffer_min_idx_V_ce0 => grp_store_output_buffer_fu_362_buffer_min_idx_V_ce0,
        buffer_min_idx_V_q0 => grp_store_output_buffer_fu_362_buffer_min_idx_V_q0,
        buffer_sum_sq_address0 => grp_store_output_buffer_fu_362_buffer_sum_sq_address0,
        buffer_sum_sq_ce0 => grp_store_output_buffer_fu_362_buffer_sum_sq_ce0,
        buffer_sum_sq_q0 => grp_store_output_buffer_fu_362_buffer_sum_sq_q0,
        address => grp_store_output_buffer_fu_362_address,
        bus_r_req_din => grp_store_output_buffer_fu_362_bus_r_req_din,
        bus_r_req_full_n => grp_store_output_buffer_fu_362_bus_r_req_full_n,
        bus_r_req_write => grp_store_output_buffer_fu_362_bus_r_req_write,
        bus_r_rsp_empty_n => grp_store_output_buffer_fu_362_bus_r_rsp_empty_n,
        bus_r_rsp_read => grp_store_output_buffer_fu_362_bus_r_rsp_read,
        bus_r_address => grp_store_output_buffer_fu_362_bus_r_address,
        bus_r_datain => grp_store_output_buffer_fu_362_bus_r_datain,
        bus_r_dataout => grp_store_output_buffer_fu_362_bus_r_dataout,
        bus_r_size => grp_store_output_buffer_fu_362_bus_r_size);

    lloyds_kernel_top_mul_32s_32s_64_6_U21 : component lloyds_kernel_top_mul_32s_32s_64_6
    generic map (
        ID => 21,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_441_p0,
        din1 => grp_fu_441_p1,
        ce => grp_fu_441_ce,
        dout => grp_fu_441_p2);

    lloyds_kernel_top_mul_32s_32s_64_6_U22 : component lloyds_kernel_top_mul_32s_32s_64_6
    generic map (
        ID => 22,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_450_p0,
        din1 => grp_fu_450_p1,
        ce => grp_fu_450_ce,
        dout => grp_fu_450_p2);

    lloyds_kernel_top_mul_32s_32s_64_6_U23 : component lloyds_kernel_top_mul_32s_32s_64_6
    generic map (
        ID => 23,
        NUM_STAGE => 6,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_459_p0,
        din1 => grp_fu_459_p1,
        ce => grp_fu_459_ce,
        dout => grp_fu_459_p2);

    lloyds_kernel_top_add_32ns_32ns_32_1_U24 : component lloyds_kernel_top_add_32ns_32ns_32_1
    generic map (
        ID => 24,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp3_fu_495_p0,
        din1 => tmp3_fu_495_p1,
        dout => tmp3_fu_495_p2);

    lloyds_kernel_top_add_32ns_32ns_32_1_U25 : component lloyds_kernel_top_add_32ns_32ns_32_1
    generic map (
        ID => 25,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_dist_fu_501_p0,
        din1 => tmp_dist_fu_501_p1,
        dout => tmp_dist_fu_501_p2);





    -- the current state (ap_CS_fsm) of the state machine. --
    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it0 assign process. --
    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (not((ap_const_lv1_0 = tmp_2_fu_400_p2)) or ((ap_const_lv1_0 = tmp_2_fu_400_p2) and not((ap_const_lv1_0 = tmp_12_fu_418_p2)))))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif ((ap_ST_st5_fsm_4 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it1 assign process. --
    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if ((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif ((ap_ST_st5_fsm_4 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it2 assign process. --
    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if ((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it3 assign process. --
    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if ((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it4 assign process. --
    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if ((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it5 assign process. --
    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if ((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it6 assign process. --
    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if ((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it7 assign process. --
    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if ((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    -- ap_reg_ppiten_pp0_it8 assign process. --
    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if ((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                elsif ((ap_ST_st5_fsm_4 = ap_CS_fsm)) then 
                    ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- block_address0data_reg assign process. --
    block_address0data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                block_address0data_reg <= ap_const_lv32_0;
            else
                if (((not((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_0 = block_address0vld_reg)) or (not((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = block_address0vld_reg) and (ap_const_logic_1 = block_address0ack_out)))) then 
                    block_address0data_reg <= block_address;
                end if; 
            end if;
        end if;
    end process;


    -- block_address0vld_reg assign process. --
    block_address0vld_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                
            else
            end if;
        end if;
    end process;


    -- centres_in_addr0data_reg assign process. --
    centres_in_addr0data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                centres_in_addr0data_reg <= ap_const_lv32_0;
            else
                if (((not((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_0 = centres_in_addr0vld_reg)) or (not((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = centres_in_addr0vld_reg) and (ap_const_logic_1 = centres_in_addr0ack_out)))) then 
                    centres_in_addr0data_reg <= centres_in_addr;
                end if; 
            end if;
        end if;
    end process;


    -- centres_in_addr0vld_reg assign process. --
    centres_in_addr0vld_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                
            else
            end if;
        end if;
    end process;


    -- data_points_addr0data_reg assign process. --
    data_points_addr0data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                data_points_addr0data_reg <= ap_const_lv32_0;
            else
                if (((not((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_0 = data_points_addr0vld_reg)) or (not((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = data_points_addr0vld_reg) and (ap_const_logic_1 = data_points_addr0ack_out)))) then 
                    data_points_addr0data_reg <= data_points_addr;
                end if; 
            end if;
        end if;
    end process;


    -- data_points_addr0vld_reg assign process. --
    data_points_addr0vld_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                
            else
            end if;
        end if;
    end process;


    -- grp_load_centres_buffer_fu_337_ap_start_ap_start_reg assign process. --
    grp_load_centres_buffer_fu_337_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_centres_buffer_fu_337_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then 
                    grp_load_centres_buffer_fu_337_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_load_centres_buffer_fu_337_ap_ready)) then 
                    grp_load_centres_buffer_fu_337_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_load_points_buffer_fu_349_ap_start_ap_start_reg assign process. --
    grp_load_points_buffer_fu_349_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_points_buffer_fu_349_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then 
                    grp_load_points_buffer_fu_349_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_load_points_buffer_fu_349_ap_ready)) then 
                    grp_load_points_buffer_fu_349_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- grp_store_output_buffer_fu_362_ap_start_ap_start_reg assign process. --
    grp_store_output_buffer_fu_362_ap_start_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_store_output_buffer_fu_362_ap_start_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_ST_st4_fsm_3 = ap_CS_fsm) and not((exitcond_fu_377_p2 = ap_const_lv1_0)))) then 
                    grp_store_output_buffer_fu_362_ap_start_ap_start_reg <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_store_output_buffer_fu_362_ap_ready)) then 
                    grp_store_output_buffer_fu_362_ap_start_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    -- k0data_reg assign process. --
    k0data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                k0data_reg <= ap_const_lv32_0;
            else
                if (((not((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_0 = k0vld_reg)) or (not((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = k0vld_reg) and (ap_const_logic_1 = k0ack_out)))) then 
                    k0data_reg <= k;
                end if; 
            end if;
        end if;
    end process;


    -- k0vld_reg assign process. --
    k0vld_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                
            else
            end if;
        end if;
    end process;


    -- output_addr0data_reg assign process. --
    output_addr0data_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                output_addr0data_reg <= ap_const_lv32_0;
            else
                if (((not((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_0 = output_addr0vld_reg)) or (not((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = output_addr0vld_reg) and (ap_const_logic_1 = output_addr0ack_out)))) then 
                    output_addr0data_reg <= output_addr;
                end if; 
            end if;
        end if;
    end process;


    -- output_addr0vld_reg assign process. --
    output_addr0vld_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                
            else
            end if;
        end if;
    end process;


    -- final_centre_index_V_reg_267 assign process. --
    final_centre_index_V_reg_267_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_2_reg_611) and (ap_const_lv1_0 = tmp_12_reg_635))) then 
                final_centre_index_V_reg_267 <= ii_V_reg_615;
            elsif ((ap_ST_st5_fsm_4 = ap_CS_fsm)) then 
                final_centre_index_V_reg_267 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    -- i_reg_256 assign process. --
    i_reg_256_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st15_fsm_6 = ap_CS_fsm)) then 
                i_reg_256 <= i_1_reg_570;
            elsif (((ap_ST_st3_fsm_2 = ap_CS_fsm) and not(((ap_const_logic_0 = grp_load_points_buffer_fu_349_ap_done) or (ap_const_logic_0 = grp_load_centres_buffer_fu_337_ap_done))))) then 
                i_reg_256 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    -- min_dist_reg_303 assign process. --
    min_dist_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_611_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_12_reg_635_pp0_it7))) then 
                min_dist_reg_303 <= p_min_dist_fu_527_p3;
            elsif ((ap_ST_st5_fsm_4 = ap_CS_fsm)) then 
                min_dist_reg_303 <= ap_const_lv32_7FFFFFFF;
            end if; 
        end if;
    end process;

    -- p_032_2_reg_314 assign process. --
    p_032_2_reg_314_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_339) then
                if (ap_sig_bdd_532) then 
                    p_032_2_reg_314 <= p_034_0_s_fu_511_p3;
                elsif (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_611_pp0_it7))) then 
                    p_032_2_reg_314 <= p_s_reg_279;
                end if;
            end if; 
        end if;
    end process;

    -- p_s_reg_279 assign process. --
    p_s_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_611_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_12_reg_635_pp0_it7))) then 
                p_s_reg_279 <= p_034_0_s_fu_511_p3;
            elsif ((ap_ST_st5_fsm_4 = ap_CS_fsm)) then 
                p_s_reg_279 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    -- sum_sq_out_2_reg_325 assign process. --
    sum_sq_out_2_reg_325_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_bdd_339) then
                if (ap_sig_bdd_532) then 
                    sum_sq_out_2_reg_325 <= p_sum_sq_out_fu_519_p3;
                elsif (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_611_pp0_it7))) then 
                    sum_sq_out_2_reg_325 <= sum_sq_out_reg_291;
                end if;
            end if; 
        end if;
    end process;

    -- sum_sq_out_reg_291 assign process. --
    sum_sq_out_reg_291_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_611_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_12_reg_635_pp0_it7))) then 
                sum_sq_out_reg_291 <= p_sum_sq_out_fu_519_p3;
            elsif ((ap_ST_st5_fsm_4 = ap_CS_fsm)) then 
                sum_sq_out_reg_291 <= ap_const_lv32_7FFFFFFF;
            end if; 
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm)) then
                ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it1 <= final_centre_index_V_reg_267;
                ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it2 <= ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it1;
                ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it3 <= ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it2;
                ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it4 <= ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it3;
                ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it5 <= ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it4;
                ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it6 <= ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it5;
                ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it7 <= ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it6;
                ap_reg_ppstg_tmp_12_reg_635_pp0_it1 <= tmp_12_reg_635;
                ap_reg_ppstg_tmp_12_reg_635_pp0_it2 <= ap_reg_ppstg_tmp_12_reg_635_pp0_it1;
                ap_reg_ppstg_tmp_12_reg_635_pp0_it3 <= ap_reg_ppstg_tmp_12_reg_635_pp0_it2;
                ap_reg_ppstg_tmp_12_reg_635_pp0_it4 <= ap_reg_ppstg_tmp_12_reg_635_pp0_it3;
                ap_reg_ppstg_tmp_12_reg_635_pp0_it5 <= ap_reg_ppstg_tmp_12_reg_635_pp0_it4;
                ap_reg_ppstg_tmp_12_reg_635_pp0_it6 <= ap_reg_ppstg_tmp_12_reg_635_pp0_it5;
                ap_reg_ppstg_tmp_12_reg_635_pp0_it7 <= ap_reg_ppstg_tmp_12_reg_635_pp0_it6;
                ap_reg_ppstg_tmp_2_reg_611_pp0_it1 <= tmp_2_reg_611;
                ap_reg_ppstg_tmp_2_reg_611_pp0_it2 <= ap_reg_ppstg_tmp_2_reg_611_pp0_it1;
                ap_reg_ppstg_tmp_2_reg_611_pp0_it3 <= ap_reg_ppstg_tmp_2_reg_611_pp0_it2;
                ap_reg_ppstg_tmp_2_reg_611_pp0_it4 <= ap_reg_ppstg_tmp_2_reg_611_pp0_it3;
                ap_reg_ppstg_tmp_2_reg_611_pp0_it5 <= ap_reg_ppstg_tmp_2_reg_611_pp0_it4;
                ap_reg_ppstg_tmp_2_reg_611_pp0_it6 <= ap_reg_ppstg_tmp_2_reg_611_pp0_it5;
                ap_reg_ppstg_tmp_2_reg_611_pp0_it7 <= ap_reg_ppstg_tmp_2_reg_611_pp0_it6;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st5_fsm_4 = ap_CS_fsm)) then
                data_points_buffer_0_value_load_reg_596 <= data_points_buffer_0_value_q0;
                data_points_buffer_1_value_load_reg_601 <= data_points_buffer_1_value_q0;
                data_points_buffer_2_value_load_reg_606 <= data_points_buffer_2_value_q0;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then
                i_1_reg_570 <= i_1_fu_383_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then
                ii_V_reg_615 <= ii_V_fu_405_p2;
                tmp_2_reg_611 <= tmp_2_fu_400_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it7) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_611_pp0_it6))) then
                result_2_reg_672 <= grp_fu_459_p2(37 downto 6);
                tmp3_reg_677 <= tmp3_fu_495_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_lv1_0 = tmp_2_fu_400_p2))) then
                tmp_12_reg_635 <= tmp_12_fu_418_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_ST_st2_fsm_1 = ap_CS_fsm)) then
                tmp_13_reg_562 <= tmp_13_fu_372_p1;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_2_reg_611))) then
                tmp_2_1_reg_644 <= tmp_2_1_fu_428_p2;
                tmp_2_2_reg_649 <= tmp_2_2_fu_433_p2;
                tmp_8_reg_639 <= tmp_8_fu_423_p2;
            end if;
        end if;
    end process;

    -- assign process. --
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_ST_st4_fsm_3 = ap_CS_fsm) and (exitcond_fu_377_p2 = ap_const_lv1_0))) then
                tmp_s_reg_575(0) <= tmp_s_fu_389_p1(0);
    tmp_s_reg_575(1) <= tmp_s_fu_389_p1(1);
    tmp_s_reg_575(2) <= tmp_s_fu_389_p1(2);
    tmp_s_reg_575(3) <= tmp_s_fu_389_p1(3);
    tmp_s_reg_575(4) <= tmp_s_fu_389_p1(4);
            end if;
        end if;
    end process;
    block_address0vld_reg <= '0';
    data_points_addr0vld_reg <= '0';
    centres_in_addr0vld_reg <= '0';
    output_addr0vld_reg <= '0';
    k0vld_reg <= '0';
    tmp_s_reg_575(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    -- the next state (ap_NS_fsm) of the state machine. --
    ap_NS_fsm_assign_proc : process (ap_start , ap_CS_fsm , ap_reg_ppiten_pp0_it7 , ap_reg_ppiten_pp0_it8 , exitcond_fu_377_p2 , grp_load_centres_buffer_fu_337_ap_done , grp_load_points_buffer_fu_349_ap_done , grp_store_output_buffer_fu_362_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                if (not(((ap_const_logic_0 = grp_load_points_buffer_fu_349_ap_done) or (ap_const_logic_0 = grp_load_centres_buffer_fu_337_ap_done)))) then
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((exitcond_fu_377_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_st16_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
            when ap_ST_pp0_stg0_fsm_5 => 
                if (not(((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it7))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_st15_fsm_6;
                end if;
            when ap_ST_st15_fsm_6 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when ap_ST_st16_fsm_7 => 
                if (not((ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_done))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st16_fsm_7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;

    -- ap_done assign process. --
    ap_done_assign_proc : process(ap_CS_fsm, grp_store_output_buffer_fu_362_ap_done)
    begin
        if (((ap_ST_st16_fsm_7 = ap_CS_fsm) and not((ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_done)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_idle assign process. --
    ap_idle_assign_proc : process(ap_start, ap_CS_fsm)
    begin
        if ((not((ap_const_logic_1 = ap_start)) and (ap_ST_st1_fsm_0 = ap_CS_fsm))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_ready assign process. --
    ap_ready_assign_proc : process(ap_CS_fsm, grp_store_output_buffer_fu_362_ap_done)
    begin
        if (((ap_ST_st16_fsm_7 = ap_CS_fsm) and not((ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_done)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    -- ap_sig_bdd_339 assign process. --
    ap_sig_bdd_339_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it8)
    begin
                ap_sig_bdd_339 <= ((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it8));
    end process;


    -- ap_sig_bdd_532 assign process. --
    ap_sig_bdd_532_assign_proc : process(ap_reg_ppstg_tmp_2_reg_611_pp0_it7, ap_reg_ppstg_tmp_12_reg_635_pp0_it7)
    begin
                ap_sig_bdd_532 <= ((ap_const_lv1_0 = ap_reg_ppstg_tmp_2_reg_611_pp0_it7) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_12_reg_635_pp0_it7)));
    end process;


    -- block_address0ack_out assign process. --
    block_address0ack_out_assign_proc : process(ap_CS_fsm, grp_store_output_buffer_fu_362_ap_done)
    begin
        if (((ap_ST_st16_fsm_7 = ap_CS_fsm) and not((ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_done)))) then 
            block_address0ack_out <= ap_const_logic_1;
        else 
            block_address0ack_out <= ap_const_logic_0;
        end if; 
    end process;


    -- centres_buffer_0_value_address0 assign process. --
    centres_buffer_0_value_address0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it0, grp_load_centres_buffer_fu_337_buffer_0_value_address0, tmp_4_fu_411_p1)
    begin
        if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            centres_buffer_0_value_address0 <= tmp_4_fu_411_p1(8 - 1 downto 0);
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            centres_buffer_0_value_address0 <= grp_load_centres_buffer_fu_337_buffer_0_value_address0;
        else 
            centres_buffer_0_value_address0 <= "XXXXXXXX";
        end if; 
    end process;


    -- centres_buffer_0_value_ce0 assign process. --
    centres_buffer_0_value_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it0, grp_load_centres_buffer_fu_337_buffer_0_value_ce0)
    begin
        if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            centres_buffer_0_value_ce0 <= ap_const_logic_1;
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            centres_buffer_0_value_ce0 <= grp_load_centres_buffer_fu_337_buffer_0_value_ce0;
        else 
            centres_buffer_0_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    centres_buffer_0_value_d0 <= grp_load_centres_buffer_fu_337_buffer_0_value_d0;

    -- centres_buffer_0_value_we0 assign process. --
    centres_buffer_0_value_we0_assign_proc : process(ap_CS_fsm, grp_load_centres_buffer_fu_337_buffer_0_value_we0)
    begin
        if ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            centres_buffer_0_value_we0 <= grp_load_centres_buffer_fu_337_buffer_0_value_we0;
        else 
            centres_buffer_0_value_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- centres_buffer_1_value_address0 assign process. --
    centres_buffer_1_value_address0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it0, grp_load_centres_buffer_fu_337_buffer_1_value_address0, tmp_4_fu_411_p1)
    begin
        if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            centres_buffer_1_value_address0 <= tmp_4_fu_411_p1(8 - 1 downto 0);
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            centres_buffer_1_value_address0 <= grp_load_centres_buffer_fu_337_buffer_1_value_address0;
        else 
            centres_buffer_1_value_address0 <= "XXXXXXXX";
        end if; 
    end process;


    -- centres_buffer_1_value_ce0 assign process. --
    centres_buffer_1_value_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it0, grp_load_centres_buffer_fu_337_buffer_1_value_ce0)
    begin
        if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            centres_buffer_1_value_ce0 <= ap_const_logic_1;
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            centres_buffer_1_value_ce0 <= grp_load_centres_buffer_fu_337_buffer_1_value_ce0;
        else 
            centres_buffer_1_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    centres_buffer_1_value_d0 <= grp_load_centres_buffer_fu_337_buffer_1_value_d0;

    -- centres_buffer_1_value_we0 assign process. --
    centres_buffer_1_value_we0_assign_proc : process(ap_CS_fsm, grp_load_centres_buffer_fu_337_buffer_1_value_we0)
    begin
        if ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            centres_buffer_1_value_we0 <= grp_load_centres_buffer_fu_337_buffer_1_value_we0;
        else 
            centres_buffer_1_value_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- centres_buffer_2_value_address0 assign process. --
    centres_buffer_2_value_address0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it0, grp_load_centres_buffer_fu_337_buffer_2_value_address0, tmp_4_fu_411_p1)
    begin
        if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            centres_buffer_2_value_address0 <= tmp_4_fu_411_p1(8 - 1 downto 0);
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            centres_buffer_2_value_address0 <= grp_load_centres_buffer_fu_337_buffer_2_value_address0;
        else 
            centres_buffer_2_value_address0 <= "XXXXXXXX";
        end if; 
    end process;


    -- centres_buffer_2_value_ce0 assign process. --
    centres_buffer_2_value_ce0_assign_proc : process(ap_CS_fsm, ap_reg_ppiten_pp0_it0, grp_load_centres_buffer_fu_337_buffer_2_value_ce0)
    begin
        if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            centres_buffer_2_value_ce0 <= ap_const_logic_1;
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            centres_buffer_2_value_ce0 <= grp_load_centres_buffer_fu_337_buffer_2_value_ce0;
        else 
            centres_buffer_2_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    centres_buffer_2_value_d0 <= grp_load_centres_buffer_fu_337_buffer_2_value_d0;

    -- centres_buffer_2_value_we0 assign process. --
    centres_buffer_2_value_we0_assign_proc : process(ap_CS_fsm, grp_load_centres_buffer_fu_337_buffer_2_value_we0)
    begin
        if ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            centres_buffer_2_value_we0 <= grp_load_centres_buffer_fu_337_buffer_2_value_we0;
        else 
            centres_buffer_2_value_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- centres_in_addr0ack_out assign process. --
    centres_in_addr0ack_out_assign_proc : process(ap_CS_fsm, grp_store_output_buffer_fu_362_ap_done)
    begin
        if (((ap_ST_st16_fsm_7 = ap_CS_fsm) and not((ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_done)))) then 
            centres_in_addr0ack_out <= ap_const_logic_1;
        else 
            centres_in_addr0ack_out <= ap_const_logic_0;
        end if; 
    end process;


    -- data_points_addr0ack_out assign process. --
    data_points_addr0ack_out_assign_proc : process(ap_CS_fsm, grp_store_output_buffer_fu_362_ap_done)
    begin
        if (((ap_ST_st16_fsm_7 = ap_CS_fsm) and not((ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_done)))) then 
            data_points_addr0ack_out <= ap_const_logic_1;
        else 
            data_points_addr0ack_out <= ap_const_logic_0;
        end if; 
    end process;


    -- data_points_buffer_0_value_address0 assign process. --
    data_points_buffer_0_value_address0_assign_proc : process(ap_CS_fsm, tmp_s_fu_389_p1, grp_load_points_buffer_fu_349_buffer_0_value_address0)
    begin
        if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
            data_points_buffer_0_value_address0 <= tmp_s_fu_389_p1(4 - 1 downto 0);
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            data_points_buffer_0_value_address0 <= grp_load_points_buffer_fu_349_buffer_0_value_address0;
        else 
            data_points_buffer_0_value_address0 <= "XXXX";
        end if; 
    end process;


    -- data_points_buffer_0_value_ce0 assign process. --
    data_points_buffer_0_value_ce0_assign_proc : process(ap_CS_fsm, grp_load_points_buffer_fu_349_buffer_0_value_ce0)
    begin
        if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
            data_points_buffer_0_value_ce0 <= ap_const_logic_1;
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            data_points_buffer_0_value_ce0 <= grp_load_points_buffer_fu_349_buffer_0_value_ce0;
        else 
            data_points_buffer_0_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_points_buffer_0_value_d0 <= grp_load_points_buffer_fu_349_buffer_0_value_d0;

    -- data_points_buffer_0_value_we0 assign process. --
    data_points_buffer_0_value_we0_assign_proc : process(ap_CS_fsm, grp_load_points_buffer_fu_349_buffer_0_value_we0)
    begin
        if ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            data_points_buffer_0_value_we0 <= grp_load_points_buffer_fu_349_buffer_0_value_we0;
        else 
            data_points_buffer_0_value_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- data_points_buffer_1_value_address0 assign process. --
    data_points_buffer_1_value_address0_assign_proc : process(ap_CS_fsm, tmp_s_fu_389_p1, grp_load_points_buffer_fu_349_buffer_1_value_address0)
    begin
        if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
            data_points_buffer_1_value_address0 <= tmp_s_fu_389_p1(4 - 1 downto 0);
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            data_points_buffer_1_value_address0 <= grp_load_points_buffer_fu_349_buffer_1_value_address0;
        else 
            data_points_buffer_1_value_address0 <= "XXXX";
        end if; 
    end process;


    -- data_points_buffer_1_value_ce0 assign process. --
    data_points_buffer_1_value_ce0_assign_proc : process(ap_CS_fsm, grp_load_points_buffer_fu_349_buffer_1_value_ce0)
    begin
        if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
            data_points_buffer_1_value_ce0 <= ap_const_logic_1;
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            data_points_buffer_1_value_ce0 <= grp_load_points_buffer_fu_349_buffer_1_value_ce0;
        else 
            data_points_buffer_1_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_points_buffer_1_value_d0 <= grp_load_points_buffer_fu_349_buffer_1_value_d0;

    -- data_points_buffer_1_value_we0 assign process. --
    data_points_buffer_1_value_we0_assign_proc : process(ap_CS_fsm, grp_load_points_buffer_fu_349_buffer_1_value_we0)
    begin
        if ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            data_points_buffer_1_value_we0 <= grp_load_points_buffer_fu_349_buffer_1_value_we0;
        else 
            data_points_buffer_1_value_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- data_points_buffer_2_value_address0 assign process. --
    data_points_buffer_2_value_address0_assign_proc : process(ap_CS_fsm, tmp_s_fu_389_p1, grp_load_points_buffer_fu_349_buffer_2_value_address0)
    begin
        if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
            data_points_buffer_2_value_address0 <= tmp_s_fu_389_p1(4 - 1 downto 0);
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            data_points_buffer_2_value_address0 <= grp_load_points_buffer_fu_349_buffer_2_value_address0;
        else 
            data_points_buffer_2_value_address0 <= "XXXX";
        end if; 
    end process;


    -- data_points_buffer_2_value_ce0 assign process. --
    data_points_buffer_2_value_ce0_assign_proc : process(ap_CS_fsm, grp_load_points_buffer_fu_349_buffer_2_value_ce0)
    begin
        if ((ap_ST_st4_fsm_3 = ap_CS_fsm)) then 
            data_points_buffer_2_value_ce0 <= ap_const_logic_1;
        elsif ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            data_points_buffer_2_value_ce0 <= grp_load_points_buffer_fu_349_buffer_2_value_ce0;
        else 
            data_points_buffer_2_value_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    data_points_buffer_2_value_d0 <= grp_load_points_buffer_fu_349_buffer_2_value_d0;

    -- data_points_buffer_2_value_we0 assign process. --
    data_points_buffer_2_value_we0_assign_proc : process(ap_CS_fsm, grp_load_points_buffer_fu_349_buffer_2_value_we0)
    begin
        if ((ap_ST_st3_fsm_2 = ap_CS_fsm)) then 
            data_points_buffer_2_value_we0 <= grp_load_points_buffer_fu_349_buffer_2_value_we0;
        else 
            data_points_buffer_2_value_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond_fu_377_p2 <= "1" when (i_reg_256 = ap_const_lv5_10) else "0";

    -- final_centre_index_V_phi_fu_271_p4 assign process. --
    final_centre_index_V_phi_fu_271_p4_assign_proc : process(ap_CS_fsm, final_centre_index_V_reg_267, ap_reg_ppiten_pp0_it1, tmp_2_reg_611, ii_V_reg_615, tmp_12_reg_635)
    begin
        if (((ap_ST_pp0_stg0_fsm_5 = ap_CS_fsm) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (ap_const_lv1_0 = tmp_2_reg_611) and (ap_const_lv1_0 = tmp_12_reg_635))) then 
            final_centre_index_V_phi_fu_271_p4 <= ii_V_reg_615;
        else 
            final_centre_index_V_phi_fu_271_p4 <= final_centre_index_V_reg_267;
        end if; 
    end process;

    grp_fu_441_ce <= ap_const_logic_1;
    grp_fu_441_p0 <= lhs_V_fu_438_p1(32 - 1 downto 0);
    grp_fu_441_p1 <= lhs_V_fu_438_p1(32 - 1 downto 0);
    grp_fu_450_ce <= ap_const_logic_1;
    grp_fu_450_p0 <= lhs_V_1_fu_447_p1(32 - 1 downto 0);
    grp_fu_450_p1 <= lhs_V_1_fu_447_p1(32 - 1 downto 0);
    grp_fu_459_ce <= ap_const_logic_1;
    grp_fu_459_p0 <= lhs_V_2_fu_456_p1(32 - 1 downto 0);
    grp_fu_459_p1 <= lhs_V_2_fu_456_p1(32 - 1 downto 0);
    grp_load_centres_buffer_fu_337_ap_start <= grp_load_centres_buffer_fu_337_ap_start_ap_start_reg;
    grp_load_centres_buffer_fu_337_bus_r_datain <= master_portB_datain;
    grp_load_centres_buffer_fu_337_bus_r_req_full_n <= master_portB_req_full_n;
    grp_load_centres_buffer_fu_337_bus_r_rsp_empty_n <= master_portB_rsp_empty_n;
    grp_load_centres_buffer_fu_337_k_V <= tmp_13_reg_562;
    grp_load_centres_buffer_fu_337_offset <= centres_in_addr0data_reg;
    grp_load_points_buffer_fu_349_address <= block_address0data_reg;
    grp_load_points_buffer_fu_349_ap_start <= grp_load_points_buffer_fu_349_ap_start_ap_start_reg;
    grp_load_points_buffer_fu_349_bus_r_datain <= master_portA_datain;
    grp_load_points_buffer_fu_349_bus_r_req_full_n <= master_portA_req_full_n;
    grp_load_points_buffer_fu_349_bus_r_rsp_empty_n <= master_portA_rsp_empty_n;
    grp_load_points_buffer_fu_349_offset <= data_points_addr0data_reg;
    grp_store_output_buffer_fu_362_address <= block_address0data_reg;
    grp_store_output_buffer_fu_362_ap_start <= grp_store_output_buffer_fu_362_ap_start_ap_start_reg;
    grp_store_output_buffer_fu_362_buffer_min_idx_V_q0 <= output_buffer_min_idx_V_q0;
    grp_store_output_buffer_fu_362_buffer_sum_sq_q0 <= output_buffer_sum_sq_q0;
    grp_store_output_buffer_fu_362_bus_r_datain <= master_portA_datain;
    grp_store_output_buffer_fu_362_bus_r_req_full_n <= master_portA_req_full_n;
    grp_store_output_buffer_fu_362_bus_r_rsp_empty_n <= master_portA_rsp_empty_n;
    grp_store_output_buffer_fu_362_offset <= output_addr0data_reg;
    i_1_fu_383_p2 <= std_logic_vector(unsigned(i_reg_256) + unsigned(ap_const_lv5_1));
    ii_V_fu_405_p2 <= std_logic_vector(unsigned(final_centre_index_V_phi_fu_271_p4) + unsigned(ap_const_lv8_1));

    -- k0ack_out assign process. --
    k0ack_out_assign_proc : process(ap_CS_fsm, grp_store_output_buffer_fu_362_ap_done)
    begin
        if (((ap_ST_st16_fsm_7 = ap_CS_fsm) and not((ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_done)))) then 
            k0ack_out <= ap_const_logic_1;
        else 
            k0ack_out <= ap_const_logic_0;
        end if; 
    end process;

    
    tmp_2_1_reg_644_temp <= signed(tmp_2_1_reg_644);
    lhs_V_1_fu_447_p1 <= std_logic_vector(resize(tmp_2_1_reg_644_temp,64));

    
    tmp_2_2_reg_649_temp <= signed(tmp_2_2_reg_649);
    lhs_V_2_fu_456_p1 <= std_logic_vector(resize(tmp_2_2_reg_649_temp,64));

    
    tmp_8_reg_639_temp <= signed(tmp_8_reg_639);
    lhs_V_fu_438_p1 <= std_logic_vector(resize(tmp_8_reg_639_temp,64));


    -- master_portA_address assign process. --
    master_portA_address_assign_proc : process(ap_CS_fsm, exitcond_fu_377_p2, grp_load_centres_buffer_fu_337_ap_idle, grp_load_points_buffer_fu_349_ap_idle, grp_load_points_buffer_fu_349_bus_r_address, grp_store_output_buffer_fu_362_ap_idle, grp_store_output_buffer_fu_362_bus_r_address)
    begin
        if ((((ap_ST_st4_fsm_3 = ap_CS_fsm) and not((exitcond_fu_377_p2 = ap_const_lv1_0))) or ((ap_ST_st16_fsm_7 = ap_CS_fsm) and (ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_idle)))) then 
            master_portA_address <= grp_store_output_buffer_fu_362_bus_r_address;
        elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) or ((ap_ST_st3_fsm_2 = ap_CS_fsm) and ((ap_const_logic_0 = grp_load_points_buffer_fu_349_ap_idle) or (ap_const_logic_0 = grp_load_centres_buffer_fu_337_ap_idle))))) then 
            master_portA_address <= grp_load_points_buffer_fu_349_bus_r_address;
        else 
            master_portA_address <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- master_portA_dataout assign process. --
    master_portA_dataout_assign_proc : process(ap_CS_fsm, exitcond_fu_377_p2, grp_load_centres_buffer_fu_337_ap_idle, grp_load_points_buffer_fu_349_ap_idle, grp_load_points_buffer_fu_349_bus_r_dataout, grp_store_output_buffer_fu_362_ap_idle, grp_store_output_buffer_fu_362_bus_r_dataout)
    begin
        if ((((ap_ST_st4_fsm_3 = ap_CS_fsm) and not((exitcond_fu_377_p2 = ap_const_lv1_0))) or ((ap_ST_st16_fsm_7 = ap_CS_fsm) and (ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_idle)))) then 
            master_portA_dataout <= grp_store_output_buffer_fu_362_bus_r_dataout;
        elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) or ((ap_ST_st3_fsm_2 = ap_CS_fsm) and ((ap_const_logic_0 = grp_load_points_buffer_fu_349_ap_idle) or (ap_const_logic_0 = grp_load_centres_buffer_fu_337_ap_idle))))) then 
            master_portA_dataout <= grp_load_points_buffer_fu_349_bus_r_dataout;
        else 
            master_portA_dataout <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    -- master_portA_req_din assign process. --
    master_portA_req_din_assign_proc : process(ap_CS_fsm, exitcond_fu_377_p2, grp_load_centres_buffer_fu_337_ap_idle, grp_load_points_buffer_fu_349_ap_idle, grp_load_points_buffer_fu_349_bus_r_req_din, grp_store_output_buffer_fu_362_ap_idle, grp_store_output_buffer_fu_362_bus_r_req_din)
    begin
        if ((((ap_ST_st4_fsm_3 = ap_CS_fsm) and not((exitcond_fu_377_p2 = ap_const_lv1_0))) or ((ap_ST_st16_fsm_7 = ap_CS_fsm) and (ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_idle)))) then 
            master_portA_req_din <= grp_store_output_buffer_fu_362_bus_r_req_din;
        elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) or ((ap_ST_st3_fsm_2 = ap_CS_fsm) and ((ap_const_logic_0 = grp_load_points_buffer_fu_349_ap_idle) or (ap_const_logic_0 = grp_load_centres_buffer_fu_337_ap_idle))))) then 
            master_portA_req_din <= grp_load_points_buffer_fu_349_bus_r_req_din;
        else 
            master_portA_req_din <= 'X';
        end if; 
    end process;


    -- master_portA_req_write assign process. --
    master_portA_req_write_assign_proc : process(ap_CS_fsm, exitcond_fu_377_p2, grp_load_centres_buffer_fu_337_ap_idle, grp_load_points_buffer_fu_349_ap_idle, grp_load_points_buffer_fu_349_bus_r_req_write, grp_store_output_buffer_fu_362_ap_idle, grp_store_output_buffer_fu_362_bus_r_req_write)
    begin
        if ((((ap_ST_st4_fsm_3 = ap_CS_fsm) and not((exitcond_fu_377_p2 = ap_const_lv1_0))) or ((ap_ST_st16_fsm_7 = ap_CS_fsm) and (ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_idle)))) then 
            master_portA_req_write <= grp_store_output_buffer_fu_362_bus_r_req_write;
        elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) or ((ap_ST_st3_fsm_2 = ap_CS_fsm) and ((ap_const_logic_0 = grp_load_points_buffer_fu_349_ap_idle) or (ap_const_logic_0 = grp_load_centres_buffer_fu_337_ap_idle))))) then 
            master_portA_req_write <= grp_load_points_buffer_fu_349_bus_r_req_write;
        else 
            master_portA_req_write <= 'X';
        end if; 
    end process;


    -- master_portA_rsp_read assign process. --
    master_portA_rsp_read_assign_proc : process(ap_CS_fsm, exitcond_fu_377_p2, grp_load_centres_buffer_fu_337_ap_idle, grp_load_points_buffer_fu_349_ap_idle, grp_load_points_buffer_fu_349_bus_r_rsp_read, grp_store_output_buffer_fu_362_ap_idle, grp_store_output_buffer_fu_362_bus_r_rsp_read)
    begin
        if ((((ap_ST_st4_fsm_3 = ap_CS_fsm) and not((exitcond_fu_377_p2 = ap_const_lv1_0))) or ((ap_ST_st16_fsm_7 = ap_CS_fsm) and (ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_idle)))) then 
            master_portA_rsp_read <= grp_store_output_buffer_fu_362_bus_r_rsp_read;
        elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) or ((ap_ST_st3_fsm_2 = ap_CS_fsm) and ((ap_const_logic_0 = grp_load_points_buffer_fu_349_ap_idle) or (ap_const_logic_0 = grp_load_centres_buffer_fu_337_ap_idle))))) then 
            master_portA_rsp_read <= grp_load_points_buffer_fu_349_bus_r_rsp_read;
        else 
            master_portA_rsp_read <= 'X';
        end if; 
    end process;


    -- master_portA_size assign process. --
    master_portA_size_assign_proc : process(ap_CS_fsm, exitcond_fu_377_p2, grp_load_centres_buffer_fu_337_ap_idle, grp_load_points_buffer_fu_349_ap_idle, grp_load_points_buffer_fu_349_bus_r_size, grp_store_output_buffer_fu_362_ap_idle, grp_store_output_buffer_fu_362_bus_r_size)
    begin
        if ((((ap_ST_st4_fsm_3 = ap_CS_fsm) and not((exitcond_fu_377_p2 = ap_const_lv1_0))) or ((ap_ST_st16_fsm_7 = ap_CS_fsm) and (ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_idle)))) then 
            master_portA_size <= grp_store_output_buffer_fu_362_bus_r_size;
        elsif (((ap_ST_st2_fsm_1 = ap_CS_fsm) or ((ap_ST_st3_fsm_2 = ap_CS_fsm) and ((ap_const_logic_0 = grp_load_points_buffer_fu_349_ap_idle) or (ap_const_logic_0 = grp_load_centres_buffer_fu_337_ap_idle))))) then 
            master_portA_size <= grp_load_points_buffer_fu_349_bus_r_size;
        else 
            master_portA_size <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    master_portB_address <= grp_load_centres_buffer_fu_337_bus_r_address;
    master_portB_dataout <= grp_load_centres_buffer_fu_337_bus_r_dataout;
    master_portB_req_din <= grp_load_centres_buffer_fu_337_bus_r_req_din;
    master_portB_req_write <= grp_load_centres_buffer_fu_337_bus_r_req_write;
    master_portB_rsp_read <= grp_load_centres_buffer_fu_337_bus_r_rsp_read;
    master_portB_size <= grp_load_centres_buffer_fu_337_bus_r_size;

    -- output_addr0ack_out assign process. --
    output_addr0ack_out_assign_proc : process(ap_CS_fsm, grp_store_output_buffer_fu_362_ap_done)
    begin
        if (((ap_ST_st16_fsm_7 = ap_CS_fsm) and not((ap_const_logic_0 = grp_store_output_buffer_fu_362_ap_done)))) then 
            output_addr0ack_out <= ap_const_logic_1;
        else 
            output_addr0ack_out <= ap_const_logic_0;
        end if; 
    end process;


    -- output_buffer_min_idx_V_address0 assign process. --
    output_buffer_min_idx_V_address0_assign_proc : process(ap_CS_fsm, tmp_s_reg_575, grp_store_output_buffer_fu_362_buffer_min_idx_V_address0)
    begin
        if ((ap_ST_st15_fsm_6 = ap_CS_fsm)) then 
            output_buffer_min_idx_V_address0 <= tmp_s_reg_575(4 - 1 downto 0);
        elsif ((ap_ST_st16_fsm_7 = ap_CS_fsm)) then 
            output_buffer_min_idx_V_address0 <= grp_store_output_buffer_fu_362_buffer_min_idx_V_address0;
        else 
            output_buffer_min_idx_V_address0 <= "XXXX";
        end if; 
    end process;


    -- output_buffer_min_idx_V_ce0 assign process. --
    output_buffer_min_idx_V_ce0_assign_proc : process(ap_CS_fsm, grp_store_output_buffer_fu_362_buffer_min_idx_V_ce0)
    begin
        if ((ap_ST_st15_fsm_6 = ap_CS_fsm)) then 
            output_buffer_min_idx_V_ce0 <= ap_const_logic_1;
        elsif ((ap_ST_st16_fsm_7 = ap_CS_fsm)) then 
            output_buffer_min_idx_V_ce0 <= grp_store_output_buffer_fu_362_buffer_min_idx_V_ce0;
        else 
            output_buffer_min_idx_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_buffer_min_idx_V_d0 <= p_032_2_reg_314;

    -- output_buffer_min_idx_V_we0 assign process. --
    output_buffer_min_idx_V_we0_assign_proc : process(ap_CS_fsm)
    begin
        if (((ap_ST_st15_fsm_6 = ap_CS_fsm))) then 
            output_buffer_min_idx_V_we0 <= ap_const_logic_1;
        else 
            output_buffer_min_idx_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    -- output_buffer_sum_sq_address0 assign process. --
    output_buffer_sum_sq_address0_assign_proc : process(ap_CS_fsm, tmp_s_reg_575, grp_store_output_buffer_fu_362_buffer_sum_sq_address0)
    begin
        if ((ap_ST_st15_fsm_6 = ap_CS_fsm)) then 
            output_buffer_sum_sq_address0 <= tmp_s_reg_575(4 - 1 downto 0);
        elsif ((ap_ST_st16_fsm_7 = ap_CS_fsm)) then 
            output_buffer_sum_sq_address0 <= grp_store_output_buffer_fu_362_buffer_sum_sq_address0;
        else 
            output_buffer_sum_sq_address0 <= "XXXX";
        end if; 
    end process;


    -- output_buffer_sum_sq_ce0 assign process. --
    output_buffer_sum_sq_ce0_assign_proc : process(ap_CS_fsm, grp_store_output_buffer_fu_362_buffer_sum_sq_ce0)
    begin
        if ((ap_ST_st15_fsm_6 = ap_CS_fsm)) then 
            output_buffer_sum_sq_ce0 <= ap_const_logic_1;
        elsif ((ap_ST_st16_fsm_7 = ap_CS_fsm)) then 
            output_buffer_sum_sq_ce0 <= grp_store_output_buffer_fu_362_buffer_sum_sq_ce0;
        else 
            output_buffer_sum_sq_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_buffer_sum_sq_d0 <= sum_sq_out_2_reg_325;

    -- output_buffer_sum_sq_we0 assign process. --
    output_buffer_sum_sq_we0_assign_proc : process(ap_CS_fsm)
    begin
        if (((ap_ST_st15_fsm_6 = ap_CS_fsm))) then 
            output_buffer_sum_sq_we0 <= ap_const_logic_1;
        else 
            output_buffer_sum_sq_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_034_0_s_fu_511_p3 <= 
        ap_reg_ppstg_final_centre_index_V_reg_267_pp0_it7 when (tmp_11_fu_505_p2(0) = '1') else 
        p_s_reg_279;
    p_min_dist_fu_527_p3 <= 
        tmp_dist_fu_501_p2 when (tmp_11_fu_505_p2(0) = '1') else 
        min_dist_reg_303;
    p_sum_sq_out_fu_519_p3 <= 
        tmp_dist_fu_501_p2 when (tmp_11_fu_505_p2(0) = '1') else 
        sum_sq_out_reg_291;
    tmp3_fu_495_p0 <= grp_fu_450_p2(37 downto 6);
    tmp3_fu_495_p1 <= grp_fu_441_p2(37 downto 6);
    tmp_11_fu_505_p2 <= "1" when (signed(tmp_dist_fu_501_p2) < signed(min_dist_reg_303)) else "0";
    tmp_12_fu_418_p2 <= "1" when (tmp_1_fu_396_p1 = k0data_reg) else "0";
    tmp_13_fu_372_p1 <= k0data_reg(8 - 1 downto 0);
    tmp_1_fu_396_p1 <= std_logic_vector(resize(unsigned(final_centre_index_V_phi_fu_271_p4),32));
    tmp_2_1_fu_428_p2 <= std_logic_vector(unsigned(centres_buffer_1_value_q0) - unsigned(data_points_buffer_1_value_load_reg_601));
    tmp_2_2_fu_433_p2 <= std_logic_vector(unsigned(centres_buffer_2_value_q0) - unsigned(data_points_buffer_2_value_load_reg_606));
    tmp_2_fu_400_p2 <= "1" when (unsigned(tmp_1_fu_396_p1) > unsigned(k0data_reg)) else "0";
    tmp_4_fu_411_p1 <= std_logic_vector(resize(unsigned(final_centre_index_V_phi_fu_271_p4),64));
    tmp_8_fu_423_p2 <= std_logic_vector(unsigned(centres_buffer_0_value_q0) - unsigned(data_points_buffer_0_value_load_reg_596));
    tmp_dist_fu_501_p0 <= result_2_reg_672;
    tmp_dist_fu_501_p1 <= tmp3_reg_677;
    tmp_s_fu_389_p1 <= std_logic_vector(resize(unsigned(i_reg_256),64));
end behav;
