WARNING:BAD_SIGN_OFF: Non-standard signature: Originally-Developed-by:
#50: 
Originally-Developed-by: H. Peter Anvin <hpa@linux.intel.com>

The signed-off-by line does not fall in line with the standards
specified by the community.

See: https://www.kernel.org/doc/html/latest/process/submitting-patches.html#developer-s-certificate-of-origin-1-1

WARNING:BAD_SIGN_OFF: 'Originally-developed-by:' is the preferred signature form
#50: 
Originally-Developed-by: H. Peter Anvin <hpa@linux.intel.com>

WARNING:BAD_SIGN_OFF: Non-standard signature: Backported-by:
#51: 
Backported-by: Joe Korty <joe.korty@ccur.com>

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#63: FILE: include/asm-x86/msr-index.h:200:
+#define MSR_IA32_MISC_ENABLE_FAST_STRING	(1ULL << 0)

Defines like: 1 << <digit> could be BIT(digit).
The BIT() macro is defined via include/linux/bits.h::

  #define BIT(nr)         (1UL << (nr))

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#64: FILE: include/asm-x86/msr-index.h:201:
+#define MSR_IA32_MISC_ENABLE_TCC		(1ULL << 1)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#65: FILE: include/asm-x86/msr-index.h:202:
+#define MSR_IA32_MISC_ENABLE_EMON		(1ULL << 7)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#66: FILE: include/asm-x86/msr-index.h:203:
+#define MSR_IA32_MISC_ENABLE_BTS_UNAVAIL	(1ULL << 11)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#67: FILE: include/asm-x86/msr-index.h:204:
+#define MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL	(1ULL << 12)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#68: FILE: include/asm-x86/msr-index.h:205:
+#define MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP	(1ULL << 16)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#69: FILE: include/asm-x86/msr-index.h:206:
+#define MSR_IA32_MISC_ENABLE_MWAIT		(1ULL << 18)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#70: FILE: include/asm-x86/msr-index.h:207:
+#define MSR_IA32_MISC_ENABLE_LIMIT_CPUID	(1ULL << 22)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#71: FILE: include/asm-x86/msr-index.h:208:
+#define MSR_IA32_MISC_ENABLE_XTPR_DISABLE	(1ULL << 23)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#72: FILE: include/asm-x86/msr-index.h:209:
+#define MSR_IA32_MISC_ENABLE_XD_DISABLE		(1ULL << 34)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#75: FILE: include/asm-x86/msr-index.h:212:
+#define MSR_IA32_MISC_ENABLE_X87_COMPAT		(1ULL << 2)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#76: FILE: include/asm-x86/msr-index.h:213:
+#define MSR_IA32_MISC_ENABLE_TM1		(1ULL << 3)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#77: FILE: include/asm-x86/msr-index.h:214:
+#define MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE	(1ULL << 4)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#78: FILE: include/asm-x86/msr-index.h:215:
+#define MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE	(1ULL << 6)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#79: FILE: include/asm-x86/msr-index.h:216:
+#define MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK	(1ULL << 8)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#80: FILE: include/asm-x86/msr-index.h:217:
+#define MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE	(1ULL << 9)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#81: FILE: include/asm-x86/msr-index.h:218:
+#define MSR_IA32_MISC_ENABLE_FERR		(1ULL << 10)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#82: FILE: include/asm-x86/msr-index.h:219:
+#define MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX	(1ULL << 10)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#83: FILE: include/asm-x86/msr-index.h:220:
+#define MSR_IA32_MISC_ENABLE_TM2		(1ULL << 13)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#84: FILE: include/asm-x86/msr-index.h:221:
+#define MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE	(1ULL << 19)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#85: FILE: include/asm-x86/msr-index.h:222:
+#define MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK	(1ULL << 20)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#86: FILE: include/asm-x86/msr-index.h:223:
+#define MSR_IA32_MISC_ENABLE_L1D_CONTEXT	(1ULL << 24)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#87: FILE: include/asm-x86/msr-index.h:224:
+#define MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE	(1ULL << 37)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#88: FILE: include/asm-x86/msr-index.h:225:
+#define MSR_IA32_MISC_ENABLE_TURBO_DISABLE	(1ULL << 38)

CHECK:BIT_MACRO: Prefer using the BIT_ULL macro
#89: FILE: include/asm-x86/msr-index.h:226:
+#define MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE	(1ULL << 39)

./tmp.JOzjvdpBcb//home/fedora/lkml-analysis/lkml/1/patch.offset.0000152452.commit.e10aeb39c1d3567f1906ca36162c977c1b7c0672 total: 0 errors, 3 warnings, 25 checks, 73 lines checked

NOTE: For some of the reported defects, checkpatch may be able to
      mechanically convert to the typical style using --fix or --fix-inplace.

./tmp.JOzjvdpBcb//home/fedora/lkml-analysis/lkml/1/patch.offset.0000152452.commit.e10aeb39c1d3567f1906ca36162c977c1b7c0672 has style problems, please review.

NOTE: If any of the errors are false positives, please report
      them to the maintainer, see CHECKPATCH in MAINTAINERS.
