.include "macros.inc"
.section .text, "ax"  # 0x80005560 - 0x80221F60
.balign 32, 0
.global Osc_Update_Param
Osc_Update_Param:
/* 80014CA0 00011C00  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 80014CA4 00011C04  98 81 00 0C */	stb r4, 0xc(r1)
/* 80014CA8 00011C08  88 01 00 0C */	lbz r0, 0xc(r1)
/* 80014CAC 00011C0C  D0 21 00 10 */	stfs f1, 0x10(r1)
/* 80014CB0 00011C10  2C 00 00 09 */	cmpwi r0, 9
/* 80014CB4 00011C14  41 82 00 54 */	beq .L_80014D08
/* 80014CB8 00011C18  40 80 00 1C */	bge .L_80014CD4
/* 80014CBC 00011C1C  2C 00 00 07 */	cmpwi r0, 7
/* 80014CC0 00011C20  41 82 00 30 */	beq .L_80014CF0
/* 80014CC4 00011C24  40 80 00 38 */	bge .L_80014CFC
/* 80014CC8 00011C28  2C 00 00 06 */	cmpwi r0, 6
/* 80014CCC 00011C2C  40 80 00 18 */	bge .L_80014CE4
/* 80014CD0 00011C30  48 00 00 58 */	b .L_80014D28
.L_80014CD4:
/* 80014CD4 00011C34  2C 00 00 0B */	cmpwi r0, 0xb
/* 80014CD8 00011C38  41 82 00 48 */	beq .L_80014D20
/* 80014CDC 00011C3C  40 80 00 4C */	bge .L_80014D28
/* 80014CE0 00011C40  48 00 00 34 */	b .L_80014D14
.L_80014CE4:
/* 80014CE4 00011C44  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80014CE8 00011C48  D0 03 03 50 */	stfs f0, 0x350(r3)
/* 80014CEC 00011C4C  48 00 00 3C */	b .L_80014D28
.L_80014CF0:
/* 80014CF0 00011C50  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80014CF4 00011C54  D0 03 03 44 */	stfs f0, 0x344(r3)
/* 80014CF8 00011C58  48 00 00 30 */	b .L_80014D28
.L_80014CFC:
/* 80014CFC 00011C5C  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80014D00 00011C60  D0 03 03 54 */	stfs f0, 0x354(r3)
/* 80014D04 00011C64  48 00 00 24 */	b .L_80014D28
.L_80014D08:
/* 80014D08 00011C68  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80014D0C 00011C6C  D0 03 03 68 */	stfs f0, 0x368(r3)
/* 80014D10 00011C70  48 00 00 18 */	b .L_80014D28
.L_80014D14:
/* 80014D14 00011C74  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80014D18 00011C78  D0 03 03 5C */	stfs f0, 0x35c(r3)
/* 80014D1C 00011C7C  48 00 00 0C */	b .L_80014D28
.L_80014D20:
/* 80014D20 00011C80  C0 01 00 10 */	lfs f0, 0x10(r1)
/* 80014D24 00011C84  D0 03 03 6C */	stfs f0, 0x36c(r3)
.L_80014D28:
/* 80014D28 00011C88  38 21 00 20 */	addi r1, r1, 0x20
/* 80014D2C 00011C8C  4E 80 00 20 */	blr 

.balign 32, 0
.global Osc_Setup_Vibrato__FP5seqp_Uc
Osc_Setup_Vibrato__FP5seqp_Uc:
/* 80014D40 00011CA0  54 80 06 3E */	clrlwi r0, r4, 0x18
/* 80014D44 00011CA4  3C 80 80 22 */	lis r4, VIBRATO_DEF@ha
/* 80014D48 00011CA8  1C A0 00 18 */	mulli r5, r0, 0x18
/* 80014D4C 00011CAC  38 84 58 7C */	addi r4, r4, VIBRATO_DEF@l
/* 80014D50 00011CB0  38 00 00 03 */	li r0, 3
/* 80014D54 00011CB4  38 84 FF F8 */	addi r4, r4, -8
/* 80014D58 00011CB8  7C 63 2A 14 */	add r3, r3, r5
/* 80014D5C 00011CBC  38 A3 03 38 */	addi r5, r3, 0x338
/* 80014D60 00011CC0  7C 09 03 A6 */	mtctr r0
.L_80014D64:
/* 80014D64 00011CC4  84 64 00 08 */	lwzu r3, 8(r4)
/* 80014D68 00011CC8  80 04 00 04 */	lwz r0, 4(r4)
/* 80014D6C 00011CCC  94 65 00 08 */	stwu r3, 8(r5)
/* 80014D70 00011CD0  90 05 00 04 */	stw r0, 4(r5)
/* 80014D74 00011CD4  42 00 FF F0 */	bdnz .L_80014D64
/* 80014D78 00011CD8  4E 80 00 20 */	blr 

.balign 32, 0
.global Osc_Setup_Tremolo__FP5seqp_Uc
Osc_Setup_Tremolo__FP5seqp_Uc:
/* 80014D80 00011CE0  54 80 06 3E */	clrlwi r0, r4, 0x18
/* 80014D84 00011CE4  3C 80 80 22 */	lis r4, TREMOLO_DEF@ha
/* 80014D88 00011CE8  1C A0 00 18 */	mulli r5, r0, 0x18
/* 80014D8C 00011CEC  38 84 58 94 */	addi r4, r4, TREMOLO_DEF@l
/* 80014D90 00011CF0  38 00 00 03 */	li r0, 3
/* 80014D94 00011CF4  38 84 FF F8 */	addi r4, r4, -8
/* 80014D98 00011CF8  7C 63 2A 14 */	add r3, r3, r5
/* 80014D9C 00011CFC  38 A3 03 38 */	addi r5, r3, 0x338
/* 80014DA0 00011D00  7C 09 03 A6 */	mtctr r0
.L_80014DA4:
/* 80014DA4 00011D04  84 64 00 08 */	lwzu r3, 8(r4)
/* 80014DA8 00011D08  80 04 00 04 */	lwz r0, 4(r4)
/* 80014DAC 00011D0C  94 65 00 08 */	stwu r3, 8(r5)
/* 80014DB0 00011D10  90 05 00 04 */	stw r0, 4(r5)
/* 80014DB4 00011D14  42 00 FF F0 */	bdnz .L_80014DA4
/* 80014DB8 00011D18  4E 80 00 20 */	blr 

.balign 32, 0
.global Osc_Setup_Simple
Osc_Setup_Simple:
/* 80014DC0 00011D20  7C 08 02 A6 */	mflr r0
/* 80014DC4 00011D24  90 01 00 04 */	stw r0, 4(r1)
/* 80014DC8 00011D28  54 80 06 3E */	clrlwi r0, r4, 0x18
/* 80014DCC 00011D2C  2C 00 00 01 */	cmpwi r0, 1
/* 80014DD0 00011D30  94 21 FF F8 */	stwu r1, -8(r1)
/* 80014DD4 00011D34  41 82 00 2C */	beq .L_80014E00
/* 80014DD8 00011D38  40 80 00 10 */	bge .L_80014DE8
/* 80014DDC 00011D3C  2C 00 00 00 */	cmpwi r0, 0
/* 80014DE0 00011D40  40 80 00 14 */	bge .L_80014DF4
/* 80014DE4 00011D44  48 00 00 30 */	b .L_80014E14
.L_80014DE8:
/* 80014DE8 00011D48  2C 00 00 03 */	cmpwi r0, 3
/* 80014DEC 00011D4C  40 80 00 28 */	bge .L_80014E14
/* 80014DF0 00011D50  48 00 00 1C */	b .L_80014E0C
.L_80014DF4:
/* 80014DF4 00011D54  38 80 00 01 */	li r4, 1
/* 80014DF8 00011D58  4B FF FF 49 */	bl Osc_Setup_Vibrato__FP5seqp_Uc
/* 80014DFC 00011D5C  48 00 00 18 */	b .L_80014E14
.L_80014E00:
/* 80014E00 00011D60  38 80 00 00 */	li r4, 0
/* 80014E04 00011D64  4B FF FF 7D */	bl Osc_Setup_Tremolo__FP5seqp_Uc
/* 80014E08 00011D68  48 00 00 0C */	b .L_80014E14
.L_80014E0C:
/* 80014E0C 00011D6C  38 80 00 01 */	li r4, 1
/* 80014E10 00011D70  4B FF FF 71 */	bl Osc_Setup_Tremolo__FP5seqp_Uc
.L_80014E14:
/* 80014E14 00011D74  80 01 00 0C */	lwz r0, 0xc(r1)
/* 80014E18 00011D78  38 21 00 08 */	addi r1, r1, 8
/* 80014E1C 00011D7C  7C 08 03 A6 */	mtlr r0
/* 80014E20 00011D80  4E 80 00 20 */	blr 

.balign 32, 0
.global Osc_Clear_Overwrite
Osc_Clear_Overwrite:
/* 80014E40 00011DA0  38 00 00 0F */	li r0, 0xf
/* 80014E44 00011DA4  98 03 03 70 */	stb r0, 0x370(r3)
/* 80014E48 00011DA8  98 03 03 71 */	stb r0, 0x371(r3)
/* 80014E4C 00011DAC  4E 80 00 20 */	blr 

.balign 32, 0
.global Osc_Init_Env
Osc_Init_Env:
/* 80014E60 00011DC0  7C 08 02 A6 */	mflr r0
/* 80014E64 00011DC4  3C 80 80 22 */	lis r4, ENVELOPE_DEF@ha
/* 80014E68 00011DC8  90 01 00 04 */	stw r0, 4(r1)
/* 80014E6C 00011DCC  38 84 58 AC */	addi r4, r4, ENVELOPE_DEF@l
/* 80014E70 00011DD0  38 00 00 03 */	li r0, 3
/* 80014E74 00011DD4  38 C3 03 38 */	addi r6, r3, 0x338
/* 80014E78 00011DD8  94 21 FF F8 */	stwu r1, -8(r1)
/* 80014E7C 00011DDC  38 A4 FF F8 */	addi r5, r4, -8
/* 80014E80 00011DE0  7C 09 03 A6 */	mtctr r0
.L_80014E84:
/* 80014E84 00011DE4  84 85 00 08 */	lwzu r4, 8(r5)
/* 80014E88 00011DE8  80 05 00 04 */	lwz r0, 4(r5)
/* 80014E8C 00011DEC  94 86 00 08 */	stwu r4, 8(r6)
/* 80014E90 00011DF0  90 06 00 04 */	stw r0, 4(r6)
/* 80014E94 00011DF4  42 00 FF F0 */	bdnz .L_80014E84
/* 80014E98 00011DF8  4B FF FF A9 */	bl Osc_Clear_Overwrite
/* 80014E9C 00011DFC  80 01 00 0C */	lwz r0, 0xc(r1)
/* 80014EA0 00011E00  38 21 00 08 */	addi r1, r1, 8
/* 80014EA4 00011E04  7C 08 03 A6 */	mtlr r0
/* 80014EA8 00011E08  4E 80 00 20 */	blr 

.balign 32, 0
.global Osc_Setup_SimpleEnv
Osc_Setup_SimpleEnv:
/* 80014EC0 00011E20  7C 08 02 A6 */	mflr r0
/* 80014EC4 00011E24  90 01 00 04 */	stw r0, 4(r1)
/* 80014EC8 00011E28  54 80 06 3E */	clrlwi r0, r4, 0x18
/* 80014ECC 00011E2C  2C 00 00 01 */	cmpwi r0, 1
/* 80014ED0 00011E30  94 21 FF D8 */	stwu r1, -0x28(r1)
/* 80014ED4 00011E34  93 E1 00 24 */	stw r31, 0x24(r1)
/* 80014ED8 00011E38  3B E3 00 00 */	addi r31, r3, 0
/* 80014EDC 00011E3C  41 82 00 54 */	beq .L_80014F30
/* 80014EE0 00011E40  40 80 00 60 */	bge .L_80014F40
/* 80014EE4 00011E44  2C 00 00 00 */	cmpwi r0, 0
/* 80014EE8 00011E48  40 80 00 08 */	bge .L_80014EF0
/* 80014EEC 00011E4C  48 00 00 54 */	b .L_80014F40
.L_80014EF0:
/* 80014EF0 00011E50  3C 60 80 22 */	lis r3, ENVELOPE_DEF@ha
/* 80014EF4 00011E54  38 00 00 03 */	li r0, 3
/* 80014EF8 00011E58  38 63 58 AC */	addi r3, r3, ENVELOPE_DEF@l
/* 80014EFC 00011E5C  38 DF 03 38 */	addi r6, r31, 0x338
/* 80014F00 00011E60  38 83 FF F8 */	addi r4, r3, -8
/* 80014F04 00011E64  7C 09 03 A6 */	mtctr r0
.L_80014F08:
/* 80014F08 00011E68  84 64 00 08 */	lwzu r3, 8(r4)
/* 80014F0C 00011E6C  80 04 00 04 */	lwz r0, 4(r4)
/* 80014F10 00011E70  94 66 00 08 */	stwu r3, 8(r6)
/* 80014F14 00011E74  90 06 00 04 */	stw r0, 4(r6)
/* 80014F18 00011E78  42 00 FF F0 */	bdnz .L_80014F08
/* 80014F1C 00011E7C  38 7F 00 00 */	addi r3, r31, 0
/* 80014F20 00011E80  38 85 00 00 */	addi r4, r5, 0
/* 80014F24 00011E84  4B FF A4 DD */	bl Jam_OfsToAddr
/* 80014F28 00011E88  90 7F 03 48 */	stw r3, 0x348(r31)
/* 80014F2C 00011E8C  48 00 00 14 */	b .L_80014F40
.L_80014F30:
/* 80014F30 00011E90  38 7F 00 00 */	addi r3, r31, 0
/* 80014F34 00011E94  38 85 00 00 */	addi r4, r5, 0
/* 80014F38 00011E98  4B FF A4 C9 */	bl Jam_OfsToAddr
/* 80014F3C 00011E9C  90 7F 03 4C */	stw r3, 0x34c(r31)
.L_80014F40:
/* 80014F40 00011EA0  80 01 00 2C */	lwz r0, 0x2c(r1)
/* 80014F44 00011EA4  83 E1 00 24 */	lwz r31, 0x24(r1)
/* 80014F48 00011EA8  38 21 00 28 */	addi r1, r1, 0x28
/* 80014F4C 00011EAC  7C 08 03 A6 */	mtlr r0
/* 80014F50 00011EB0  4E 80 00 20 */	blr 

.balign 32, 0
.global Osc_Setup_ADSR
Osc_Setup_ADSR:
/* 80014F60 00011EC0  3C A0 80 22 */	lis r5, VIB_TABLE@ha
/* 80014F64 00011EC4  38 00 00 03 */	li r0, 3
/* 80014F68 00011EC8  39 05 58 28 */	addi r8, r5, VIB_TABLE@l
/* 80014F6C 00011ECC  38 E3 03 38 */	addi r7, r3, 0x338
/* 80014F70 00011ED0  38 C8 00 AC */	addi r6, r8, 0xac
/* 80014F74 00011ED4  7C 09 03 A6 */	mtctr r0
.L_80014F78:
/* 80014F78 00011ED8  84 A6 00 08 */	lwzu r5, 8(r6)
/* 80014F7C 00011EDC  80 06 00 04 */	lwz r0, 4(r6)
/* 80014F80 00011EE0  94 A7 00 08 */	stwu r5, 8(r7)
/* 80014F84 00011EE4  90 07 00 04 */	stw r0, 4(r7)
/* 80014F88 00011EE8  42 00 FF F0 */	bdnz .L_80014F78
/* 80014F8C 00011EEC  38 03 03 72 */	addi r0, r3, 0x372
/* 80014F90 00011EF0  38 C3 03 8A */	addi r6, r3, 0x38a
/* 80014F94 00011EF4  90 03 03 48 */	stw r0, 0x348(r3)
/* 80014F98 00011EF8  38 00 00 0C */	li r0, 0xc
/* 80014F9C 00011EFC  38 A0 00 00 */	li r5, 0
/* 80014FA0 00011F00  90 C3 03 4C */	stw r6, 0x34c(r3)
/* 80014FA4 00011F04  7C 09 03 A6 */	mtctr r0
.L_80014FA8:
/* 80014FA8 00011F08  7C C8 2A 14 */	add r6, r8, r5
/* 80014FAC 00011F0C  38 05 03 72 */	addi r0, r5, 0x372
/* 80014FB0 00011F10  A8 C6 00 9C */	lha r6, 0x9c(r6)
/* 80014FB4 00011F14  38 A5 00 02 */	addi r5, r5, 2
/* 80014FB8 00011F18  7C C3 03 2E */	sthx r6, r3, r0
/* 80014FBC 00011F1C  42 00 FF EC */	bdnz .L_80014FA8
/* 80014FC0 00011F20  38 00 00 06 */	li r0, 6
/* 80014FC4 00011F24  38 A0 00 00 */	li r5, 0
/* 80014FC8 00011F28  7C 09 03 A6 */	mtctr r0
.L_80014FCC:
/* 80014FCC 00011F2C  7C C8 2A 14 */	add r6, r8, r5
/* 80014FD0 00011F30  38 05 03 8A */	addi r0, r5, 0x38a
/* 80014FD4 00011F34  A8 C6 00 48 */	lha r6, 0x48(r6)
/* 80014FD8 00011F38  38 A5 00 02 */	addi r5, r5, 2
/* 80014FDC 00011F3C  7C C3 03 2E */	sthx r6, r3, r0
/* 80014FE0 00011F40  42 00 FF EC */	bdnz .L_80014FCC
/* 80014FE4 00011F44  A8 04 00 00 */	lha r0, 0(r4)
/* 80014FE8 00011F48  B0 03 03 74 */	sth r0, 0x374(r3)
/* 80014FEC 00011F4C  A8 04 00 02 */	lha r0, 2(r4)
/* 80014FF0 00011F50  B0 03 03 7A */	sth r0, 0x37a(r3)
/* 80014FF4 00011F54  A8 04 00 04 */	lha r0, 4(r4)
/* 80014FF8 00011F58  B0 03 03 80 */	sth r0, 0x380(r3)
/* 80014FFC 00011F5C  A8 04 00 06 */	lha r0, 6(r4)
/* 80015000 00011F60  B0 03 03 82 */	sth r0, 0x382(r3)
/* 80015004 00011F64  A8 04 00 08 */	lha r0, 8(r4)
/* 80015008 00011F68  B0 03 03 8C */	sth r0, 0x38c(r3)
/* 8001500C 00011F6C  4E 80 00 20 */	blr 

.balign 32, 0
.global Osc_Setup_Full
Osc_Setup_Full:
/* 80015020 00011F80  7C 08 02 A6 */	mflr r0
/* 80015024 00011F84  54 89 07 3E */	clrlwi r9, r4, 0x1c
/* 80015028 00011F88  90 01 00 04 */	stw r0, 4(r1)
/* 8001502C 00011F8C  54 80 06 31 */	rlwinm. r0, r4, 0, 0x18, 0x18
/* 80015030 00011F90  54 8A 06 72 */	rlwinm r10, r4, 0, 0x19, 0x19
/* 80015034 00011F94  94 21 FF D0 */	stwu r1, -0x30(r1)
/* 80015038 00011F98  BF 81 00 20 */	stmw r28, 0x20(r1)
/* 8001503C 00011F9C  3B 83 00 00 */	addi r28, r3, 0
/* 80015040 00011FA0  3B A6 00 00 */	addi r29, r6, 0
/* 80015044 00011FA4  54 9F E7 FE */	rlwinm r31, r4, 0x1c, 0x1f, 0x1f
/* 80015048 00011FA8  54 9E 06 B4 */	rlwinm r30, r4, 0, 0x1a, 0x1a
/* 8001504C 00011FAC  41 82 00 58 */	beq .L_800150A4
/* 80015050 00011FB0  1D 1F 00 18 */	mulli r8, r31, 0x18
/* 80015054 00011FB4  3C 60 80 22 */	lis r3, ENVELOPE_DEF@ha
/* 80015058 00011FB8  38 63 58 AC */	addi r3, r3, ENVELOPE_DEF@l
/* 8001505C 00011FBC  38 00 00 03 */	li r0, 3
/* 80015060 00011FC0  7C FC 42 14 */	add r7, r28, r8
/* 80015064 00011FC4  38 83 FF F8 */	addi r4, r3, -8
/* 80015068 00011FC8  38 C7 03 38 */	addi r6, r7, 0x338
/* 8001506C 00011FCC  7C 09 03 A6 */	mtctr r0
/* 80015070 00011FD0  38 E7 03 40 */	addi r7, r7, 0x340
.L_80015074:
/* 80015074 00011FD4  84 64 00 08 */	lwzu r3, 8(r4)
/* 80015078 00011FD8  80 04 00 04 */	lwz r0, 4(r4)
/* 8001507C 00011FDC  94 66 00 08 */	stwu r3, 8(r6)
/* 80015080 00011FE0  90 06 00 04 */	stw r0, 4(r6)
/* 80015084 00011FE4  42 00 FF F0 */	bdnz .L_80015074
/* 80015088 00011FE8  2C 09 00 01 */	cmpwi r9, 1
/* 8001508C 00011FEC  99 27 00 00 */	stb r9, 0(r7)
/* 80015090 00011FF0  41 82 00 08 */	beq .L_80015098
/* 80015094 00011FF4  48 00 00 10 */	b .L_800150A4
.L_80015098:
/* 80015098 00011FF8  C0 02 81 50 */	lfs f0, lbl_803E8350@sda21(r2)
/* 8001509C 00011FFC  7C 7C 42 14 */	add r3, r28, r8
/* 800150A0 00012000  D0 03 03 54 */	stfs f0, 0x354(r3)
.L_800150A4:
/* 800150A4 00012004  28 0A 00 00 */	cmplwi r10, 0
/* 800150A8 00012008  41 82 00 34 */	beq .L_800150DC
/* 800150AC 0001200C  28 05 00 00 */	cmplwi r5, 0
/* 800150B0 00012010  40 82 00 14 */	bne .L_800150C4
/* 800150B4 00012014  1C 1F 00 18 */	mulli r0, r31, 0x18
/* 800150B8 00012018  38 80 00 00 */	li r4, 0
/* 800150BC 0001201C  7C 7C 02 14 */	add r3, r28, r0
/* 800150C0 00012020  90 83 03 48 */	stw r4, 0x348(r3)
.L_800150C4:
/* 800150C4 00012024  38 7C 00 00 */	addi r3, r28, 0
/* 800150C8 00012028  38 85 00 00 */	addi r4, r5, 0
/* 800150CC 0001202C  4B FF A3 35 */	bl Jam_OfsToAddr
/* 800150D0 00012030  1C 1F 00 18 */	mulli r0, r31, 0x18
/* 800150D4 00012034  7C 9C 02 14 */	add r4, r28, r0
/* 800150D8 00012038  90 64 03 48 */	stw r3, 0x348(r4)
.L_800150DC:
/* 800150DC 0001203C  28 1E 00 00 */	cmplwi r30, 0
/* 800150E0 00012040  41 82 00 38 */	beq .L_80015118
/* 800150E4 00012044  28 1D 00 00 */	cmplwi r29, 0
/* 800150E8 00012048  40 82 00 18 */	bne .L_80015100
/* 800150EC 0001204C  1C 1F 00 18 */	mulli r0, r31, 0x18
/* 800150F0 00012050  3C 60 80 22 */	lis r3, REL_TABLE@ha
/* 800150F4 00012054  38 83 58 70 */	addi r4, r3, REL_TABLE@l
/* 800150F8 00012058  7C 7C 02 14 */	add r3, r28, r0
/* 800150FC 0001205C  90 83 03 4C */	stw r4, 0x34c(r3)
.L_80015100:
/* 80015100 00012060  38 7C 00 00 */	addi r3, r28, 0
/* 80015104 00012064  38 9D 00 00 */	addi r4, r29, 0
/* 80015108 00012068  4B FF A2 F9 */	bl Jam_OfsToAddr
/* 8001510C 0001206C  1C 1F 00 18 */	mulli r0, r31, 0x18
/* 80015110 00012070  7C 9C 02 14 */	add r4, r28, r0
/* 80015114 00012074  90 64 03 4C */	stw r3, 0x34c(r4)
.L_80015118:
/* 80015118 00012078  BB 81 00 20 */	lmw r28, 0x20(r1)
/* 8001511C 0001207C  80 01 00 34 */	lwz r0, 0x34(r1)
/* 80015120 00012080  38 21 00 30 */	addi r1, r1, 0x30
/* 80015124 00012084  7C 08 03 A6 */	mtlr r0
/* 80015128 00012088  4E 80 00 20 */	blr 

.section .data, "wa"  # 0x80222DC0 - 0x802E9640
.balign 8
VIB_TABLE:
	.4byte 0x00000000
	.4byte 0x00000000
	.4byte 0x00147FFF
	.4byte 0x00000014
	.4byte 0x00000000
	.4byte 0x0014C000
	.4byte 0x00000014
	.4byte 0x0000000D
	.4byte 0x00000001
TRE_TABLE:
	.4byte 0x00000000
	.4byte 0x7FFF0000
	.4byte 0x00140000
	.4byte 0x00000014
	.4byte 0x80010000
	.4byte 0x00140000
	.4byte 0x00000014
	.4byte 0x7FFF000D
	.4byte 0x00000001
REL_TABLE:
	.4byte 0x0000000A
	.4byte 0x0000000F
	.4byte 0x00010000
VIBRATO_DEF:
	.4byte 0x01000000
	.float 0.8
	.4byte VIB_TABLE
	.4byte VIB_TABLE
	.float 0.0
	.float 1.0
TREMOLO_DEF:
	.float 0.0
	.float 1.0
	.4byte TRE_TABLE
	.4byte TRE_TABLE
	.float 0.0
	.float 1.0
ENVELOPE_DEF:
	.float 0.0
	.float 1.0
	.float 0.0
	.4byte REL_TABLE
	.float 1.0
	.float 0.0
ADS_TABLE:
	.4byte 0x00000000
	.4byte 0x7FFF0000
	.4byte 0x00007FFF
	.4byte 0x00000000
	.4byte 0x0000000E
	.4byte 0x00000000
ADSR_DEF:
	.float 0.0
	.float 1.0
	.float 0.0
	.4byte 0
	.float 1.0
	.float 0.0
OSC_DEF:
	.float 0.0
	.float 1.0
	.float 0.0
	.4byte REL_TABLE
	.float 1.0
	.float 0.0

.section .sdata2, "a"  # 0x803E8200 - 0x803EC840
.balign 8
lbl_803E8350:
	.float 1.0
