{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1716002133643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1716002133643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 10:15:33 2024 " "Processing started: Sat May 18 10:15:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1716002133643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1716002133643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DoAn -c DoAn " "Command: quartus_map --read_settings_files=on --write_settings_files=off DoAn -c DoAn" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1716002133643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1716002134159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Found entity 1: dcfifo_ctrl" {  } { { "dcfifo_ctrl.v" "" { Text "D:/DoAn1/DoAn/dcfifo_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ov7670_rgb565_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ov7670_rgb565_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7670_RGB565_Config " "Found entity 1: I2C_OV7670_RGB565_Config" {  } { { "I2C_OV7670_RGB565_Config.v" "" { Text "D:/DoAn1/DoAn/I2C_OV7670_RGB565_Config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "D:/DoAn1/DoAn/I2C_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "D:/DoAn1/DoAn/I2C_AV_Config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cmos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Found entity 1: CMOS_Capture" {  } { { "CMOS_Capture.v" "" { Text "D:/DoAn1/DoAn/CMOS_Capture.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "D:/DoAn1/DoAn/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM " "Found entity 1: SDRAM" {  } { { "SDRAM.v" "" { Text "D:/DoAn1/DoAn/SDRAM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "wrfifo.v" "" { Text "D:/DoAn1/DoAn/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "rdfifo.v" "" { Text "D:/DoAn1/DoAn/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/DoAn1/DoAn/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "D:/DoAn1/DoAn/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_wr_data.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Found entity 1: sdram_wr_data" {  } { { "sdram_wr_data.v" "" { Text "D:/DoAn1/DoAn/sdram_wr_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "sdram_ctrl.v" "" { Text "D:/DoAn1/DoAn/sdram_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "sdram_cmd.v" "" { Text "D:/DoAn1/DoAn/sdram_cmd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_2fifo_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_2fifo_top " "Found entity 1: sdram_2fifo_top" {  } { { "sdram_2fifo_top.v" "" { Text "D:/DoAn1/DoAn/sdram_2fifo_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdbank_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file sdbank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdbank_switch " "Found entity 1: sdbank_switch" {  } { { "sdbank_switch.v" "" { Text "D:/DoAn1/DoAn/sdbank_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_TOP " "Found entity 1: SDRAM_TOP" {  } { { "SDRAM_TOP.v" "" { Text "D:/DoAn1/DoAn/SDRAM_TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Found entity 1: system_ctrl" {  } { { "system_ctrl.v" "" { Text "D:/DoAn1/DoAn/system_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134299 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_delay " "Found entity 2: system_delay" {  } { { "system_ctrl.v" "" { Text "D:/DoAn1/DoAn/system_ctrl.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CAM.v(33) " "Verilog HDL Module Instantiation warning at CAM.v(33): ignored dangling comma in List of Port Connections" {  } { { "CAM.v" "" { Text "D:/DoAn1/DoAn/CAM.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "CAM.v(57) " "Verilog HDL Module Instantiation warning at CAM.v(57): ignored dangling comma in List of Port Connections" {  } { { "CAM.v" "" { Text "D:/DoAn1/DoAn/CAM.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam.v 1 1 " "Found 1 design units, including 1 entities, in source file cam.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAM " "Found entity 1: CAM" {  } { { "CAM.v" "" { Text "D:/DoAn1/DoAn/CAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_sdram_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file cam_sdram_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 CAM_SDRAM_VGA " "Found entity 1: CAM_SDRAM_VGA" {  } { { "CAM_SDRAM_VGA.v" "" { Text "D:/DoAn1/DoAn/CAM_SDRAM_VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "Filter.v" "" { Text "D:/DoAn1/DoAn/Filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002134299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CMOS_RST_N CMOS_Capture.v(26) " "Verilog HDL Implicit Net warning at CMOS_Capture.v(26): created implicit net for \"CMOS_RST_N\"" {  } { { "CMOS_Capture.v" "" { Text "D:/DoAn1/DoAn/CMOS_Capture.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CMOS_PWDN CMOS_Capture.v(27) " "Verilog HDL Implicit Net warning at CMOS_Capture.v(27): created implicit net for \"CMOS_PWDN\"" {  } { { "CMOS_Capture.v" "" { Text "D:/DoAn1/DoAn/CMOS_Capture.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Config_Done CAM.v(32) " "Verilog HDL Implicit Net warning at CAM.v(32): created implicit net for \"Config_Done\"" {  } { { "CAM.v" "" { Text "D:/DoAn1/DoAn/CAM.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n CAM_SDRAM_VGA.v(43) " "Verilog HDL Implicit Net warning at CAM_SDRAM_VGA.v(43): created implicit net for \"rst_n\"" {  } { { "CAM_SDRAM_VGA.v" "" { Text "D:/DoAn1/DoAn/CAM_SDRAM_VGA.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vga_framesyn CAM_SDRAM_VGA.v(113) " "Verilog HDL Implicit Net warning at CAM_SDRAM_VGA.v(113): created implicit net for \"vga_framesyn\"" {  } { { "CAM_SDRAM_VGA.v" "" { Text "D:/DoAn1/DoAn/CAM_SDRAM_VGA.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002134299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1716002134596 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..16\] top_level.v(39) " "Output port \"LEDR\[17..16\]\" at top_level.v(39) has no driver" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1716002134596 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAM_SDRAM_VGA CAM_SDRAM_VGA:top " "Elaborating entity \"CAM_SDRAM_VGA\" for hierarchy \"CAM_SDRAM_VGA:top\"" {  } { { "top_level.v" "top" { Text "D:/DoAn1/DoAn/top_level.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl " "Elaborating entity \"system_ctrl\" for hierarchy \"CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\"" {  } { { "CAM_SDRAM_VGA.v" "my_system_ctrl" { Text "D:/DoAn1/DoAn/CAM_SDRAM_VGA.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_delay CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\|system_delay:u_system_delay " "Elaborating entity \"system_delay\" for hierarchy \"CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\|system_delay:u_system_delay\"" {  } { { "system_ctrl.v" "u_system_delay" { Text "D:/DoAn1/DoAn/system_ctrl.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\|sdram_pll:u_sdram_pll " "Elaborating entity \"sdram_pll\" for hierarchy \"CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\|sdram_pll:u_sdram_pll\"" {  } { { "system_ctrl.v" "u_sdram_pll" { Text "D:/DoAn1/DoAn/system_ctrl.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "D:/DoAn1/DoAn/sdram_pll.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "D:/DoAn1/DoAn/sdram_pll.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Instantiated megafunction \"CAM_SDRAM_VGA:top\|system_ctrl:my_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -1250 " "Parameter \"clk2_phase_shift\" = \"-1250\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""}  } { { "sdram_pll.v" "" { Text "D:/DoAn1/DoAn/sdram_pll.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716002134815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAM CAM_SDRAM_VGA:top\|CAM:cam " "Elaborating entity \"CAM\" for hierarchy \"CAM_SDRAM_VGA:top\|CAM:cam\"" {  } { { "CAM_SDRAM_VGA.v" "cam" { Text "D:/DoAn1/DoAn/CAM_SDRAM_VGA.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config CAM_SDRAM_VGA:top\|CAM:cam\|I2C_AV_Config:u_I2C_AV_Config " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"CAM_SDRAM_VGA:top\|CAM:cam\|I2C_AV_Config:u_I2C_AV_Config\"" {  } { { "CAM.v" "u_I2C_AV_Config" { Text "D:/DoAn1/DoAn/CAM.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV7670_RGB565_Config CAM_SDRAM_VGA:top\|CAM:cam\|I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config " "Elaborating entity \"I2C_OV7670_RGB565_Config\" for hierarchy \"CAM_SDRAM_VGA:top\|CAM:cam\|I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config\"" {  } { { "I2C_AV_Config.v" "u_I2C_OV7670_RGB565_Config" { Text "D:/DoAn1/DoAn/I2C_AV_Config.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller CAM_SDRAM_VGA:top\|CAM:cam\|I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u_I2C_Controller " "Elaborating entity \"I2C_Controller\" for hierarchy \"CAM_SDRAM_VGA:top\|CAM:cam\|I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u_I2C_Controller\"" {  } { { "I2C_AV_Config.v" "u_I2C_Controller" { Text "D:/DoAn1/DoAn/I2C_AV_Config.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CAM_SDRAM_VGA:top\|CAM:cam\|CMOS_Capture:u_CMOS_Capture " "Elaborating entity \"CMOS_Capture\" for hierarchy \"CAM_SDRAM_VGA:top\|CAM:cam\|CMOS_Capture:u_CMOS_Capture\"" {  } { { "CAM.v" "u_CMOS_Capture" { Text "D:/DoAn1/DoAn/CAM.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134862 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMOS_RST_N CMOS_Capture.v(26) " "Verilog HDL or VHDL warning at CMOS_Capture.v(26): object \"CMOS_RST_N\" assigned a value but never read" {  } { { "CMOS_Capture.v" "" { Text "D:/DoAn1/DoAn/CMOS_Capture.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1716002134862 "|CAM|CMOS_Capture:u_CMOS_Capture"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CMOS_PWDN CMOS_Capture.v(27) " "Verilog HDL or VHDL warning at CMOS_Capture.v(27): object \"CMOS_PWDN\" assigned a value but never read" {  } { { "CMOS_Capture.v" "" { Text "D:/DoAn1/DoAn/CMOS_Capture.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1716002134862 "|CAM|CMOS_Capture:u_CMOS_Capture"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_TOP CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM " "Elaborating entity \"SDRAM_TOP\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\"" {  } { { "CAM_SDRAM_VGA.v" "SDRAM" { Text "D:/DoAn1/DoAn/CAM_SDRAM_VGA.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_2fifo_top CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top " "Elaborating entity \"sdram_2fifo_top\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\"" {  } { { "SDRAM_TOP.v" "u_sdram_2fifo_top" { Text "D:/DoAn1/DoAn/SDRAM_TOP.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|SDRAM:u_sdram " "Elaborating entity \"SDRAM\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|SDRAM:u_sdram\"" {  } { { "sdram_2fifo_top.v" "u_sdram" { Text "D:/DoAn1/DoAn/sdram_2fifo_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|SDRAM:u_sdram\|sdram_ctrl:module_001 " "Elaborating entity \"sdram_ctrl\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|SDRAM:u_sdram\|sdram_ctrl:module_001\"" {  } { { "SDRAM.v" "module_001" { Text "D:/DoAn1/DoAn/SDRAM.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002134924 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(173) " "Verilog HDL Case Statement information at sdram_ctrl.v(173): all case item expressions in this case statement are onehot" {  } { { "sdram_ctrl.v" "" { Text "D:/DoAn1/DoAn/sdram_ctrl.v" 173 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1716002135143 "|top_level|CAM_SDRAM_VGA:top|SDRAM_TOP:SDRAM|sdram_2fifo_top:u_sdram_2fifo_top|SDRAM:u_sdram|sdram_ctrl:module_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|SDRAM:u_sdram\|sdram_cmd:module_002 " "Elaborating entity \"sdram_cmd\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|SDRAM:u_sdram\|sdram_cmd:module_002\"" {  } { { "SDRAM.v" "module_002" { Text "D:/DoAn1/DoAn/SDRAM.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|SDRAM:u_sdram\|sdram_wr_data:module_003 " "Elaborating entity \"sdram_wr_data\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|SDRAM:u_sdram\|sdram_wr_data:module_003\"" {  } { { "SDRAM.v" "module_003" { Text "D:/DoAn1/DoAn/SDRAM.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ctrl CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl " "Elaborating entity \"dcfifo_ctrl\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\"" {  } { { "sdram_2fifo_top.v" "u_dcfifo_ctrl" { Text "D:/DoAn1/DoAn/sdram_2fifo_top.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "dcfifo_ctrl.v" "u_wrfifo" { Text "D:/DoAn1/DoAn/dcfifo_ctrl.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "wrfifo.v" "dcfifo_component" { Text "D:/DoAn1/DoAn/wrfifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "wrfifo.v" "" { Text "D:/DoAn1/DoAn/wrfifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135315 ""}  } { { "wrfifo.v" "" { Text "D:/DoAn1/DoAn/wrfifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716002135315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_i9n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_i9n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_i9n1 " "Found entity 1: dcfifo_i9n1" {  } { { "db/dcfifo_i9n1.tdf" "" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_i9n1 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated " "Elaborating entity \"dcfifo_i9n1\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "D:/DoAn1/DoAn/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_i9n1.tdf" "rdptr_g_gray2bin" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "D:/DoAn1/DoAn/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Elaborating entity \"a_graycounter_o96\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_i9n1.tdf" "rdptr_g1p" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "D:/DoAn1/DoAn/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_i9n1.tdf" "wrptr_g1p" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "D:/DoAn1/DoAn/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|a_graycounter_egc:wrptr_gp " "Elaborating entity \"a_graycounter_egc\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_i9n1.tdf" "wrptr_gp" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "D:/DoAn1/DoAn/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|altsyncram_1l81:fifo_ram " "Elaborating entity \"altsyncram_1l81\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_i9n1.tdf" "fifo_ram" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/DoAn1/DoAn/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14 " "Elaborating entity \"altsyncram_drg1\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram14" { Text "D:/DoAn1/DoAn/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "D:/DoAn1/DoAn/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_i9n1.tdf" "rdaclr" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "D:/DoAn1/DoAn/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|dffpipe_kec:rs_brp " "Elaborating entity \"dffpipe_kec\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_i9n1.tdf" "rs_brp" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_qdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_qdb " "Found entity 1: alt_synch_pipe_qdb" {  } { { "db/alt_synch_pipe_qdb.tdf" "" { Text "D:/DoAn1/DoAn/db/alt_synch_pipe_qdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_qdb CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|alt_synch_pipe_qdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_qdb\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|alt_synch_pipe_qdb:rs_dgwp\"" {  } { { "db/dcfifo_i9n1.tdf" "rs_dgwp" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/DoAn1/DoAn/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|alt_synch_pipe_qdb:rs_dgwp\|dffpipe_oe9:dffpipe18 " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|alt_synch_pipe_qdb:rs_dgwp\|dffpipe_oe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_qdb.tdf" "dffpipe18" { Text "D:/DoAn1/DoAn/db/alt_synch_pipe_qdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "D:/DoAn1/DoAn/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_i9n1.tdf" "ws_dgrp" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/DoAn1/DoAn/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\|dffpipe_pe9:dffpipe20 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\|dffpipe_pe9:dffpipe20\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe20" { Text "D:/DoAn1/DoAn/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "D:/DoAn1/DoAn/db/cmpr_536.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002135892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002135892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|cmpr_536:rdempty_eq_comp " "Elaborating entity \"cmpr_536\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_i9n1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_i9n1.tdf" "rdempty_eq_comp" { Text "D:/DoAn1/DoAn/db/dcfifo_i9n1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "dcfifo_ctrl.v" "u_rdfifo" { Text "D:/DoAn1/DoAn/dcfifo_ctrl.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "rdfifo.v" "dcfifo_component" { Text "D:/DoAn1/DoAn/rdfifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "rdfifo.v" "" { Text "D:/DoAn1/DoAn/rdfifo.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002135955 ""}  } { { "rdfifo.v" "" { Text "D:/DoAn1/DoAn/rdfifo.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716002135955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5an1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5an1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5an1 " "Found entity 1: dcfifo_5an1" {  } { { "db/dcfifo_5an1.tdf" "" { Text "D:/DoAn1/DoAn/db/dcfifo_5an1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002136015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002136015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5an1 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5an1:auto_generated " "Elaborating entity \"dcfifo_5an1\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5an1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002136016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "D:/DoAn1/DoAn/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002136053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002136053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5an1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5an1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_5an1.tdf" "rs_dgwp" { Text "D:/DoAn1/DoAn/db/dcfifo_5an1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002136054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/DoAn1/DoAn/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002136073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002136073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5an1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_qe9:dffpipe5 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5an1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_qe9:dffpipe5\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe5" { Text "D:/DoAn1/DoAn/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002136074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/DoAn1/DoAn/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002136098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002136098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5an1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5an1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_5an1.tdf" "ws_dgrp" { Text "D:/DoAn1/DoAn/db/dcfifo_5an1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002136099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/DoAn1/DoAn/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002136102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002136102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5an1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_re9:dffpipe7 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_5an1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_re9:dffpipe7\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe7" { Text "D:/DoAn1/DoAn/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002136117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbank_switch CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdbank_switch:u_sdbank_switch " "Elaborating entity \"sdbank_switch\" for hierarchy \"CAM_SDRAM_VGA:top\|SDRAM_TOP:SDRAM\|sdbank_switch:u_sdbank_switch\"" {  } { { "SDRAM_TOP.v" "u_sdbank_switch" { Text "D:/DoAn1/DoAn/SDRAM_TOP.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002136133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA CAM_SDRAM_VGA:top\|VGA:vga " "Elaborating entity \"VGA\" for hierarchy \"CAM_SDRAM_VGA:top\|VGA:vga\"" {  } { { "CAM_SDRAM_VGA.v" "vga" { Text "D:/DoAn1/DoAn/CAM_SDRAM_VGA.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002136133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller CAM_SDRAM_VGA:top\|VGA:vga\|vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"CAM_SDRAM_VGA:top\|VGA:vga\|vga_controller:vga\"" {  } { { "VGA.v" "vga" { Text "D:/DoAn1/DoAn/VGA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002136149 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(67) " "Verilog HDL assignment warning at vga_controller.v(67): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/DoAn1/DoAn/vga_controller.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716002136164 "|top_level|CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(68) " "Verilog HDL assignment warning at vga_controller.v(68): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/DoAn1/DoAn/vga_controller.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716002136164 "|top_level|CAM_SDRAM_VGA:top|VGA:vga|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter Filter:filter " "Elaborating entity \"Filter\" for hierarchy \"Filter:filter\"" {  } { { "top_level.v" "filter" { Text "D:/DoAn1/DoAn/top_level.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002136164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Filter.v(14) " "Verilog HDL assignment warning at Filter.v(14): truncated value with size 32 to match size of target (6)" {  } { { "Filter.v" "" { Text "D:/DoAn1/DoAn/Filter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716002136164 "|Filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Filter.v(28) " "Verilog HDL assignment warning at Filter.v(28): truncated value with size 32 to match size of target (10)" {  } { { "Filter.v" "" { Text "D:/DoAn1/DoAn/Filter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716002136164 "|Filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Filter.v(29) " "Verilog HDL assignment warning at Filter.v(29): truncated value with size 32 to match size of target (10)" {  } { { "Filter.v" "" { Text "D:/DoAn1/DoAn/Filter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716002136164 "|Filter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Filter.v(30) " "Verilog HDL assignment warning at Filter.v(30): truncated value with size 32 to match size of target (10)" {  } { { "Filter.v" "" { Text "D:/DoAn1/DoAn/Filter.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1716002136164 "|Filter"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Filter:filter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Filter:filter\|Div0\"" {  } { { "Filter.v" "Div0" { Text "D:/DoAn1/DoAn/Filter.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002136977 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1716002136977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Filter:filter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Filter:filter\|lpm_divide:Div0\"" {  } { { "Filter.v" "" { Text "D:/DoAn1/DoAn/Filter.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002137071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Filter:filter\|lpm_divide:Div0 " "Instantiated megafunction \"Filter:filter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002137071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002137071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002137071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1716002137071 ""}  } { { "Filter.v" "" { Text "D:/DoAn1/DoAn/Filter.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1716002137071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "D:/DoAn1/DoAn/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002137118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002137118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/DoAn1/DoAn/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002137149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002137149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/DoAn1/DoAn/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002137164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002137164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/DoAn1/DoAn/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002137242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002137242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/DoAn1/DoAn/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1716002137289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1716002137289 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1716002137539 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "D:/DoAn1/DoAn/I2C_Controller.v" 24 -1 0 } } { "I2C_Controller.v" "" { Text "D:/DoAn1/DoAn/I2C_Controller.v" 57 -1 0 } } { "I2C_Controller.v" "" { Text "D:/DoAn1/DoAn/I2C_Controller.v" 56 -1 0 } } { "I2C_Controller.v" "" { Text "D:/DoAn1/DoAn/I2C_Controller.v" 23 -1 0 } } { "db/a_graycounter_egc.tdf" "" { Text "D:/DoAn1/DoAn/db/a_graycounter_egc.tdf" 37 2 0 } } { "db/a_graycounter_o96.tdf" "" { Text "D:/DoAn1/DoAn/db/a_graycounter_o96.tdf" 37 2 0 } } { "CMOS_Capture.v" "" { Text "D:/DoAn1/DoAn/CMOS_Capture.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1716002137571 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1716002137571 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716002138039 "|top_level|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716002138039 "|top_level|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716002138039 "|top_level|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716002138039 "|top_level|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716002138039 "|top_level|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1716002138039 "|top_level|LEDR[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1716002138039 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1716002140368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1716002140743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "top_level.v" "" { Text "D:/DoAn1/DoAn/top_level.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1716002140977 "|top_level|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1716002140977 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1326 " "Implemented 1326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1716002140977 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1716002140977 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1716002140977 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1170 " "Implemented 1170 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1716002140977 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1716002140977 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1716002140977 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1716002140977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1716002141024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 10:15:41 2024 " "Processing ended: Sat May 18 10:15:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1716002141024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1716002141024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1716002141024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1716002141024 ""}
