# 4-Bit Wallace Tree Multiplier Using High-Speed Low-Power Full Adder

<div align="center">

![VLSI Design](https://img.shields.io/badge/Technology-180nm%20CMOS-blue?style=for-the-badge)
![Cadence](https://img.shields.io/badge/Tool-Cadence%20Virtuoso-red?style=for-the-badge)
![Design](https://img.shields.io/badge/Design-Full%20Custom%20VLSI-green?style=for-the-badge)
![Status](https://img.shields.io/badge/Status-DRC%20Clean%20%7C%20LVS%20Verified-success?style=for-the-badge)

### Design and Implementation in Cadence Virtuoso (GPDK 180nm CMOS Technology)

*A complete full-custom transistor-level implementation of a high-performance 4-bit multiplier*

[Overview](#-overview) â€¢ [Highlights](#-project-highlights) â€¢ [Architecture](#%EF%B8%8F-design-architecture) â€¢ [Results](#-simulation-results) â€¢ [Layout](#-layout-design) â€¢ [Metrics](#-performance-metrics)

---

</div>

## ğŸ“‹ Table of Contents

<details>
<summary>Click to expand</summary>

- [ğŸ¯ Overview](#-overview)
- [âš¡ Project Highlights](#-project-highlights)
- [ğŸ—ï¸ Design Architecture](#%EF%B8%8F-design-architecture)
- [ğŸ“ Circuit Schematics](#-circuit-schematics)
- [ğŸ“Š Simulation Results](#-simulation-results)
- [ğŸ”² Layout Design](#-layout-design)
- [ğŸ“ˆ Performance Metrics](#-performance-metrics)
- [âœ… Design Verification](#-design-verification)
- [ğŸ¯ Applications](#-applications)
- [ğŸ› ï¸ Design Methodology](#%EF%B8%8F-design-methodology)
- [ğŸ“ Conclusion](#-conclusion)
- [ğŸ‘¨â€ğŸ’» Author Information](#-author-information)
- [ğŸ™ Acknowledgments](#-acknowledgments)
- [ğŸ“š References](#-references)
- [ğŸ“„ License](#-license)

</details>

---

## ğŸ¯ Overview

This project presents a **full-custom VLSI implementation** of a **4-bit Wallace Tree Multiplier** designed using **high-speed, low-power 10-Transistor (10T) Pass Transistor Logic Full Adders**. The design leverages hierarchical architecture with optimized 4:2 compressors and half adders to achieve efficient partial product reduction.

<div align="center">

| **Parameter** | **Specification** |
|:---:|:---:|
| **Design Tool** | Cadence Virtuoso Analog Design Environment |
| **Technology Node** | GPDK 180nm CMOS Process |
| **Supply Voltage** | 3.3V |
| **Design Approach** | Full-Custom Transistor-Level Implementation |

</div>

---

## âš¡ Project Highlights

<table>
<tr>
<td width="50%">

### ğŸš€ Performance Features
- âœ… **Custom 10T Full Adder** - Optimized using pass transistor logic and transmission gates
- âœ… **High-Speed Operation** - Average propagation delay â‰ˆ 500 ps
- âœ… **Low Power Consumption** - Average power â‰ˆ 63.36 ÂµW per full adder

</td>
<td width="50%">

### ğŸ”§ Design Excellence
- âœ… **4:2 Compressor Architecture** - Efficient partial product reduction
- âœ… **Complete Layout Implementation** - DRC and LVS verified
- âœ… **Comprehensive Simulation** - Transient, delay, and power analysis

</td>
</tr>
</table>

---

## ğŸ—ï¸ Design Architecture

### ğŸ”· Wallace Tree Multiplier Structure

The 4-bit Wallace Tree Multiplier follows a **three-stage architecture**:
```mermaid
graph TD
    A[Input: A3-A0, B3-B0] --> B[Partial Product Generation]
    B --> C[16 AND Gates]
    C --> D[Reduction Stage 1]
    D --> E[4:2 Compressors Ã— 3]
    D --> F[Full Adders Ã— 2]
    E --> G[Reduction Stage 2]
    F --> G
    G --> H[4:2 Compressors Ã— 2]
    G --> I[Full Adders Ã— 1]
    H --> J[Final Addition Stage]
    I --> J
    J --> K[8-bit Product Output P7-P0]
```

### ğŸ”· Component Hierarchy
```
ğŸ“¦ 4-Bit Wallace Tree Multiplier
â”ƒ
â”£â”â” ğŸ”§ Partial Product Generator (AND Gates)
â”ƒ
â”£â”â” ğŸ“ Reduction Stage 1
â”ƒ   â”£â”â” 4:2 Compressors (3 units)
â”ƒ   â”—â”â” Full Adders (2 units)
â”ƒ
â”—â”â” ğŸ“ Reduction Stage 2
    â”£â”â” 4:2 Compressors (2 units)
    â”—â”â” Full Adders (1 unit)
```

---

## ğŸ“ Circuit Schematics

### 1ï¸âƒ£ 10-Transistor Full Adder Schematic

<div align="center">

The core building block uses **pass transistor logic** with transmission gates for optimal speed-power tradeoff.

**âš™ï¸ Transistor Sizing:**
| Type | Width | Ratio |
|:---:|:---:|:---:|
| NMOS | 2 Âµm | 1Ã— |
| PMOS | 4 Âµm | 2Ã— |

![Full Adder Schematic](schematics/fulladder.png)
*Figure 1: 10T Full Adder Circuit Schematic - Cadence Virtuoso*

</div>

**ğŸ”‘ Key Features:**
- Sum and Carry outputs generated using minimal transistor count
- Pass transistor network for reduced capacitance
- Transmission gates for bidirectional signal flow

---

### 2ï¸âƒ£ 4:2 Compressor Schematic

<div align="center">

Constructed using two cascaded full adders with optimized interconnections.

![4:2 Compressor Schematic](schematics/compressor4.jpeg)
*Figure 2: 4:2 Compressor Circuit using Two 10T Full Adders*

</div>

---

### 3ï¸âƒ£ Complete Wallace Tree Multiplier Schematic

<div align="center">

The hierarchical integration of all components forming the complete 4-bit multiplier.

![Wallace Tree Multiplier Schematic](schematics/wallace_image.png)
*Figure 3: Complete 4-Bit Wallace Tree Multiplier - Top Level Schematic*

</div>

---

## ğŸ“Š Simulation Results

### ğŸ”¬ Full Adder Transient Analysis

<div align="center">

**Test Conditions:**

| Parameter | Value |
|:---:|:---:|
| Supply Voltage | 3.3V |
| Input Rise/Fall Time | 10ps |
| Load Capacitance | 10fF |
| Temperature | 27Â°C |

</div>

<div align = "center">
    


![Full Adder Simulation](Simulation_REsults/Full_adder/pre_layout_simulation.jpeg)
*Figure 4: Full Adder Transient Response - Sum and Carry Outputs*

![Full Adder Delay](Simulation_REsults/Full_adder/fulladder_delay.png)
*Figure 5: Propagation Delay Measurement*

</div>

**â±ï¸ Propagation Delay Measurement (50% Crossing Method):**

| Measurement Point | Timing | Description |
|:---:|:---:|:---:|
| Input A @ 1.65V | 50.74735 ns | Input transition |
| Output S @ 1.65V | 50.85757 ns | Output transition |
| **t<sub>p</sub>** | **0.11 ns** | **Propagation Delay** |

---

### ğŸ§® Wallace Tree Multiplier Simulation

**âœ… Multiplication Test Cases:**

<div align="center">

| A (4-bit) | B (4-bit) | Expected Product | Simulated Output | Status |
|:---:|:---:|:---:|:---:|:---:|
| 0011 (3) | 0010 (2) | 00000110 (6) | 00000110 (6) | âœ… Pass |
| 0101 (5) | 0100 (4) | 00010100 (20) | 00010100 (20) | âœ… Pass |
| 1111 (15) | 1111 (15) | 11100001 (225) | 11100001 (225) | âœ… Pass |
| 1010 (10) | 0110 (6) | 00111100 (60) | 00111100 (60) | âœ… Pass |

</div>

<div align="center">

![Wallace Tree Simulation](Simulation_REsults/wallace_tree_multiplier/Multiplier_output.jpeg)
*Figure 6: Wallace Tree Multiplier - Complete Transient Analysis*

![Wallace Tree Waveform Detail](Simulation_REsults/wallace_tree_multiplier/delay_calculation_high_low.png)
*Figure 7: Detailed Riging & Falling Output Waveforms*

![Wallace Tree Post Layout](Simulation_REsults/wallace_tree_multiplier/post_layout_semulation.png)
*Figure 8: Post-Layout Simulation Waveforms*

</div>

**âš¡ Power Analysis:**
| Component | Power Consumption |
|:---:|:---:|
| Full Adder Average Power | 63.36 ÂµW |
| Complete Multiplier Power | ~4 mW |

---

## ğŸ”² Layout Design

### ğŸ¨ Full Adder Layout

<div align="center">

Complete stick diagram and mask-level layout with optimized routing.

![Full Adder Layout](Layout_images/Full_adder.png)
*Figure 9: 10T Full Adder Physical Layout - Cadence Virtuoso*

</div>

**ğŸ“ Layout Specifications:**
- **Metal Layers Used:** Metal1, Metal2, Metal3
- **Substrate Connections:** Properly tied to VDD/VSS

<div align="center">

### âœ… Design Rule Check (DRC): PASSED
```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘   DRC VERIFICATION SUMMARY       â•‘
â•‘   Total Errors:     0            â•‘
â•‘   Total Warnings:   0            â•‘
â•‘   Status:           âœ… CLEAN     â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

</div>

---

### ğŸ¨ Wallace Tree Multiplier Layout

<div align="center">

![Wallace Tree Layout](Layout_images/wallace_drc(2).png)
*Figure 10: Complete Wallace Tree Multiplier Physical Layout*

</div>

**ğŸ“ Layout Specifications:**
- **Metal Layers Used:** Metal1 through Metal5
- **Power Distribution:** Distributed VDD/VSS rails with decoupling

<div align="center">

### âœ… Design Rule Check (DRC): PASSED
```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘   DRC VERIFICATION SUMMARY       â•‘
â•‘   Total Errors:     0            â•‘
â•‘   Total Warnings:   0            â•‘
â•‘   Status:           âœ… CLEAN     â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

</div>

The complete multiplier layout has been rigorously verified with **0 DRC errors** and successful LVS matching, confirming electrical correctness.

---

## ğŸ“ˆ Performance Metrics

### ğŸ¯ Comprehensive Performance Summary

<div align="center">

| Parameter | Value | Unit |
|:---|:---:|:---:|
| **Technology Node** | GPDK 180nm | - |
| **Supply Voltage** | 3.3 | V |
| **Full Adder Delay** | 0.50 | ns |
| **Multiplier Critical Path Delay** | ~4 | ns |
| **Full Adder Power** | 63.36 | ÂµW |
| **Multiplier Total Power** | ~4 | mW |
| **Logic '1' Threshold** | > 1.3 | V |
| **Logic '0' Threshold** | < 0.8 | V |
| **Full Adder Area** | 1,440 | ÂµmÂ² |
| **Multiplier Area** | 54,600 | ÂµmÂ² |

</div>

---

## âœ… Design Verification

### ğŸ“‹ Verification Checklist

<div align="center">

| Verification Step | Status |
|:---|:---:|
| Schematic Capture | âœ… Complete |
| Functional Simulation | âœ… All Tests Passed |
| Timing Analysis | âœ… Characterized |
| Power Analysis | âœ… Measured |
| Layout Design | âœ… Complete |
| DRC Verification | âœ… 0 Errors |
| LVS Verification | âœ… Matched |
| Parasitic Extraction | âœ… Complete |
| Post-Layout Simulation | âœ… Verified |

</div>

### ğŸ” DRC Summary

<table>
<tr>
<td width="50%">

**Full Adder Layout:**
```
âœ… Total Errors: 0
âœ… Total Warnings: 0
âœ… Verification: CLEAN
```

</td>
<td width="50%">

**Wallace Tree Multiplier Layout:**
```
âœ… Total Errors: 0
âœ… Total Warnings: 0
âœ… Verification: CLEAN
```

</td>
</tr>
</table>

All layouts conform to GPDK 180nm technology design rules with **zero DRC errors**, ensuring manufacturability.

---

## ğŸ¯ Applications

<div align="center">

### This Wallace Tree Multiplier design is suitable for:

</div>

<table>
<tr>
<td width="33%">

### ğŸ”Š DSP Systems
- Fast multiplication operations
- FIR/IIR filter implementations
- FFT processors

</td>
<td width="33%">

### ğŸ’» Computing
- Arithmetic Logic Units (ALUs)
- Embedded system processors
- Low-power computing

</td>
<td width="33%">

### ğŸ” Security
- Cryptographic processors
- Modular arithmetic
- Hash functions

</td>
</tr>
<tr>
<td width="33%">

### ğŸ¤– AI/ML
- Neural network accelerators
- Matrix multiplication units
- MAC operations

</td>
<td width="33%">

### ğŸ® Graphics
- Coordinate transformations
- Texture mapping
- Rendering pipelines

</td>
<td width="33%">

### ğŸ“¡ Communication
- Modulation/demodulation
- Error correction
- Signal processing

</td>
</tr>
</table>

---

## ğŸ› ï¸ Design Methodology

### ğŸ“Š Design Flow
```mermaid
graph TD
    A[1. Specification Analysis] --> B[2. Transistor-Level Schematic Entry]
    B --> C[3. Functional Simulation]
    C --> D[4. Optimization]
    D --> E[5. Layout Design]
    E --> F[6. DRC Verification]
    F --> G[7. LVS Verification]
    G --> H[8. Parasitic Extraction]
    H --> I[9. Post-Layout Simulation]
    I --> J[10. Final Verification âœ…]
```

### ğŸ”§ Design Tools Used

<div align="center">

| Tool | Purpose |
|:---|:---|
| **Cadence Virtuoso Schematic Editor** | Circuit design and entry |
| **Cadence Virtuoso Layout Suite** | Physical layout design |
| **Spectre Circuit Simulator** | Analog/Mixed-signal simulation |
| **Assura/PVS** | Physical verification (DRC/LVS) |
| **GPDK 180nm PDK** | Process Design Kit |

</div>

---

## ğŸ“ Conclusion

<div align="center">

### ğŸŠ Project Success Summary

This project successfully demonstrates a **full-custom VLSI implementation** of a 4-bit Wallace Tree Multiplier using optimized 10-transistor pass transistor logic full adders.

</div>

**Key Achievements:**

<table>
<tr>
<td width="50%">

### âš¡ Performance
- âœ… High-speed operation with sub-nanosecond delays
- âœ… Low power consumption suitable for portable devices
- âœ… Compact layout area through efficient design

</td>
<td width="50%">

### âœ… Verification
- âœ… Zero (0) DRC errors confirming manufacturability
- âœ… Complete LVS verification
- âœ… Post-layout simulation validated

</td>
</tr>
</table>

The hierarchical design approach, combined with careful transistor sizing and layout optimization, results in an efficient multiplier core suitable for integration into larger digital systems.

---

## ğŸ‘¨â€ğŸ’» Author Information

<div align="center">

### Kuldeep Shukla
**Roll Number:** 123EC0036  
**Specialization:** Electronics and Communication Engineering (BTech)

---

**Core Competencies:**

ğŸ”¹ Digital Arithmetic Unit Design (Adders, Multipliers, Compressors)  
ğŸ”¹ Transistor-Level Circuit Implementation  
ğŸ”¹ Physical Layout Design and Verification  
ğŸ”¹ Performance Characterization and Optimization  
ğŸ”¹ Cadence Virtuoso Design Environment

</div>

---

## ğŸ™ Acknowledgments

<div align="center">

### Special Thanks

I would like to express my sincere gratitude to the following institutions for their invaluable support in making this project possible:

---

### ğŸ›ï¸ IIITDM Kurnool
**Indian Institute of Information Technology, Design and Manufacturing, Kurnool**

For providing access to state-of-the-art VLSI design facilities and fostering an environment of academic excellence that enabled the successful completion of this project.

---

### ğŸ”¬ C-DAC Bangalore
**Centre for Development of Advanced Computing, C2S (Chip to System) Group**

For graciously providing the **Cadence Virtuoso license** and GPDK 180nm Process Design Kit, without which this comprehensive full-custom VLSI design implementation would not have been possible.

---

</div>

> *"The support and resources provided by these esteemed institutions have been instrumental in bringing this project from concept to successful implementation. Their commitment to advancing VLSI education and research in India is truly commendable."*

<div align="center">

**Thank you for empowering the next generation of VLSI designers! ğŸ™**

</div>

---

## ğŸ“š References

1. N.H.E. Weste and D. Harris, "CMOS VLSI Design: A Circuits and Systems Perspective," 4th Edition
2. C.S. Wallace, "A Suggestion for a Fast Multiplier," IEEE Transactions on Electronic Computers, 1964
3. R.J. Baker, "CMOS Circuit Design, Layout, and Simulation," 3rd Edition
4. GPDK 180nm Process Design Kit Documentation, Cadence Design Systems
5. Cadence Virtuoso Documentation, Cadence Design Systems Inc.

---

## ğŸ“„ License

<div align="center">

This project is developed for **academic and research purposes**.

---

**Design Date:** 30th October 2025  
**Last Updated:** November 2025  
**Status:** âœ… Complete â€¢ DRC Clean â€¢ LVS Verified

---

<sub>Made with â¤ï¸ using Cadence Virtuoso</sub>

</div>
