// Seed: 1386904160
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  tri id_5 = 1;
  parameter id_6 = -1;
  assign id_2 = id_6;
  assign id_1 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  output wire id_18;
  output logic [7:0] id_17;
  output wire id_16;
  output wire id_15;
  output wor id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output reg id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_5
  );
  inout wire id_1;
  always @* id_8 = "";
  assign id_17[1 :-1] = id_6;
  supply0 id_20 = -1'b0;
  logic   id_21;
  ;
  logic id_22;
  ;
  wire id_23;
  assign id_14 = -1'b0;
  parameter id_24 = 1 - 1;
  wire id_25;
endmodule
