Loading plugins phase: Elapsed time ==> 0s.183ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\Start_CY8C5868_AccessV2.0_OldBrd.cyprj -d CY8C5868AXI-LP035 -s C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.584ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.058ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Start_CY8C5868_AccessV2.0_OldBrd.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\Start_CY8C5868_AccessV2.0_OldBrd.cyprj -dcpsoc3 Start_CY8C5868_AccessV2.0_OldBrd.v -verilog
======================================================================

======================================================================
Compiling:  Start_CY8C5868_AccessV2.0_OldBrd.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\Start_CY8C5868_AccessV2.0_OldBrd.cyprj -dcpsoc3 Start_CY8C5868_AccessV2.0_OldBrd.v -verilog
======================================================================

======================================================================
Compiling:  Start_CY8C5868_AccessV2.0_OldBrd.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\Start_CY8C5868_AccessV2.0_OldBrd.cyprj -dcpsoc3 -verilog Start_CY8C5868_AccessV2.0_OldBrd.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Jul 21 15:37:48 2024


======================================================================
Compiling:  Start_CY8C5868_AccessV2.0_OldBrd.v
Program  :   vpp
Options  :    -yv2 -q10 Start_CY8C5868_AccessV2.0_OldBrd.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Jul 21 15:37:48 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Start_CY8C5868_AccessV2.0_OldBrd.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Start_CY8C5868_AccessV2.0_OldBrd.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\Start_CY8C5868_AccessV2.0_OldBrd.cyprj -dcpsoc3 -verilog Start_CY8C5868_AccessV2.0_OldBrd.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Jul 21 15:37:48 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\codegentemp\Start_CY8C5868_AccessV2.0_OldBrd.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\codegentemp\Start_CY8C5868_AccessV2.0_OldBrd.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Start_CY8C5868_AccessV2.0_OldBrd.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\Start_CY8C5868_AccessV2.0_OldBrd.cyprj -dcpsoc3 -verilog Start_CY8C5868_AccessV2.0_OldBrd.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Jul 21 15:37:48 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\codegentemp\Start_CY8C5868_AccessV2.0_OldBrd.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\codegentemp\Start_CY8C5868_AccessV2.0_OldBrd.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_Debug:BUART:reset_sr\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_196
	\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_Debug:BUART:sRX:MODULE_5:lt\
	\UART_Debug:BUART:sRX:MODULE_5:eq\
	\UART_Debug:BUART:sRX:MODULE_5:gt\
	\UART_Debug:BUART:sRX:MODULE_5:gte\
	\UART_Debug:BUART:sRX:MODULE_5:lte\
	\UART_Linux:BUART:reset_sr\
	\UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_34
	\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_Linux:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_Linux:BUART:sRX:MODULE_10:lt\
	\UART_Linux:BUART:sRX:MODULE_10:eq\
	\UART_Linux:BUART:sRX:MODULE_10:gt\
	\UART_Linux:BUART:sRX:MODULE_10:gte\
	\UART_Linux:BUART:sRX:MODULE_10:lte\


Deleted 50 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Rx_UART_Debaug_net_0 to tmpOE__Tx_UART_Linux_net_0
Aliasing Net_7 to zero
Aliasing \UART_Debug:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Debug:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Debug:BUART:FinalParityType_1\ to zero
Aliasing \UART_Debug:BUART:FinalParityType_0\ to zero
Aliasing \UART_Debug:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Debug:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Debug:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Debug:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Debug:BUART:tx_status_6\ to zero
Aliasing \UART_Debug:BUART:tx_status_5\ to zero
Aliasing \UART_Debug:BUART:tx_status_4\ to zero
Aliasing \UART_Debug:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_UART_Linux_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Tx_UART_Linux_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Tx_UART_Linux_net_0
Aliasing \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_Debug:BUART:rx_status_1\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Tx_UART_Linux_net_0
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Tx_UART_Linux_net_0
Aliasing \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Rx_UART_Linux_net_0 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Tx_UART_Debaug_net_0 to tmpOE__Tx_UART_Linux_net_0
Aliasing Net_33 to zero
Aliasing \UART_Linux:BUART:tx_hd_send_break\ to zero
Aliasing \UART_Linux:BUART:HalfDuplexSend\ to zero
Aliasing \UART_Linux:BUART:FinalParityType_1\ to zero
Aliasing \UART_Linux:BUART:FinalParityType_0\ to zero
Aliasing \UART_Linux:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_Linux:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_Linux:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_Linux:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_Linux:BUART:tx_status_6\ to zero
Aliasing \UART_Linux:BUART:tx_status_5\ to zero
Aliasing \UART_Linux:BUART:tx_status_4\ to zero
Aliasing \UART_Linux:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Tx_UART_Linux_net_0
Aliasing \UART_Linux:BUART:sRX:s23Poll:MODIN6_1\ to \UART_Linux:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Linux:BUART:sRX:s23Poll:MODIN6_0\ to \UART_Linux:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__Tx_UART_Linux_net_0
Aliasing \UART_Linux:BUART:sRX:s23Poll:MODIN7_1\ to \UART_Linux:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \UART_Linux:BUART:sRX:s23Poll:MODIN7_0\ to \UART_Linux:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__Tx_UART_Linux_net_0
Aliasing \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_Linux:BUART:rx_status_1\ to zero
Aliasing \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__Tx_UART_Linux_net_0
Aliasing \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__Tx_UART_Linux_net_0
Aliasing \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__LED_RGB_net_2 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__LED_RGB_net_1 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__LED_RGB_net_0 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Relay_Port2_net_0 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Relay_Port1_net_0 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Pins_Port2_net_2 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Pins_Port2_net_1 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Pins_Port2_net_0 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Pins_Port1_net_2 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Pins_Port1_net_1 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__Pins_Port1_net_0 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__In4_net_0 to tmpOE__Tx_UART_Linux_net_0
Aliasing tmpOE__In5_net_0 to tmpOE__Tx_UART_Linux_net_0
Aliasing Net_202D to zero
Aliasing \UART_Debug:BUART:rx_break_status\\D\ to zero
Aliasing Net_40D to zero
Aliasing \UART_Linux:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__Rx_UART_Debaug_net_0[10] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Rhs of wire Net_203[16] = \UART_Debug:BUART:tx_interrupt_out\[38]
Removing Rhs of wire Net_199[20] = \UART_Debug:BUART:rx_interrupt_out\[39]
Removing Lhs of wire \UART_Debug:Net_61\[21] = \UART_Debug:Net_9\[18]
Removing Lhs of wire Net_7[25] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:tx_hd_send_break\[26] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:HalfDuplexSend\[27] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:FinalParityType_1\[28] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:FinalParityType_0\[29] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_2\[30] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_1\[31] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:FinalAddrMode_0\[32] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:tx_ctrl_mark\[33] = zero[6]
Removing Rhs of wire \UART_Debug:BUART:tx_bitclk_enable_pre\[43] = \UART_Debug:BUART:tx_bitclk_dp\[79]
Removing Lhs of wire \UART_Debug:BUART:tx_counter_tc\[89] = \UART_Debug:BUART:tx_counter_dp\[80]
Removing Lhs of wire \UART_Debug:BUART:tx_status_6\[90] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:tx_status_5\[91] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:tx_status_4\[92] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:tx_status_1\[94] = \UART_Debug:BUART:tx_fifo_empty\[57]
Removing Lhs of wire \UART_Debug:BUART:tx_status_3\[96] = \UART_Debug:BUART:tx_fifo_notfull\[56]
Removing Lhs of wire \UART_Debug:BUART:rx_count7_bit8_wire\[156] = zero[6]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[163] = \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[174]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[165] = \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[175]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[166] = \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[191]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[167] = \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[205]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[168] = MODIN1_1[169]
Removing Rhs of wire MODIN1_1[169] = \UART_Debug:BUART:pollcount_1\[162]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[170] = MODIN1_0[171]
Removing Rhs of wire MODIN1_0[171] = \UART_Debug:BUART:pollcount_0\[164]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[177] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[178] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[179] = MODIN1_1[169]
Removing Lhs of wire MODIN2_1[180] = MODIN1_1[169]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[181] = MODIN1_0[171]
Removing Lhs of wire MODIN2_0[182] = MODIN1_0[171]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[183] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[184] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[185] = MODIN1_1[169]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[186] = MODIN1_0[171]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[187] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[188] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[193] = MODIN1_1[169]
Removing Lhs of wire MODIN3_1[194] = MODIN1_1[169]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[195] = MODIN1_0[171]
Removing Lhs of wire MODIN3_0[196] = MODIN1_0[171]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[197] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[198] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[199] = MODIN1_1[169]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[200] = MODIN1_0[171]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[201] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[202] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:rx_status_1\[209] = zero[6]
Removing Rhs of wire \UART_Debug:BUART:rx_status_2\[210] = \UART_Debug:BUART:rx_parity_error_status\[211]
Removing Rhs of wire \UART_Debug:BUART:rx_status_3\[212] = \UART_Debug:BUART:rx_stop_bit_error\[213]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[223] = \UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_0\[272]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[227] = \UART_Debug:BUART:sRX:MODULE_5:g1:a0:xneq\[294]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_6\[228] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_5\[229] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_4\[230] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_3\[231] = MODIN4_6[232]
Removing Rhs of wire MODIN4_6[232] = \UART_Debug:BUART:rx_count_6\[151]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_2\[233] = MODIN4_5[234]
Removing Rhs of wire MODIN4_5[234] = \UART_Debug:BUART:rx_count_5\[152]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_1\[235] = MODIN4_4[236]
Removing Rhs of wire MODIN4_4[236] = \UART_Debug:BUART:rx_count_4\[153]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newa_0\[237] = MODIN4_3[238]
Removing Rhs of wire MODIN4_3[238] = \UART_Debug:BUART:rx_count_3\[154]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_6\[239] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_5\[240] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_4\[241] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_3\[242] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_2\[243] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_1\[244] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:newb_0\[245] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_6\[246] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_5\[247] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_4\[248] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_3\[249] = MODIN4_6[232]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_2\[250] = MODIN4_5[234]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_1\[251] = MODIN4_4[236]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:dataa_0\[252] = MODIN4_3[238]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_6\[253] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_5\[254] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_4\[255] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_3\[256] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_2\[257] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_1\[258] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_4:g2:a0:datab_0\[259] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:newa_0\[274] = \UART_Debug:BUART:rx_postpoll\[110]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:newb_0\[275] = \UART_Debug:BUART:rx_parity_bit\[226]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:dataa_0\[276] = \UART_Debug:BUART:rx_postpoll\[110]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:datab_0\[277] = \UART_Debug:BUART:rx_parity_bit\[226]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[278] = \UART_Debug:BUART:rx_postpoll\[110]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[279] = \UART_Debug:BUART:rx_parity_bit\[226]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[281] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[282] = \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[280]
Removing Lhs of wire \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[283] = \UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[280]
Removing Lhs of wire tmpOE__Rx_UART_Linux_net_0[305] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__Tx_UART_Debaug_net_0[311] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Rhs of wire Net_41[317] = \UART_Linux:BUART:tx_interrupt_out\[338]
Removing Rhs of wire Net_37[321] = \UART_Linux:BUART:rx_interrupt_out\[339]
Removing Lhs of wire \UART_Linux:Net_61\[322] = \UART_Linux:Net_9\[319]
Removing Lhs of wire Net_33[326] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:tx_hd_send_break\[327] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:HalfDuplexSend\[328] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:FinalParityType_1\[329] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:FinalParityType_0\[330] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:FinalAddrMode_2\[331] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:FinalAddrMode_1\[332] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:FinalAddrMode_0\[333] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:tx_ctrl_mark\[334] = zero[6]
Removing Rhs of wire \UART_Linux:BUART:tx_bitclk_enable_pre\[343] = \UART_Linux:BUART:tx_bitclk_dp\[379]
Removing Lhs of wire \UART_Linux:BUART:tx_counter_tc\[389] = \UART_Linux:BUART:tx_counter_dp\[380]
Removing Lhs of wire \UART_Linux:BUART:tx_status_6\[390] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:tx_status_5\[391] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:tx_status_4\[392] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:tx_status_1\[394] = \UART_Linux:BUART:tx_fifo_empty\[357]
Removing Lhs of wire \UART_Linux:BUART:tx_status_3\[396] = \UART_Linux:BUART:tx_fifo_notfull\[356]
Removing Lhs of wire \UART_Linux:BUART:rx_count7_bit8_wire\[456] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[463] = \UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[474]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[465] = \UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[475]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[466] = \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[491]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[467] = \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[505]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[468] = \UART_Linux:BUART:sRX:s23Poll:MODIN5_1\[469]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODIN5_1\[469] = \UART_Linux:BUART:pollcount_1\[462]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[470] = \UART_Linux:BUART:sRX:s23Poll:MODIN5_0\[471]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODIN5_0\[471] = \UART_Linux:BUART:pollcount_0\[464]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[477] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[478] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[479] = \UART_Linux:BUART:pollcount_1\[462]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODIN6_1\[480] = \UART_Linux:BUART:pollcount_1\[462]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[481] = \UART_Linux:BUART:pollcount_0\[464]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODIN6_0\[482] = \UART_Linux:BUART:pollcount_0\[464]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[483] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[484] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[485] = \UART_Linux:BUART:pollcount_1\[462]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[486] = \UART_Linux:BUART:pollcount_0\[464]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[487] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[488] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[493] = \UART_Linux:BUART:pollcount_1\[462]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODIN7_1\[494] = \UART_Linux:BUART:pollcount_1\[462]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[495] = \UART_Linux:BUART:pollcount_0\[464]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODIN7_0\[496] = \UART_Linux:BUART:pollcount_0\[464]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[497] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[498] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[499] = \UART_Linux:BUART:pollcount_1\[462]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[500] = \UART_Linux:BUART:pollcount_0\[464]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[501] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[502] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:rx_status_1\[509] = zero[6]
Removing Rhs of wire \UART_Linux:BUART:rx_status_2\[510] = \UART_Linux:BUART:rx_parity_error_status\[511]
Removing Rhs of wire \UART_Linux:BUART:rx_status_3\[512] = \UART_Linux:BUART:rx_stop_bit_error\[513]
Removing Lhs of wire \UART_Linux:BUART:sRX:cmp_vv_vv_MODGEN_9\[523] = \UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_0\[572]
Removing Lhs of wire \UART_Linux:BUART:sRX:cmp_vv_vv_MODGEN_10\[527] = \UART_Linux:BUART:sRX:MODULE_10:g1:a0:xneq\[594]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newa_6\[528] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newa_5\[529] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newa_4\[530] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newa_3\[531] = \UART_Linux:BUART:sRX:MODIN8_6\[532]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODIN8_6\[532] = \UART_Linux:BUART:rx_count_6\[451]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newa_2\[533] = \UART_Linux:BUART:sRX:MODIN8_5\[534]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODIN8_5\[534] = \UART_Linux:BUART:rx_count_5\[452]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newa_1\[535] = \UART_Linux:BUART:sRX:MODIN8_4\[536]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODIN8_4\[536] = \UART_Linux:BUART:rx_count_4\[453]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newa_0\[537] = \UART_Linux:BUART:sRX:MODIN8_3\[538]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODIN8_3\[538] = \UART_Linux:BUART:rx_count_3\[454]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_6\[539] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_5\[540] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_4\[541] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_3\[542] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_2\[543] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_1\[544] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:newb_0\[545] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:dataa_6\[546] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:dataa_5\[547] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:dataa_4\[548] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:dataa_3\[549] = \UART_Linux:BUART:rx_count_6\[451]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:dataa_2\[550] = \UART_Linux:BUART:rx_count_5\[452]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:dataa_1\[551] = \UART_Linux:BUART:rx_count_4\[453]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:dataa_0\[552] = \UART_Linux:BUART:rx_count_3\[454]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:datab_6\[553] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:datab_5\[554] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:datab_4\[555] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:datab_3\[556] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:datab_2\[557] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:datab_1\[558] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_9:g2:a0:datab_0\[559] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_10:g1:a0:newa_0\[574] = \UART_Linux:BUART:rx_postpoll\[410]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_10:g1:a0:newb_0\[575] = \UART_Linux:BUART:rx_parity_bit\[526]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_10:g1:a0:dataa_0\[576] = \UART_Linux:BUART:rx_postpoll\[410]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_10:g1:a0:datab_0\[577] = \UART_Linux:BUART:rx_parity_bit\[526]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[578] = \UART_Linux:BUART:rx_postpoll\[410]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[579] = \UART_Linux:BUART:rx_parity_bit\[526]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[581] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[582] = \UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[580]
Removing Lhs of wire \UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[583] = \UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[580]
Removing Lhs of wire tmpOE__LED_RGB_net_2[605] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__LED_RGB_net_1[606] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__LED_RGB_net_0[607] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__Relay_Port2_net_0[621] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__Relay_Port1_net_0[628] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__Pins_Port2_net_2[634] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__Pins_Port2_net_1[635] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__Pins_Port2_net_0[636] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__Pins_Port1_net_2[645] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__Pins_Port1_net_1[646] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__Pins_Port1_net_0[647] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__In4_net_0[656] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire tmpOE__In5_net_0[662] = tmpOE__Tx_UART_Linux_net_0[1]
Removing Lhs of wire \UART_Debug:BUART:reset_reg\\D\[667] = zero[6]
Removing Lhs of wire Net_202D[672] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:rx_bitclk\\D\[682] = \UART_Debug:BUART:rx_bitclk_pre\[145]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_error_pre\\D\[691] = \UART_Debug:BUART:rx_parity_error_pre\[221]
Removing Lhs of wire \UART_Debug:BUART:rx_break_status\\D\[692] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:reset_reg\\D\[696] = zero[6]
Removing Lhs of wire Net_40D[701] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:rx_bitclk\\D\[711] = \UART_Linux:BUART:rx_bitclk_pre\[445]
Removing Lhs of wire \UART_Linux:BUART:rx_parity_error_pre\\D\[720] = \UART_Linux:BUART:rx_parity_error_pre\[521]
Removing Lhs of wire \UART_Linux:BUART:rx_break_status\\D\[721] = zero[6]

------------------------------------------------------
Aliased 0 equations, 219 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Tx_UART_Linux_net_0' (cost = 0):
tmpOE__Tx_UART_Linux_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_addressmatch\' (cost = 0):
\UART_Debug:BUART:rx_addressmatch\ <= (\UART_Debug:BUART:rx_addressmatch2\
	OR \UART_Debug:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Debug:BUART:rx_bitclk_pre\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and not \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Debug:BUART:rx_bitclk_pre16x\ <= ((not \UART_Debug:BUART:rx_count_2\ and \UART_Debug:BUART:rx_count_1\ and \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_poll_bit1\' (cost = 1):
\UART_Debug:BUART:rx_poll_bit1\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_poll_bit2\' (cost = 1):
\UART_Debug:BUART:rx_poll_bit2\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\ and not \UART_Debug:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:pollingrange\' (cost = 4):
\UART_Debug:BUART:pollingrange\ <= ((not \UART_Debug:BUART:rx_count_2\ and not \UART_Debug:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_Debug:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_Linux:BUART:rx_addressmatch\' (cost = 0):
\UART_Linux:BUART:rx_addressmatch\ <= (\UART_Linux:BUART:rx_addressmatch2\
	OR \UART_Linux:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_Linux:BUART:rx_bitclk_pre\' (cost = 1):
\UART_Linux:BUART:rx_bitclk_pre\ <= ((not \UART_Linux:BUART:rx_count_2\ and not \UART_Linux:BUART:rx_count_1\ and not \UART_Linux:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_Linux:BUART:rx_bitclk_pre16x\ <= ((not \UART_Linux:BUART:rx_count_2\ and \UART_Linux:BUART:rx_count_1\ and \UART_Linux:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:rx_poll_bit1\' (cost = 1):
\UART_Linux:BUART:rx_poll_bit1\ <= ((not \UART_Linux:BUART:rx_count_2\ and not \UART_Linux:BUART:rx_count_1\ and \UART_Linux:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:rx_poll_bit2\' (cost = 1):
\UART_Linux:BUART:rx_poll_bit2\ <= ((not \UART_Linux:BUART:rx_count_2\ and not \UART_Linux:BUART:rx_count_1\ and not \UART_Linux:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:pollingrange\' (cost = 4):
\UART_Linux:BUART:pollingrange\ <= ((not \UART_Linux:BUART:rx_count_2\ and not \UART_Linux:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_Linux:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \UART_Linux:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\UART_Linux:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \UART_Linux:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\UART_Linux:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \UART_Linux:BUART:rx_count_6\ and not \UART_Linux:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\UART_Linux:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \UART_Linux:BUART:rx_count_6\ and not \UART_Linux:BUART:rx_count_4\)
	OR (not \UART_Linux:BUART:rx_count_6\ and not \UART_Linux:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\UART_Linux:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_Linux:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \UART_Linux:BUART:rx_count_6\ and not \UART_Linux:BUART:rx_count_4\)
	OR (not \UART_Linux:BUART:rx_count_6\ and not \UART_Linux:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_Debug:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_Debug:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_Linux:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \UART_Linux:BUART:pollcount_1\ and not \UART_Linux:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_Linux:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \UART_Linux:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\UART_Linux:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \UART_Linux:BUART:pollcount_0\ and \UART_Linux:BUART:pollcount_1\)
	OR (not \UART_Linux:BUART:pollcount_1\ and \UART_Linux:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_Debug:BUART:rx_postpoll\' (cost = 72):
\UART_Debug:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_9 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_9 and not MODIN1_1 and not \UART_Debug:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_Debug:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_Debug:BUART:rx_parity_bit\)
	OR (Net_9 and MODIN1_0 and \UART_Debug:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Debug:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_9 and not MODIN1_1 and not \UART_Debug:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_Debug:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_Debug:BUART:rx_parity_bit\)
	OR (Net_9 and MODIN1_0 and \UART_Debug:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:rx_postpoll\' (cost = 72):
\UART_Linux:BUART:rx_postpoll\ <= (\UART_Linux:BUART:pollcount_1\
	OR (Net_18 and \UART_Linux:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_18 and not \UART_Linux:BUART:pollcount_1\ and not \UART_Linux:BUART:rx_parity_bit\)
	OR (not \UART_Linux:BUART:pollcount_1\ and not \UART_Linux:BUART:pollcount_0\ and not \UART_Linux:BUART:rx_parity_bit\)
	OR (\UART_Linux:BUART:pollcount_1\ and \UART_Linux:BUART:rx_parity_bit\)
	OR (Net_18 and \UART_Linux:BUART:pollcount_0\ and \UART_Linux:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_Linux:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_18 and not \UART_Linux:BUART:pollcount_1\ and not \UART_Linux:BUART:rx_parity_bit\)
	OR (not \UART_Linux:BUART:pollcount_1\ and not \UART_Linux:BUART:pollcount_0\ and not \UART_Linux:BUART:rx_parity_bit\)
	OR (\UART_Linux:BUART:pollcount_1\ and \UART_Linux:BUART:rx_parity_bit\)
	OR (Net_18 and \UART_Linux:BUART:pollcount_0\ and \UART_Linux:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 64 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_Debug:BUART:rx_status_0\ to zero
Aliasing \UART_Debug:BUART:rx_status_6\ to zero
Aliasing \UART_Linux:BUART:rx_status_0\ to zero
Aliasing \UART_Linux:BUART:rx_status_6\ to zero
Aliasing \UART_Debug:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Debug:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Debug:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_Linux:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_Linux:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_Linux:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_Debug:BUART:rx_bitclk_enable\[109] = \UART_Debug:BUART:rx_bitclk\[157]
Removing Lhs of wire \UART_Debug:BUART:rx_status_0\[207] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:rx_status_6\[216] = zero[6]
Removing Rhs of wire \UART_Linux:BUART:rx_bitclk_enable\[409] = \UART_Linux:BUART:rx_bitclk\[457]
Removing Lhs of wire \UART_Linux:BUART:rx_status_0\[507] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:rx_status_6\[516] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:tx_ctrl_mark_last\\D\[674] = \UART_Debug:BUART:tx_ctrl_mark_last\[100]
Removing Lhs of wire \UART_Debug:BUART:rx_markspace_status\\D\[686] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_error_status\\D\[687] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:rx_addr_match_status\\D\[689] = zero[6]
Removing Lhs of wire \UART_Debug:BUART:rx_markspace_pre\\D\[690] = \UART_Debug:BUART:rx_markspace_pre\[220]
Removing Lhs of wire \UART_Debug:BUART:rx_parity_bit\\D\[695] = \UART_Debug:BUART:rx_parity_bit\[226]
Removing Lhs of wire \UART_Linux:BUART:tx_ctrl_mark_last\\D\[703] = \UART_Linux:BUART:tx_ctrl_mark_last\[400]
Removing Lhs of wire \UART_Linux:BUART:rx_markspace_status\\D\[715] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:rx_parity_error_status\\D\[716] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:rx_addr_match_status\\D\[718] = zero[6]
Removing Lhs of wire \UART_Linux:BUART:rx_markspace_pre\\D\[719] = \UART_Linux:BUART:rx_markspace_pre\[520]
Removing Lhs of wire \UART_Linux:BUART:rx_parity_bit\\D\[724] = \UART_Linux:BUART:rx_parity_bit\[526]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_Debug:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_Debug:BUART:rx_parity_bit\ and Net_9 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_Debug:BUART:rx_parity_bit\)
	OR (not Net_9 and not MODIN1_1 and \UART_Debug:BUART:rx_parity_bit\)
	OR (not \UART_Debug:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_Linux:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_Linux:BUART:rx_parity_bit\ and Net_18 and \UART_Linux:BUART:pollcount_0\)
	OR (not \UART_Linux:BUART:pollcount_1\ and not \UART_Linux:BUART:pollcount_0\ and \UART_Linux:BUART:rx_parity_bit\)
	OR (not Net_18 and not \UART_Linux:BUART:pollcount_1\ and \UART_Linux:BUART:rx_parity_bit\)
	OR (not \UART_Linux:BUART:rx_parity_bit\ and \UART_Linux:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\Start_CY8C5868_AccessV2.0_OldBrd.cyprj -dcpsoc3 Start_CY8C5868_AccessV2.0_OldBrd.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.590ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 21 July 2024 15:37:49
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\ali\Desktop\cy-micro\cy-micro\cy-notask\Start\BoardSupport\Cypress\CY8C5868_CY8CKIT_050_PSoC5_DK\Start_CY8C5868_AccessV2.0_OldBrd.cydsn\Start_CY8C5868_AccessV2.0_OldBrd.cyprj -d CY8C5868AXI-LP035 Start_CY8C5868_AccessV2.0_OldBrd.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_Debug:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_202 from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Debug:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Linux:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_40 from registered to combinatorial
    Converted constant MacroCell: \UART_Linux:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Linux:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_Linux:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_Linux:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_Linux_IntClock'. Fanout=1, Signal=\UART_Linux:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART_Debug_IntClock'. Fanout=1, Signal=\UART_Debug:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_Debug:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Debug_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Debug_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_Linux:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_Linux_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_Linux_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_Linux:BUART:rx_parity_bit\, Duplicate of \UART_Linux:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Linux:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Linux:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Linux:BUART:rx_address_detected\, Duplicate of \UART_Linux:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Linux:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Linux:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Linux:BUART:rx_parity_error_pre\, Duplicate of \UART_Linux:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Linux:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Linux:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Linux:BUART:rx_markspace_pre\, Duplicate of \UART_Linux:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Linux:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Linux:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Linux:BUART:rx_state_1\, Duplicate of \UART_Linux:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Linux:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Linux:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Linux:BUART:tx_parity_bit\, Duplicate of \UART_Linux:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Linux:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Linux:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Linux:BUART:tx_mark\, Duplicate of \UART_Linux:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Linux:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Linux:BUART:tx_mark\ (fanout=0)

    Removing \UART_Debug:BUART:rx_parity_bit\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_Debug:BUART:rx_address_detected\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_Debug:BUART:rx_parity_error_pre\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_Debug:BUART:rx_markspace_pre\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_Debug:BUART:rx_state_1\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:rx_state_1\ (fanout=8)

    Removing \UART_Debug:BUART:tx_parity_bit\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_Debug:BUART:tx_mark\, Duplicate of \UART_Debug:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_Debug:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_UART_Linux(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_UART_Linux(0)__PA ,
            pin_input => Net_19 ,
            pad => Tx_UART_Linux(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_UART_Debaug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_UART_Debaug(0)__PA ,
            fb => Net_9 ,
            pad => Rx_UART_Debaug(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_UART_Linux(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_UART_Linux(0)__PA ,
            fb => Net_18 ,
            pad => Rx_UART_Linux(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_UART_Debaug(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_UART_Debaug(0)__PA ,
            pin_input => Net_13 ,
            pad => Tx_UART_Debaug(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RGB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RGB(0)__PA ,
            pad => LED_RGB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RGB(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RGB(1)__PA ,
            pad => LED_RGB(1)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RGB(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RGB(2)__PA ,
            pad => LED_RGB(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Relay_Port2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Relay_Port2(0)__PA ,
            pad => Relay_Port2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Relay_Port1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Relay_Port1(0)__PA ,
            pad => Relay_Port1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pins_Port2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pins_Port2(0)__PA ,
            pad => Pins_Port2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pins_Port2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pins_Port2(1)__PA ,
            pad => Pins_Port2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pins_Port2(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pins_Port2(2)__PA ,
            pad => Pins_Port2(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Pins_Port1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pins_Port1(0)__PA ,
            pad => Pins_Port1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pins_Port1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pins_Port1(1)__PA ,
            pad => Pins_Port1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pins_Port1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pins_Port1(2)__PA ,
            pad => Pins_Port1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = In4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => In4(0)__PA ,
            pad => In4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => In5(0)__PA ,
            pad => In5(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_13, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:txn\
        );
        Output = Net_13 (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_fifo_notfull\
        );
        Output = \UART_Debug:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\
        );
        Output = \UART_Debug:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_9_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_load_fifo\ * 
              \UART_Debug:BUART:rx_fifofull\
        );
        Output = \UART_Debug:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_fifonotempty\ * 
              \UART_Debug:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Debug:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_19, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Linux:BUART:txn\
        );
        Output = Net_19 (fanout=1)

    MacroCell: Name=\UART_Linux:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\
            + !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_state_2\
        );
        Output = \UART_Linux:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_Linux:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              \UART_Linux:BUART:tx_fifo_empty\ * 
              \UART_Linux:BUART:tx_state_2\
        );
        Output = \UART_Linux:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_Linux:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Linux:BUART:tx_fifo_notfull\
        );
        Output = \UART_Linux:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_Linux:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\
        );
        Output = \UART_Linux:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_Linux:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Linux:BUART:pollcount_1\
            + \UART_Linux:BUART:pollcount_0\ * Net_18_SYNCOUT
        );
        Output = \UART_Linux:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_Linux:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Linux:BUART:rx_load_fifo\ * 
              \UART_Linux:BUART:rx_fifofull\
        );
        Output = \UART_Linux:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_Linux:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Linux:BUART:rx_fifonotempty\ * 
              \UART_Linux:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Linux:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_1\ * 
              !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\ * 
              !\UART_Debug:BUART:tx_counter_dp\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Debug:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Debug:BUART:tx_fifo_empty\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              !\UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Debug:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_Debug:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_9_SYNCOUT
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Debug:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * !\UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Debug:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * \UART_Debug:BUART:rx_last\ * 
              !Net_9_SYNCOUT
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Debug:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:rx_count_0\
        );
        Output = \UART_Debug:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Debug:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * \UART_Debug:BUART:rx_state_3\ * 
              \UART_Debug:BUART:rx_state_2\
        );
        Output = \UART_Debug:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_9_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_9_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_9_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_9_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_Debug:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_9_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Debug:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_9_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_Linux:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Linux:BUART:txn\ * \UART_Linux:BUART:tx_state_1\ * 
              !\UART_Linux:BUART:tx_bitclk\
            + \UART_Linux:BUART:txn\ * \UART_Linux:BUART:tx_state_2\
            + !\UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_shift_out\ * 
              !\UART_Linux:BUART:tx_state_2\
            + !\UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_state_2\ * !\UART_Linux:BUART:tx_bitclk\
            + \UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_shift_out\ * 
              !\UART_Linux:BUART:tx_state_2\ * 
              !\UART_Linux:BUART:tx_counter_dp\ * 
              \UART_Linux:BUART:tx_bitclk\
        );
        Output = \UART_Linux:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_Linux:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              \UART_Linux:BUART:tx_state_2\
            + \UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_2\ * 
              \UART_Linux:BUART:tx_counter_dp\ * \UART_Linux:BUART:tx_bitclk\
            + \UART_Linux:BUART:tx_state_0\ * !\UART_Linux:BUART:tx_state_2\ * 
              \UART_Linux:BUART:tx_bitclk\
        );
        Output = \UART_Linux:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_Linux:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Linux:BUART:tx_fifo_empty\
            + !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_fifo_empty\ * 
              !\UART_Linux:BUART:tx_state_2\
            + \UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              \UART_Linux:BUART:tx_fifo_empty\ * 
              \UART_Linux:BUART:tx_state_2\
            + \UART_Linux:BUART:tx_state_0\ * !\UART_Linux:BUART:tx_state_2\ * 
              \UART_Linux:BUART:tx_bitclk\
        );
        Output = \UART_Linux:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Linux:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              \UART_Linux:BUART:tx_state_2\
            + \UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              \UART_Linux:BUART:tx_state_2\
            + \UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_state_2\ * \UART_Linux:BUART:tx_bitclk\
            + \UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_2\ * 
              \UART_Linux:BUART:tx_counter_dp\ * \UART_Linux:BUART:tx_bitclk\
        );
        Output = \UART_Linux:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Linux:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_state_2\
            + !\UART_Linux:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Linux:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_Linux:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Linux:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_Linux:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              !\UART_Linux:BUART:rx_state_3\ * \UART_Linux:BUART:rx_state_2\ * 
              !\UART_Linux:BUART:pollcount_1\ * 
              !\UART_Linux:BUART:pollcount_0\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              !\UART_Linux:BUART:rx_state_3\ * \UART_Linux:BUART:rx_state_2\ * 
              !\UART_Linux:BUART:pollcount_1\ * !Net_18_SYNCOUT
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_5\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_4\
        );
        Output = \UART_Linux:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_Linux:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_3\ * !\UART_Linux:BUART:rx_state_2\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_5\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_4\
        );
        Output = \UART_Linux:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_Linux:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_3\ * \UART_Linux:BUART:rx_state_2\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_5\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_4\
        );
        Output = \UART_Linux:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_Linux:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_3\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_2\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * \UART_Linux:BUART:rx_last\ * 
              !Net_18_SYNCOUT
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_5\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_4\
        );
        Output = \UART_Linux:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_Linux:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              !\UART_Linux:BUART:rx_count_0\
        );
        Output = \UART_Linux:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_Linux:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * \UART_Linux:BUART:rx_state_3\ * 
              \UART_Linux:BUART:rx_state_2\
        );
        Output = \UART_Linux:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_Linux:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              !\UART_Linux:BUART:pollcount_1\ * 
              \UART_Linux:BUART:pollcount_0\ * Net_18_SYNCOUT
            + !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              \UART_Linux:BUART:pollcount_1\ * 
              !\UART_Linux:BUART:pollcount_0\
            + !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              \UART_Linux:BUART:pollcount_1\ * !Net_18_SYNCOUT
        );
        Output = \UART_Linux:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_Linux:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              !\UART_Linux:BUART:pollcount_0\ * Net_18_SYNCOUT
            + !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              \UART_Linux:BUART:pollcount_0\ * !Net_18_SYNCOUT
        );
        Output = \UART_Linux:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_Linux:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_3\ * \UART_Linux:BUART:rx_state_2\ * 
              !\UART_Linux:BUART:pollcount_1\ * 
              !\UART_Linux:BUART:pollcount_0\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_3\ * \UART_Linux:BUART:rx_state_2\ * 
              !\UART_Linux:BUART:pollcount_1\ * !Net_18_SYNCOUT
        );
        Output = \UART_Linux:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_Linux:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_18_SYNCOUT
        );
        Output = \UART_Linux:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_Debug:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_2 => \UART_Debug:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Debug:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Debug:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Debug:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Debug:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_0 => \UART_Debug:BUART:counter_load_not\ ,
            ce0_reg => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_Debug:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Debug:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            cs_addr_2 => \UART_Debug:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_Debug:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Debug:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Debug:BUART:rx_postpoll\ ,
            f0_load => \UART_Debug:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Debug:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Debug:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Linux:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_Linux:Net_9\ ,
            cs_addr_2 => \UART_Linux:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_Linux:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_Linux:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_Linux:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_Linux:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_Linux:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Linux:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_Linux:Net_9\ ,
            cs_addr_0 => \UART_Linux:BUART:counter_load_not\ ,
            ce0_reg => \UART_Linux:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_Linux:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_Linux:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_Linux:Net_9\ ,
            cs_addr_2 => \UART_Linux:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_Linux:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_Linux:BUART:rx_bitclk_enable\ ,
            route_si => \UART_Linux:BUART:rx_postpoll\ ,
            f0_load => \UART_Linux:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_Linux:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_Linux:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_Debug:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            status_3 => \UART_Debug:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Debug:BUART:tx_status_2\ ,
            status_1 => \UART_Debug:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Debug:BUART:tx_status_0\ ,
            interrupt => Net_203 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Debug:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            status_5 => \UART_Debug:BUART:rx_status_5\ ,
            status_4 => \UART_Debug:BUART:rx_status_4\ ,
            status_3 => \UART_Debug:BUART:rx_status_3\ ,
            interrupt => Net_199 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Linux:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_Linux:Net_9\ ,
            status_3 => \UART_Linux:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_Linux:BUART:tx_status_2\ ,
            status_1 => \UART_Linux:BUART:tx_fifo_empty\ ,
            status_0 => \UART_Linux:BUART:tx_status_0\ ,
            interrupt => Net_41 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_Linux:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_Linux:Net_9\ ,
            status_5 => \UART_Linux:BUART:rx_status_5\ ,
            status_4 => \UART_Linux:BUART:rx_status_4\ ,
            status_3 => \UART_Linux:BUART:rx_status_3\ ,
            interrupt => Net_37 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_UART_Linux(0)_SYNC
        PORT MAP (
            in => Net_18 ,
            out => Net_18_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =Rx_UART_Debaug(0)_SYNC
        PORT MAP (
            in => Net_9 ,
            out => Net_9_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_Debug:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Debug:Net_9\ ,
            load => \UART_Debug:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_Debug:BUART:rx_count_2\ ,
            count_1 => \UART_Debug:BUART:rx_count_1\ ,
            count_0 => \UART_Debug:BUART:rx_count_0\ ,
            tc => \UART_Debug:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_Linux:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_Linux:Net_9\ ,
            load => \UART_Linux:BUART:rx_counter_load\ ,
            count_6 => \UART_Linux:BUART:rx_count_6\ ,
            count_5 => \UART_Linux:BUART:rx_count_5\ ,
            count_4 => \UART_Linux:BUART:rx_count_4\ ,
            count_3 => \UART_Linux:BUART:rx_count_3\ ,
            count_2 => \UART_Linux:BUART:rx_count_2\ ,
            count_1 => \UART_Linux:BUART:rx_count_1\ ,
            count_0 => \UART_Linux:BUART:rx_count_0\ ,
            tc => \UART_Linux:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_Debug:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_203 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_Debug:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_199 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_Linux:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_41 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_Linux:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_37 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =intr_Port1
        PORT MAP (
            interrupt => Net_51 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =intr_Port2
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =intr_UART_Linux_Rx
        PORT MAP (
            interrupt => Net_37 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    7 :   25 :   32 : 21.88 %
IO                            :   20 :   52 :   72 : 27.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   48 :  144 :  192 : 25.00 %
  Unique P-terms              :   88 :  296 :  384 : 22.92 %
  Total P-terms               :  106 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.275ms
Tech Mapping phase: Elapsed time ==> 0s.419ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(2)][IoId=(4)] : In4(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : In5(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LED_RGB(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_RGB(1) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_RGB(2) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Pins_Port1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pins_Port1(1) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : Pins_Port1(2) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : Pins_Port2(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Pins_Port2(1) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : Pins_Port2(2) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : Relay_Port1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : Relay_Port2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Rx_UART_Debaug(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Rx_UART_Linux(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Tx_UART_Debaug(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Tx_UART_Linux(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.377ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.72
                   Pterms :            5.22
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          9 :       8.56 :       5.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              !\UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_9_SYNCOUT
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * \UART_Debug:BUART:rx_last\ * 
              !Net_9_SYNCOUT
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Debug:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * \UART_Debug:BUART:rx_state_2\ * 
              !MODIN1_1 * !Net_9_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * \UART_Debug:BUART:rx_state_3\ * 
              \UART_Debug:BUART:rx_state_2\
        );
        Output = \UART_Debug:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * 
              \UART_Debug:BUART:rx_bitclk_enable\ * 
              \UART_Debug:BUART:rx_state_3\ * !\UART_Debug:BUART:rx_state_2\
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              \UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_Debug:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_ctrl_mark_last\ * 
              !\UART_Debug:BUART:rx_state_0\ * !\UART_Debug:BUART:rx_state_3\ * 
              !\UART_Debug:BUART:rx_state_2\
        );
        Output = \UART_Debug:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Debug:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_2 => \UART_Debug:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_Debug:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Debug:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Debug:BUART:rx_postpoll\ ,
        f0_load => \UART_Debug:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Debug:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Debug:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_Debug:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        load => \UART_Debug:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_Debug:BUART:rx_count_2\ ,
        count_1 => \UART_Debug:BUART:rx_count_1\ ,
        count_0 => \UART_Debug:BUART:rx_count_0\ ,
        tc => \UART_Debug:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !\UART_Debug:BUART:rx_count_0\
        );
        Output = \UART_Debug:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_load_fifo\ * 
              \UART_Debug:BUART:rx_fifofull\
        );
        Output = \UART_Debug:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Debug:BUART:rx_fifonotempty\ * 
              \UART_Debug:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Debug:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Debug:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_0 => \UART_Debug:BUART:counter_load_not\ ,
        ce0_reg => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_Debug:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Debug:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        status_5 => \UART_Debug:BUART:rx_status_5\ ,
        status_4 => \UART_Debug:BUART:rx_status_4\ ,
        status_3 => \UART_Debug:BUART:rx_status_3\ ,
        interrupt => Net_199 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Debug:BUART:tx_fifo_empty\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_fifo_empty\ * 
              !\UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_fifo_empty\ * 
              \UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Debug:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Debug:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\
            + !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\
        );
        Output = \UART_Debug:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Debug:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        cs_addr_2 => \UART_Debug:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Debug:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Debug:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Debug:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Debug:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Debug:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Debug:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Debug:Net_9\ ,
        status_3 => \UART_Debug:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Debug:BUART:tx_status_2\ ,
        status_1 => \UART_Debug:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Debug:BUART:tx_status_0\ ,
        interrupt => Net_203 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_13, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:txn\
        );
        Output = Net_13 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              \UART_Debug:BUART:tx_bitclk_enable_pre\ * 
              \UART_Debug:BUART:tx_state_2\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_counter_dp\ * \UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_0\ * !\UART_Debug:BUART:tx_state_2\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_Debug:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_1\ * 
              !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:txn\ * \UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\
            + !\UART_Debug:BUART:tx_state_1\ * \UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_state_2\ * !\UART_Debug:BUART:tx_bitclk\
            + \UART_Debug:BUART:tx_state_1\ * !\UART_Debug:BUART:tx_state_0\ * 
              !\UART_Debug:BUART:tx_shift_out\ * 
              !\UART_Debug:BUART:tx_state_2\ * 
              !\UART_Debug:BUART:tx_counter_dp\ * 
              \UART_Debug:BUART:tx_bitclk\
        );
        Output = \UART_Debug:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0 * Net_9_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_1 * !MODIN1_0
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_1 * !Net_9_SYNCOUT
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              !MODIN1_0 * Net_9_SYNCOUT
            + !\UART_Debug:BUART:rx_count_2\ * !\UART_Debug:BUART:rx_count_1\ * 
              MODIN1_0 * !Net_9_SYNCOUT
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              MODIN1_1
            + MODIN1_0 * Net_9_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_Debug:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Debug:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_9_SYNCOUT
        );
        Output = \UART_Debug:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

synccell: Name =Rx_UART_Debaug(0)_SYNC
    PORT MAP (
        in => Net_9 ,
        out => Net_9_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_Linux:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              \UART_Linux:BUART:tx_state_2\
            + \UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              \UART_Linux:BUART:tx_state_2\
            + \UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_state_2\ * \UART_Linux:BUART:tx_bitclk\
            + \UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_2\ * 
              \UART_Linux:BUART:tx_counter_dp\ * \UART_Linux:BUART:tx_bitclk\
        );
        Output = \UART_Linux:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Linux:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              \UART_Linux:BUART:tx_state_2\
            + \UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_2\ * 
              \UART_Linux:BUART:tx_counter_dp\ * \UART_Linux:BUART:tx_bitclk\
            + \UART_Linux:BUART:tx_state_0\ * !\UART_Linux:BUART:tx_state_2\ * 
              \UART_Linux:BUART:tx_bitclk\
        );
        Output = \UART_Linux:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_Linux:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Linux:BUART:tx_fifo_notfull\
        );
        Output = \UART_Linux:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Linux:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              !\UART_Linux:BUART:tx_fifo_empty\
            + !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_fifo_empty\ * 
              !\UART_Linux:BUART:tx_state_2\
            + \UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              \UART_Linux:BUART:tx_fifo_empty\ * 
              \UART_Linux:BUART:tx_state_2\
            + \UART_Linux:BUART:tx_state_0\ * !\UART_Linux:BUART:tx_state_2\ * 
              \UART_Linux:BUART:tx_bitclk\
        );
        Output = \UART_Linux:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Linux:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\ * 
              \UART_Linux:BUART:tx_fifo_empty\ * 
              \UART_Linux:BUART:tx_state_2\
        );
        Output = \UART_Linux:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_Linux:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_Linux:Net_9\ ,
        cs_addr_2 => \UART_Linux:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_Linux:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_Linux:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_Linux:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_Linux:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_Linux:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Linux:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_Linux:Net_9\ ,
        status_3 => \UART_Linux:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_Linux:BUART:tx_status_2\ ,
        status_1 => \UART_Linux:BUART:tx_fifo_empty\ ,
        status_0 => \UART_Linux:BUART:tx_status_0\ ,
        interrupt => Net_41 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_Linux:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_bitclk_enable_pre\
            + !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_state_2\
        );
        Output = \UART_Linux:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Linux:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              \UART_Linux:BUART:tx_state_2\
            + !\UART_Linux:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_Linux:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Linux:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_Linux:BUART:txn\ * \UART_Linux:BUART:tx_state_1\ * 
              !\UART_Linux:BUART:tx_bitclk\
            + \UART_Linux:BUART:txn\ * \UART_Linux:BUART:tx_state_2\
            + !\UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_shift_out\ * 
              !\UART_Linux:BUART:tx_state_2\
            + !\UART_Linux:BUART:tx_state_1\ * \UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_state_2\ * !\UART_Linux:BUART:tx_bitclk\
            + \UART_Linux:BUART:tx_state_1\ * !\UART_Linux:BUART:tx_state_0\ * 
              !\UART_Linux:BUART:tx_shift_out\ * 
              !\UART_Linux:BUART:tx_state_2\ * 
              !\UART_Linux:BUART:tx_counter_dp\ * 
              \UART_Linux:BUART:tx_bitclk\
        );
        Output = \UART_Linux:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_Debug:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Debug:BUART:tx_fifo_notfull\
        );
        Output = \UART_Debug:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_19, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Linux:BUART:txn\
        );
        Output = Net_19 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Linux:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_Linux:Net_9\ ,
        cs_addr_0 => \UART_Linux:BUART:counter_load_not\ ,
        ce0_reg => \UART_Linux:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_Linux:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =Rx_UART_Linux(0)_SYNC
    PORT MAP (
        in => Net_18 ,
        out => Net_18_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_Linux:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Linux:BUART:rx_load_fifo\ * 
              \UART_Linux:BUART:rx_fifofull\
        );
        Output = \UART_Linux:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Linux:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              !\UART_Linux:BUART:rx_count_0\
        );
        Output = \UART_Linux:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Linux:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_Linux:BUART:rx_fifonotempty\ * 
              \UART_Linux:BUART:rx_state_stop1_reg\
        );
        Output = \UART_Linux:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Linux:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              !\UART_Linux:BUART:pollcount_1\ * 
              \UART_Linux:BUART:pollcount_0\ * Net_18_SYNCOUT
            + !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              \UART_Linux:BUART:pollcount_1\ * 
              !\UART_Linux:BUART:pollcount_0\
            + !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              \UART_Linux:BUART:pollcount_1\ * !Net_18_SYNCOUT
        );
        Output = \UART_Linux:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Linux:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              !\UART_Linux:BUART:pollcount_0\ * Net_18_SYNCOUT
            + !\UART_Linux:BUART:rx_count_2\ * !\UART_Linux:BUART:rx_count_1\ * 
              \UART_Linux:BUART:pollcount_0\ * !Net_18_SYNCOUT
        );
        Output = \UART_Linux:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Linux:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_Linux:BUART:pollcount_1\
            + \UART_Linux:BUART:pollcount_0\ * Net_18_SYNCOUT
        );
        Output = \UART_Linux:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Linux:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_18_SYNCOUT
        );
        Output = \UART_Linux:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_Linux:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_Linux:Net_9\ ,
        cs_addr_2 => \UART_Linux:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_Linux:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_Linux:BUART:rx_bitclk_enable\ ,
        route_si => \UART_Linux:BUART:rx_postpoll\ ,
        f0_load => \UART_Linux:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_Linux:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_Linux:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_Linux:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_Linux:Net_9\ ,
        status_5 => \UART_Linux:BUART:rx_status_5\ ,
        status_4 => \UART_Linux:BUART:rx_status_4\ ,
        status_3 => \UART_Linux:BUART:rx_status_3\ ,
        interrupt => Net_37 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_Linux:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              !\UART_Linux:BUART:rx_state_3\ * \UART_Linux:BUART:rx_state_2\ * 
              !\UART_Linux:BUART:pollcount_1\ * 
              !\UART_Linux:BUART:pollcount_0\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              !\UART_Linux:BUART:rx_state_3\ * \UART_Linux:BUART:rx_state_2\ * 
              !\UART_Linux:BUART:pollcount_1\ * !Net_18_SYNCOUT
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_5\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_4\
        );
        Output = \UART_Linux:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Linux:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_3\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_2\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * \UART_Linux:BUART:rx_last\ * 
              !Net_18_SYNCOUT
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_5\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_4\
        );
        Output = \UART_Linux:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Linux:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_3\ * \UART_Linux:BUART:rx_state_2\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_5\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_4\
        );
        Output = \UART_Linux:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Linux:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_Linux:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_Linux:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_3\ * \UART_Linux:BUART:rx_state_2\ * 
              !\UART_Linux:BUART:pollcount_1\ * 
              !\UART_Linux:BUART:pollcount_0\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_3\ * \UART_Linux:BUART:rx_state_2\ * 
              !\UART_Linux:BUART:pollcount_1\ * !Net_18_SYNCOUT
        );
        Output = \UART_Linux:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_Linux:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * \UART_Linux:BUART:rx_state_3\ * 
              \UART_Linux:BUART:rx_state_2\
        );
        Output = \UART_Linux:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_Linux:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_Linux:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * 
              \UART_Linux:BUART:rx_bitclk_enable\ * 
              \UART_Linux:BUART:rx_state_3\ * !\UART_Linux:BUART:rx_state_2\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_5\
            + !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              \UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\ * !\UART_Linux:BUART:rx_count_6\ * 
              !\UART_Linux:BUART:rx_count_4\
        );
        Output = \UART_Linux:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_Linux:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_Linux:BUART:tx_ctrl_mark_last\ * 
              !\UART_Linux:BUART:rx_state_0\ * !\UART_Linux:BUART:rx_state_3\ * 
              !\UART_Linux:BUART:rx_state_2\
        );
        Output = \UART_Linux:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_Linux:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_Linux:Net_9\ ,
        load => \UART_Linux:BUART:rx_counter_load\ ,
        count_6 => \UART_Linux:BUART:rx_count_6\ ,
        count_5 => \UART_Linux:BUART:rx_count_5\ ,
        count_4 => \UART_Linux:BUART:rx_count_4\ ,
        count_3 => \UART_Linux:BUART:rx_count_3\ ,
        count_2 => \UART_Linux:BUART:rx_count_2\ ,
        count_1 => \UART_Linux:BUART:rx_count_1\ ,
        count_0 => \UART_Linux:BUART:rx_count_0\ ,
        tc => \UART_Linux:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART_Debug:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_199 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART_Debug:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_203 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_Linux:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_37 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\UART_Linux:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_41 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =intr_UART_Linux_Rx
        PORT MAP (
            interrupt => Net_37 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =intr_Port1
        PORT MAP (
            interrupt => Net_51 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =intr_Port2
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED_RGB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RGB(0)__PA ,
        pad => LED_RGB(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_RGB(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RGB(1)__PA ,
        pad => LED_RGB(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_RGB(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RGB(2)__PA ,
        pad => LED_RGB(2)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 generates interrupt for logical port:
    logicalport: Name =Pins_Port1
        PORT MAP (
            in_clock_en => tmpOE__Tx_UART_Linux_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Tx_UART_Linux_net_0 ,
            out_reset => zero ,
            interrupt => Net_51 );
        Properties:
        {
            drive_mode = "010010010"
            ibuf_enabled = "111"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "111"
            input_buffer_sel = "000000"
            input_clk_en = 0
            input_sync = "000"
            input_sync_mode = "000"
            intr_mode = "101010"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ",,"
            layout_mode = "CONTIGUOUS"
            oe_conn = "000"
            oe_reset = 0
            oe_sync = "000"
            output_clk_en = 0
            output_clock_mode = "000"
            output_conn = "000"
            output_mode = "000"
            output_reset = 0
            output_sync = "000"
            ovt_hyst_trim = "000"
            ovt_needed = "000"
            ovt_slew_control = "000000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ",,"
            pin_mode = "III"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "111"
            sio_ibuf = "00000000"
            sio_info = "000000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "000"
            spanning = 0
            sw_only = 0
            use_annotation = "000"
            vtrip = "000000"
            width = 3
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = Pins_Port1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pins_Port1(0)__PA ,
        pad => Pins_Port1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pins_Port1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pins_Port1(1)__PA ,
        pad => Pins_Port1(1)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pins_Port1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pins_Port1(2)__PA ,
        pad => Pins_Port1(2)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = In4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => In4(0)__PA ,
        pad => In4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Relay_Port1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Relay_Port1(0)__PA ,
        pad => Relay_Port1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = In5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => In5(0)__PA ,
        pad => In5(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Tx_UART_Linux(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_UART_Linux(0)__PA ,
        pin_input => Net_19 ,
        pad => Tx_UART_Linux(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Rx_UART_Linux(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_UART_Linux(0)__PA ,
        fb => Net_18 ,
        pad => Rx_UART_Linux(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Relay_Port2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Relay_Port2(0)__PA ,
        pad => Relay_Port2(0)_PAD );
    Properties:
    {
    }

Port 6 generates interrupt for logical port:
    logicalport: Name =Pins_Port2
        PORT MAP (
            in_clock_en => tmpOE__Tx_UART_Linux_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Tx_UART_Linux_net_0 ,
            out_reset => zero ,
            interrupt => Net_50 );
        Properties:
        {
            drive_mode = "010010010"
            ibuf_enabled = "111"
            id = "519f1c6f-423d-4bff-a778-bce327908f34"
            init_dr_st = "111"
            input_buffer_sel = "000000"
            input_clk_en = 0
            input_sync = "000"
            input_sync_mode = "000"
            intr_mode = "101010"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ",,"
            layout_mode = "CONTIGUOUS"
            oe_conn = "000"
            oe_reset = 0
            oe_sync = "000"
            output_clk_en = 0
            output_clock_mode = "000"
            output_conn = "000"
            output_mode = "000"
            output_reset = 0
            output_sync = "000"
            ovt_hyst_trim = "000"
            ovt_needed = "000"
            ovt_slew_control = "000000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ",,"
            pin_mode = "III"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "111"
            sio_ibuf = "00000000"
            sio_info = "000000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "000"
            spanning = 0
            sw_only = 0
            use_annotation = "000"
            vtrip = "000000"
            width = 3
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = Pins_Port2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pins_Port2(0)__PA ,
        pad => Pins_Port2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pins_Port2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pins_Port2(1)__PA ,
        pad => Pins_Port2(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pins_Port2(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pins_Port2(2)__PA ,
        pad => Pins_Port2(2)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_UART_Debaug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_UART_Debaug(0)__PA ,
        fb => Net_9 ,
        pad => Rx_UART_Debaug(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_UART_Debaug(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_UART_Debaug(0)__PA ,
        pin_input => Net_13 ,
        pad => Tx_UART_Debaug(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART_Linux:Net_9\ ,
            dclk_0 => \UART_Linux:Net_9_local\ ,
            dclk_glb_1 => \UART_Debug:Net_9\ ,
            dclk_1 => \UART_Debug:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+------------
   0 |   4 |     * |      NONE |         CMOS_OUT |        LED_RGB(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        LED_RGB(1) | 
     |   6 |     * |      NONE |         CMOS_OUT |        LED_RGB(2) | 
-----+-----+-------+-----------+------------------+-------------------+------------
   2 |   1 |     * |   FALLING |      RES_PULL_UP |     Pins_Port1(0) | 
     |   2 |     * |   FALLING |      RES_PULL_UP |     Pins_Port1(1) | 
     |   3 |     * |   FALLING |      RES_PULL_UP |     Pins_Port1(2) | 
     |   4 |     * |      NONE |      RES_PULL_UP |            In4(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |    Relay_Port1(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |            In5(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------
   3 |   0 |     * |      NONE |         CMOS_OUT |  Tx_UART_Linux(0) | In(Net_19)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |  Rx_UART_Linux(0) | FB(Net_18)
-----+-----+-------+-----------+------------------+-------------------+------------
   5 |   0 |     * |      NONE |         CMOS_OUT |    Relay_Port2(0) | 
-----+-----+-------+-----------+------------------+-------------------+------------
   6 |   4 |     * |   FALLING |      RES_PULL_UP |     Pins_Port2(0) | 
     |   5 |     * |   FALLING |      RES_PULL_UP |     Pins_Port2(1) | 
     |   6 |     * |   FALLING |      RES_PULL_UP |     Pins_Port2(2) | 
-----+-----+-------+-----------+------------------+-------------------+------------
  12 |   0 |     * |      NONE |     HI_Z_DIGITAL | Rx_UART_Debaug(0) | FB(Net_9)
     |   1 |     * |      NONE |         CMOS_OUT | Tx_UART_Debaug(0) | In(Net_13)
-----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.091ms
Digital Placement phase: Elapsed time ==> 2s.244ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Start_CY8C5868_AccessV2.0_OldBrd_r.vh2" --pcf-path "Start_CY8C5868_AccessV2.0_OldBrd.pco" --des-name "Start_CY8C5868_AccessV2.0_OldBrd" --dsf-path "Start_CY8C5868_AccessV2.0_OldBrd.dsf" --sdc-path "Start_CY8C5868_AccessV2.0_OldBrd.sdc" --lib-path "Start_CY8C5868_AccessV2.0_OldBrd_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.517ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.750ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.119ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Start_CY8C5868_AccessV2.0_OldBrd_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.509ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.432ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.836ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.846ms
API generation phase: Elapsed time ==> 2s.331ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.001ms
