{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644299398886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644299398886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 07 23:49:58 2022 " "Processing started: Mon Feb 07 23:49:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644299398886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644299398886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bloque_mul4b -c bloque_mul4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off bloque_mul4b -c bloque_mul4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644299398886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644299399436 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644299399436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/mul1b/mul1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/mul1b/mul1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul1b " "Found entity 1: mul1b" {  } { { "../mul1b/mul1b.v" "" { Text "C:/Proyectos_FPGA/mul1b/mul1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644299410352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644299410352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/proyectos_fpga/sum1b/sum1b.v 1 1 " "Found 1 design units, including 1 entities, in source file /proyectos_fpga/sum1b/sum1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum1b " "Found entity 1: sum1b" {  } { { "../sum1b/sum1b.v" "" { Text "C:/Proyectos_FPGA/sum1b/sum1b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644299410354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644299410354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque_mul4b.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque_mul4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloque_mul4b " "Found entity 1: bloque_mul4b" {  } { { "bloque_mul4b.v" "" { Text "C:/Proyectos_FPGA/bloque_mul4b/bloque_mul4b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644299410356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644299410356 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Ci bloque_mul4b.v(6) " "Verilog HDL error at bloque_mul4b.v(6): object \"Ci\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "bloque_mul4b.v" "" { Text "C:/Proyectos_FPGA/bloque_mul4b/bloque_mul4b.v" 6 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1644299410356 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644299410407 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 07 23:50:10 2022 " "Processing ended: Mon Feb 07 23:50:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644299410407 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644299410407 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644299410407 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644299410407 ""}
