|DE2_CCD
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN3
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => _.IN1
KEY[3] => _.IN1
KEY[3] => _.IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => train:training_unit.train_label_b[0]
SW[13] => LEDR[13].DATAIN
SW[14] => train:training_unit.train_label_b[1]
SW[14] => LEDR[14].DATAIN
SW[15] => train:training_unit.train_label_b[2]
SW[15] => LEDR[15].DATAIN
SW[16] => train:training_unit.train_label_b[3]
SW[16] => LEDR[16].DATAIN
SW[17] => train:training_unit.start_train_sw
SW[17] => LEDR[17].DATAIN
HEX0[0] << SEG7_LUT_8:u5.oSEG0
HEX0[1] << SEG7_LUT_8:u5.oSEG0
HEX0[2] << SEG7_LUT_8:u5.oSEG0
HEX0[3] << SEG7_LUT_8:u5.oSEG0
HEX0[4] << SEG7_LUT_8:u5.oSEG0
HEX0[5] << SEG7_LUT_8:u5.oSEG0
HEX0[6] << SEG7_LUT_8:u5.oSEG0
HEX1[0] << SEG7_LUT_8:u5.oSEG1
HEX1[1] << SEG7_LUT_8:u5.oSEG1
HEX1[2] << SEG7_LUT_8:u5.oSEG1
HEX1[3] << SEG7_LUT_8:u5.oSEG1
HEX1[4] << SEG7_LUT_8:u5.oSEG1
HEX1[5] << SEG7_LUT_8:u5.oSEG1
HEX1[6] << SEG7_LUT_8:u5.oSEG1
HEX2[0] << SEG7_LUT_8:u5.oSEG2
HEX2[1] << SEG7_LUT_8:u5.oSEG2
HEX2[2] << SEG7_LUT_8:u5.oSEG2
HEX2[3] << SEG7_LUT_8:u5.oSEG2
HEX2[4] << SEG7_LUT_8:u5.oSEG2
HEX2[5] << SEG7_LUT_8:u5.oSEG2
HEX2[6] << SEG7_LUT_8:u5.oSEG2
HEX3[0] << SEG7_LUT_8:u5.oSEG3
HEX3[1] << SEG7_LUT_8:u5.oSEG3
HEX3[2] << SEG7_LUT_8:u5.oSEG3
HEX3[3] << SEG7_LUT_8:u5.oSEG3
HEX3[4] << SEG7_LUT_8:u5.oSEG3
HEX3[5] << SEG7_LUT_8:u5.oSEG3
HEX3[6] << SEG7_LUT_8:u5.oSEG3
HEX4[0] << SEG7_LUT_8:u5.oSEG4
HEX4[1] << SEG7_LUT_8:u5.oSEG4
HEX4[2] << SEG7_LUT_8:u5.oSEG4
HEX4[3] << SEG7_LUT_8:u5.oSEG4
HEX4[4] << SEG7_LUT_8:u5.oSEG4
HEX4[5] << SEG7_LUT_8:u5.oSEG4
HEX4[6] << SEG7_LUT_8:u5.oSEG4
HEX5[0] << SEG7_LUT_8:u5.oSEG5
HEX5[1] << SEG7_LUT_8:u5.oSEG5
HEX5[2] << SEG7_LUT_8:u5.oSEG5
HEX5[3] << SEG7_LUT_8:u5.oSEG5
HEX5[4] << SEG7_LUT_8:u5.oSEG5
HEX5[5] << SEG7_LUT_8:u5.oSEG5
HEX5[6] << SEG7_LUT_8:u5.oSEG5
HEX6[0] << SEG7_LUT_8:u5.oSEG6
HEX6[1] << SEG7_LUT_8:u5.oSEG6
HEX6[2] << SEG7_LUT_8:u5.oSEG6
HEX6[3] << SEG7_LUT_8:u5.oSEG6
HEX6[4] << SEG7_LUT_8:u5.oSEG6
HEX6[5] << SEG7_LUT_8:u5.oSEG6
HEX6[6] << SEG7_LUT_8:u5.oSEG6
HEX7[0] << SEG7_LUT_8:u5.oSEG7
HEX7[1] << SEG7_LUT_8:u5.oSEG7
HEX7[2] << SEG7_LUT_8:u5.oSEG7
HEX7[3] << SEG7_LUT_8:u5.oSEG7
HEX7[4] << SEG7_LUT_8:u5.oSEG7
HEX7[5] << SEG7_LUT_8:u5.oSEG7
HEX7[6] << SEG7_LUT_8:u5.oSEG7
LEDG[0] << <GND>
LEDG[1] << <GND>
LEDG[2] << <GND>
LEDG[3] << <GND>
LEDG[4] << <GND>
LEDG[5] << <GND>
LEDG[6] << <GND>
LEDG[7] << <GND>
LEDG[8] << <GND>
LEDR[0] << SW[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << SW[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << SW[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << SW[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << SW[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << SW[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << SW[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << SW[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << SW[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] << SW[9].DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] << SW[10].DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] << SW[11].DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] << SW[12].DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] << SW[13].DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] << SW[14].DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] << SW[15].DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] << SW[16].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] << SW[17].DB_MAX_OUTPUT_PORT_TYPE
UART_TXD << <GND>
UART_RXD => ~NO_FANOUT~
IRDA_TXD << <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[1] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[2] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[3] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[4] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[5] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[6] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[7] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[8] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[9] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[10] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[11] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[12] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[13] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[14] <> Sdram_Control_4Port:u6.DQ
DRAM_DQ[15] <> Sdram_Control_4Port:u6.DQ
DRAM_ADDR[0] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[1] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[2] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[3] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[4] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[5] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[6] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[7] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[8] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[9] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[10] << Sdram_Control_4Port:u6.SA
DRAM_ADDR[11] << Sdram_Control_4Port:u6.SA
DRAM_LDQM << Sdram_Control_4Port:u6.DQM
DRAM_UDQM << Sdram_Control_4Port:u6.DQM
DRAM_WE_N << Sdram_Control_4Port:u6.WE_N
DRAM_CAS_N << Sdram_Control_4Port:u6.CAS_N
DRAM_RAS_N << Sdram_Control_4Port:u6.RAS_N
DRAM_CS_N << Sdram_Control_4Port:u6.CS_N
DRAM_BA_0 << Sdram_Control_4Port:u6.BA
DRAM_BA_1 << Sdram_Control_4Port:u6.BA
DRAM_CLK << Sdram_Control_4Port:u6.SDR_CLK
DRAM_CKE << Sdram_Control_4Port:u6.CKE
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_ADDR[0] << <GND>
FL_ADDR[1] << <GND>
FL_ADDR[2] << <GND>
FL_ADDR[3] << <GND>
FL_ADDR[4] << <GND>
FL_ADDR[5] << <GND>
FL_ADDR[6] << <GND>
FL_ADDR[7] << <GND>
FL_ADDR[8] << <GND>
FL_ADDR[9] << <GND>
FL_ADDR[10] << <GND>
FL_ADDR[11] << <GND>
FL_ADDR[12] << <GND>
FL_ADDR[13] << <GND>
FL_ADDR[14] << <GND>
FL_ADDR[15] << <GND>
FL_ADDR[16] << <GND>
FL_ADDR[17] << <GND>
FL_ADDR[18] << <GND>
FL_ADDR[19] << <GND>
FL_ADDR[20] << <GND>
FL_ADDR[21] << <GND>
FL_WE_N << <GND>
FL_RST_N << <GND>
FL_OE_N << <GND>
FL_CE_N << <GND>
SRAM_DQ[0] <> tristate:tri_SRAM.Data
SRAM_DQ[1] <> tristate:tri_SRAM.Data
SRAM_DQ[2] <> tristate:tri_SRAM.Data
SRAM_DQ[3] <> tristate:tri_SRAM.Data
SRAM_DQ[4] <> tristate:tri_SRAM.Data
SRAM_DQ[5] <> tristate:tri_SRAM.Data
SRAM_DQ[6] <> tristate:tri_SRAM.Data
SRAM_DQ[7] <> tristate:tri_SRAM.Data
SRAM_DQ[8] <> tristate:tri_SRAM.Data
SRAM_DQ[9] <> tristate:tri_SRAM.Data
SRAM_DQ[10] <> tristate:tri_SRAM.Data
SRAM_DQ[11] <> tristate:tri_SRAM.Data
SRAM_DQ[12] <> tristate:tri_SRAM.Data
SRAM_DQ[13] <> tristate:tri_SRAM.Data
SRAM_DQ[14] <> tristate:tri_SRAM.Data
SRAM_DQ[15] <> tristate:tri_SRAM.Data
SRAM_ADDR[0] << <GND>
SRAM_ADDR[1] << <GND>
SRAM_ADDR[2] << <GND>
SRAM_ADDR[3] << <GND>
SRAM_ADDR[4] << <GND>
SRAM_ADDR[5] << <GND>
SRAM_ADDR[6] << <GND>
SRAM_ADDR[7] << <GND>
SRAM_ADDR[8] << <GND>
SRAM_ADDR[9] << <GND>
SRAM_ADDR[10] << <GND>
SRAM_ADDR[11] << <GND>
SRAM_ADDR[12] << <GND>
SRAM_ADDR[13] << <GND>
SRAM_ADDR[14] << <GND>
SRAM_ADDR[15] << <GND>
SRAM_ADDR[16] << <GND>
SRAM_ADDR[17] << <GND>
SRAM_ADDR[18] << <GND>
SRAM_ADDR[19] << <GND>
SRAM_UB_N << <GND>
SRAM_LB_N << <GND>
SRAM_WE_N << sram_controller:SRAM_unit.sram_wren
SRAM_CE_N << <GND>
SRAM_OE_N << <VCC>
OTG_DATA[0] <> OTG_DATA[0]
OTG_DATA[1] <> OTG_DATA[1]
OTG_DATA[2] <> OTG_DATA[2]
OTG_DATA[3] <> OTG_DATA[3]
OTG_DATA[4] <> OTG_DATA[4]
OTG_DATA[5] <> OTG_DATA[5]
OTG_DATA[6] <> OTG_DATA[6]
OTG_DATA[7] <> OTG_DATA[7]
OTG_DATA[8] <> OTG_DATA[8]
OTG_DATA[9] <> OTG_DATA[9]
OTG_DATA[10] <> OTG_DATA[10]
OTG_DATA[11] <> OTG_DATA[11]
OTG_DATA[12] <> OTG_DATA[12]
OTG_DATA[13] <> OTG_DATA[13]
OTG_DATA[14] <> OTG_DATA[14]
OTG_DATA[15] <> OTG_DATA[15]
OTG_ADDR[0] << <GND>
OTG_ADDR[1] << <GND>
OTG_CS_N << <GND>
OTG_RD_N << <GND>
OTG_WR_N << <GND>
OTG_RST_N << <GND>
OTG_FSPEED << <GND>
OTG_LSPEED << <GND>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N << <GND>
OTG_DACK1_N << <GND>
LCD_ON << <VCC>
LCD_BLON << <VCC>
LCD_RW << <GND>
LCD_EN << <GND>
LCD_RS << <GND>
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_DATA[7]
SD_DAT <> SD_DAT
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
SD_CLK << <GND>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO << <GND>
I2C_SDAT <> I2C_SDAT
I2C_SCLK << <GND>
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK << VGA_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS << VGA_Controller:u1.oVGA_H_SYNC
VGA_VS << VGA_Controller:u1.oVGA_V_SYNC
VGA_BLANK << VGA_Controller:u1.oVGA_BLANK
VGA_SYNC << VGA_Controller:u1.oVGA_SYNC
VGA_R[0] << VGA_Controller:u1.oVGA_R
VGA_R[1] << VGA_Controller:u1.oVGA_R
VGA_R[2] << VGA_Controller:u1.oVGA_R
VGA_R[3] << VGA_Controller:u1.oVGA_R
VGA_R[4] << VGA_Controller:u1.oVGA_R
VGA_R[5] << VGA_Controller:u1.oVGA_R
VGA_R[6] << VGA_Controller:u1.oVGA_R
VGA_R[7] << VGA_Controller:u1.oVGA_R
VGA_R[8] << VGA_Controller:u1.oVGA_R
VGA_R[9] << VGA_Controller:u1.oVGA_R
VGA_G[0] << VGA_Controller:u1.oVGA_G
VGA_G[1] << VGA_Controller:u1.oVGA_G
VGA_G[2] << VGA_Controller:u1.oVGA_G
VGA_G[3] << VGA_Controller:u1.oVGA_G
VGA_G[4] << VGA_Controller:u1.oVGA_G
VGA_G[5] << VGA_Controller:u1.oVGA_G
VGA_G[6] << VGA_Controller:u1.oVGA_G
VGA_G[7] << VGA_Controller:u1.oVGA_G
VGA_G[8] << VGA_Controller:u1.oVGA_G
VGA_G[9] << VGA_Controller:u1.oVGA_G
VGA_B[0] << VGA_Controller:u1.oVGA_B
VGA_B[1] << VGA_Controller:u1.oVGA_B
VGA_B[2] << VGA_Controller:u1.oVGA_B
VGA_B[3] << VGA_Controller:u1.oVGA_B
VGA_B[4] << VGA_Controller:u1.oVGA_B
VGA_B[5] << VGA_Controller:u1.oVGA_B
VGA_B[6] << VGA_Controller:u1.oVGA_B
VGA_B[7] << VGA_Controller:u1.oVGA_B
VGA_B[8] << VGA_Controller:u1.oVGA_B
VGA_B[9] << VGA_Controller:u1.oVGA_B
ENET_DATA[0] <> ENET_DATA[0]
ENET_DATA[1] <> ENET_DATA[1]
ENET_DATA[2] <> ENET_DATA[2]
ENET_DATA[3] <> ENET_DATA[3]
ENET_DATA[4] <> ENET_DATA[4]
ENET_DATA[5] <> ENET_DATA[5]
ENET_DATA[6] <> ENET_DATA[6]
ENET_DATA[7] <> ENET_DATA[7]
ENET_DATA[8] <> ENET_DATA[8]
ENET_DATA[9] <> ENET_DATA[9]
ENET_DATA[10] <> ENET_DATA[10]
ENET_DATA[11] <> ENET_DATA[11]
ENET_DATA[12] <> ENET_DATA[12]
ENET_DATA[13] <> ENET_DATA[13]
ENET_DATA[14] <> ENET_DATA[14]
ENET_DATA[15] <> ENET_DATA[15]
ENET_CMD << <GND>
ENET_CS_N << <GND>
ENET_WR_N << <GND>
ENET_RD_N << <GND>
ENET_RST_N << <GND>
ENET_INT => ~NO_FANOUT~
ENET_CLK << <GND>
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> AUD_DACLRCK
AUD_DACDAT << <GND>
AUD_BCLK <> AUD_BCLK
AUD_XCK << <GND>
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET << <VCC>
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[11] <> GPIO_1[11]
GPIO_1[14] <> I2C_CCD_Config:u7.I2C_SCLK
GPIO_1[15] <> I2C_CCD_Config:u7.I2C_SDAT
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>


|DE2_CCD|imageprocess:image_unit
iRed[0] => ~NO_FANOUT~
iRed[1] => ~NO_FANOUT~
iRed[2] => Add0.IN9
iRed[3] => Add0.IN8
iRed[4] => Add0.IN7
iRed[5] => Add0.IN6
iRed[6] => Add0.IN5
iRed[7] => Add0.IN4
iRed[8] => Add0.IN3
iRed[9] => Add0.IN2
iGreen[0] => ~NO_FANOUT~
iGreen[1] => Add0.IN18
iGreen[2] => Add0.IN17
iGreen[3] => Add0.IN16
iGreen[4] => Add0.IN15
iGreen[5] => Add0.IN14
iGreen[6] => Add0.IN13
iGreen[7] => Add0.IN12
iGreen[8] => Add0.IN11
iGreen[9] => Add0.IN10
iBlue[0] => ~NO_FANOUT~
iBlue[1] => ~NO_FANOUT~
iBlue[2] => Add1.IN20
iBlue[3] => Add1.IN19
iBlue[4] => Add1.IN18
iBlue[5] => Add1.IN17
iBlue[6] => Add1.IN16
iBlue[7] => Add1.IN15
iBlue[8] => Add1.IN14
iBlue[9] => Add1.IN13
grey_pixel[0] <= grey_pixel[0].DB_MAX_OUTPUT_PORT_TYPE
grey_pixel[1] <= grey_pixel[1].DB_MAX_OUTPUT_PORT_TYPE
grey_pixel[2] <= grey_pixel[2].DB_MAX_OUTPUT_PORT_TYPE
grey_pixel[3] <= grey_pixel[3].DB_MAX_OUTPUT_PORT_TYPE
grey_pixel[4] <= grey_pixel[4].DB_MAX_OUTPUT_PORT_TYPE
grey_pixel[5] <= grey_pixel[5].DB_MAX_OUTPUT_PORT_TYPE
grey_pixel[6] <= grey_pixel[6].DB_MAX_OUTPUT_PORT_TYPE
grey_pixel[7] <= grey_pixel[7].DB_MAX_OUTPUT_PORT_TYPE
bw_pixel[0] <= gray2bw:black_unit.out_pixel
bw_pixel[1] <= gray2bw:black_unit.out_pixel
bw_pixel[2] <= gray2bw:black_unit.out_pixel
bw_pixel[3] <= gray2bw:black_unit.out_pixel
bw_pixel[4] <= gray2bw:black_unit.out_pixel
bw_pixel[5] <= gray2bw:black_unit.out_pixel
bw_pixel[6] <= gray2bw:black_unit.out_pixel
bw_pixel[7] <= gray2bw:black_unit.out_pixel


|DE2_CCD|imageprocess:image_unit|gray2bw:black_unit
in_pixel[0] => LessThan0.IN16
in_pixel[1] => LessThan0.IN15
in_pixel[2] => LessThan0.IN14
in_pixel[3] => LessThan0.IN13
in_pixel[4] => LessThan0.IN12
in_pixel[5] => LessThan0.IN11
in_pixel[6] => LessThan0.IN10
in_pixel[7] => LessThan0.IN9
out_pixel[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_pixel[1] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_pixel[2] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_pixel[3] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_pixel[4] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_pixel[5] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_pixel[6] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_pixel[7] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|shiftpixel:RGB_unit
iRed[0] => ~NO_FANOUT~
iRed[1] => ~NO_FANOUT~
iRed[2] => oRed[0].DATAIN
iRed[3] => oRed[1].DATAIN
iRed[4] => oRed[2].DATAIN
iRed[5] => oRed[3].DATAIN
iRed[6] => oRed[4].DATAIN
iRed[7] => oRed[5].DATAIN
iRed[8] => oRed[6].DATAIN
iRed[9] => oRed[7].DATAIN
iGreen[0] => ~NO_FANOUT~
iGreen[1] => ~NO_FANOUT~
iGreen[2] => oGreen[0].DATAIN
iGreen[3] => oGreen[1].DATAIN
iGreen[4] => oGreen[2].DATAIN
iGreen[5] => oGreen[3].DATAIN
iGreen[6] => oGreen[4].DATAIN
iGreen[7] => oGreen[5].DATAIN
iGreen[8] => oGreen[6].DATAIN
iGreen[9] => oGreen[7].DATAIN
iBlue[0] => ~NO_FANOUT~
iBlue[1] => ~NO_FANOUT~
iBlue[2] => oBlue[0].DATAIN
iBlue[3] => oBlue[1].DATAIN
iBlue[4] => oBlue[2].DATAIN
iBlue[5] => oBlue[3].DATAIN
iBlue[6] => oBlue[4].DATAIN
iBlue[7] => oBlue[5].DATAIN
iBlue[8] => oBlue[6].DATAIN
iBlue[9] => oBlue[7].DATAIN
oRed[0] <= iRed[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= iRed[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= iRed[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= iRed[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= iRed[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= iRed[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= iRed[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= iRed[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= iBlue[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= iBlue[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= iBlue[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= iBlue[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= iBlue[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= iBlue[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= iBlue[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= iBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= iGreen[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= iGreen[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= iGreen[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= iGreen[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= iGreen[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= iGreen[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= iGreen[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= iGreen[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|VGA_Controller:u1
iRed[0] => oVGA_R.DATAB
iRed[1] => oVGA_R.DATAB
iRed[2] => oVGA_R.DATAB
iRed[3] => oVGA_R.DATAB
iRed[4] => oVGA_R.DATAB
iRed[5] => oVGA_R.DATAB
iRed[6] => oVGA_R.DATAB
iRed[7] => oVGA_R.DATAB
iGreen[0] => oVGA_G.DATAB
iGreen[1] => oVGA_G.DATAB
iGreen[2] => oVGA_G.DATAB
iGreen[3] => oVGA_G.DATAB
iGreen[4] => oVGA_G.DATAB
iGreen[5] => oVGA_G.DATAB
iGreen[6] => oVGA_G.DATAB
iGreen[7] => oVGA_G.DATAB
iBlue[0] => oVGA_B.DATAB
iBlue[1] => oVGA_B.DATAB
iBlue[2] => oVGA_B.DATAB
iBlue[3] => oVGA_B.DATAB
iBlue[4] => oVGA_B.DATAB
iBlue[5] => oVGA_B.DATAB
iBlue[6] => oVGA_B.DATAB
iBlue[7] => oVGA_B.DATAB
iGrey[0] => oVGA_R.DATAB
iGrey[1] => oVGA_R.DATAB
iGrey[2] => oVGA_R.DATAB
iGrey[3] => oVGA_R.DATAB
iGrey[4] => oVGA_R.DATAB
iGrey[5] => oVGA_R.DATAB
iGrey[6] => oVGA_R.DATAB
iGrey[7] => oVGA_R.DATAB
iBW[0] => oVGA_R.DATAA
iBW[0] => oVGA_R.DATAB
iBW[0] => oVGA_G.DATAB
iBW[0] => oVGA_B.DATAB
iBW[1] => oVGA_R.DATAA
iBW[1] => oVGA_R.DATAB
iBW[1] => oVGA_G.DATAB
iBW[1] => oVGA_B.DATAB
iBW[2] => oVGA_R.DATAA
iBW[2] => oVGA_R.DATAB
iBW[2] => oVGA_G.DATAB
iBW[2] => oVGA_B.DATAB
iBW[3] => oVGA_R.DATAA
iBW[3] => oVGA_R.DATAB
iBW[3] => oVGA_G.DATAB
iBW[3] => oVGA_B.DATAB
iBW[4] => oVGA_R.DATAA
iBW[4] => oVGA_R.DATAB
iBW[4] => oVGA_G.DATAB
iBW[4] => oVGA_B.DATAB
iBW[5] => oVGA_R.DATAA
iBW[5] => oVGA_R.DATAB
iBW[5] => oVGA_G.DATAB
iBW[5] => oVGA_B.DATAB
iBW[6] => oVGA_R.DATAA
iBW[6] => oVGA_R.DATAB
iBW[6] => oVGA_G.DATAB
iBW[6] => oVGA_B.DATAB
iBW[7] => oVGA_R.DATAA
iBW[7] => oVGA_R.DATAB
iBW[7] => oVGA_G.DATAB
iBW[7] => oVGA_B.DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_stream <= start_stream~reg0.DB_MAX_OUTPUT_PORT_TYPE
start_pixel <= start_pixel.DB_MAX_OUTPUT_PORT_TYPE
Sample_V_Cont[0] <= Sample_V_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sample_V_Cont[1] <= Sample_V_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sample_V_Cont[2] <= Sample_V_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sample_V_Cont[3] <= Sample_V_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sample_V_Cont[4] <= Sample_V_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sample_H_Cont[0] <= Sample_H_Cont[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sample_H_Cont[1] <= Sample_H_Cont[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sample_H_Cont[2] <= Sample_H_Cont[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sample_H_Cont[3] <= Sample_H_Cont[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Sample_H_Cont[4] <= Sample_H_Cont[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= oVGA_BLANK.DB_MAX_OUTPUT_PORT_TYPE
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_B[0]~reg0.CLK
iCLK => oVGA_B[1]~reg0.CLK
iCLK => oVGA_B[2]~reg0.CLK
iCLK => oVGA_B[3]~reg0.CLK
iCLK => oVGA_B[4]~reg0.CLK
iCLK => oVGA_B[5]~reg0.CLK
iCLK => oVGA_B[6]~reg0.CLK
iCLK => oVGA_B[7]~reg0.CLK
iCLK => oVGA_G[0]~reg0.CLK
iCLK => oVGA_G[1]~reg0.CLK
iCLK => oVGA_G[2]~reg0.CLK
iCLK => oVGA_G[3]~reg0.CLK
iCLK => oVGA_G[4]~reg0.CLK
iCLK => oVGA_G[5]~reg0.CLK
iCLK => oVGA_G[6]~reg0.CLK
iCLK => oVGA_G[7]~reg0.CLK
iCLK => oVGA_R[0]~reg0.CLK
iCLK => oVGA_R[1]~reg0.CLK
iCLK => oVGA_R[2]~reg0.CLK
iCLK => oVGA_R[3]~reg0.CLK
iCLK => oVGA_R[4]~reg0.CLK
iCLK => oVGA_R[5]~reg0.CLK
iCLK => oVGA_R[6]~reg0.CLK
iCLK => oVGA_R[7]~reg0.CLK
iCLK => H_counter[0].CLK
iCLK => H_counter[1].CLK
iCLK => H_counter[2].CLK
iCLK => H_counter[3].CLK
iCLK => start_stream~reg0.CLK
iCLK => Sample_V_Cont[0]~reg0.CLK
iCLK => Sample_V_Cont[1]~reg0.CLK
iCLK => Sample_V_Cont[2]~reg0.CLK
iCLK => Sample_V_Cont[3]~reg0.CLK
iCLK => Sample_V_Cont[4]~reg0.CLK
iCLK => Sample_H_Cont[0]~reg0.CLK
iCLK => Sample_H_Cont[1]~reg0.CLK
iCLK => Sample_H_Cont[2]~reg0.CLK
iCLK => Sample_H_Cont[3]~reg0.CLK
iCLK => Sample_H_Cont[4]~reg0.CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => Sample_V_Cont[0]~reg0.ACLR
iRST_N => Sample_V_Cont[1]~reg0.ACLR
iRST_N => Sample_V_Cont[2]~reg0.ACLR
iRST_N => Sample_V_Cont[3]~reg0.ACLR
iRST_N => Sample_V_Cont[4]~reg0.ACLR
iRST_N => Sample_H_Cont[0]~reg0.ACLR
iRST_N => Sample_H_Cont[1]~reg0.ACLR
iRST_N => Sample_H_Cont[2]~reg0.ACLR
iRST_N => Sample_H_Cont[3]~reg0.ACLR
iRST_N => Sample_H_Cont[4]~reg0.ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => H_counter[0].ACLR
iRST_N => H_counter[1].ACLR
iRST_N => H_counter[2].ACLR
iRST_N => H_counter[3].ACLR
itoggle => state[0].CLK
itoggle => state[1].CLK


|DE2_CCD|sram_controller:SRAM_unit
clk => state~1.DATAIN
reset_n => state~3.DATAIN
display_complete => next_state.OUTPUTSELECT
display_complete => next_state.OUTPUTSELECT
display_complete => next_state.OUTPUTSELECT
display_complete => next_state.OUTPUTSELECT
sram_wren <= sram_wren.DB_MAX_OUTPUT_PORT_TYPE
addr_incre <= addr_incre.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|rdbw:inc_add_SRAM
clk => bw_rdaddr[0]~reg0.CLK
clk => bw_rdaddr[1]~reg0.CLK
clk => bw_rdaddr[2]~reg0.CLK
clk => bw_rdaddr[3]~reg0.CLK
clk => bw_rdaddr[4]~reg0.CLK
clk => bw_rdaddr[5]~reg0.CLK
clk => bw_rdaddr[6]~reg0.CLK
clk => bw_rdaddr[7]~reg0.CLK
clk => bw_rdaddr[8]~reg0.CLK
clk => bw_rdaddr[9]~reg0.CLK
reset_n => bw_rdaddr[0]~reg0.ACLR
reset_n => bw_rdaddr[1]~reg0.ACLR
reset_n => bw_rdaddr[2]~reg0.ACLR
reset_n => bw_rdaddr[3]~reg0.ACLR
reset_n => bw_rdaddr[4]~reg0.ACLR
reset_n => bw_rdaddr[5]~reg0.ACLR
reset_n => bw_rdaddr[6]~reg0.ACLR
reset_n => bw_rdaddr[7]~reg0.ACLR
reset_n => bw_rdaddr[8]~reg0.ACLR
reset_n => bw_rdaddr[9]~reg0.ACLR
ctr_en => bw_rdaddr[0]~reg0.ENA
ctr_en => bw_rdaddr[9]~reg0.ENA
ctr_en => bw_rdaddr[8]~reg0.ENA
ctr_en => bw_rdaddr[7]~reg0.ENA
ctr_en => bw_rdaddr[6]~reg0.ENA
ctr_en => bw_rdaddr[5]~reg0.ENA
ctr_en => bw_rdaddr[4]~reg0.ENA
ctr_en => bw_rdaddr[3]~reg0.ENA
ctr_en => bw_rdaddr[2]~reg0.ENA
ctr_en => bw_rdaddr[1]~reg0.ENA
bw_rdaddr[0] <= bw_rdaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_rdaddr[1] <= bw_rdaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_rdaddr[2] <= bw_rdaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_rdaddr[3] <= bw_rdaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_rdaddr[4] <= bw_rdaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_rdaddr[5] <= bw_rdaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_rdaddr[6] <= bw_rdaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_rdaddr[7] <= bw_rdaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_rdaddr[8] <= bw_rdaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bw_rdaddr[9] <= bw_rdaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|tristate:tri_SRAM
Clk => a[0].CLK
Clk => a[1].CLK
Clk => a[2].CLK
Clk => a[3].CLK
Clk => a[4].CLK
Clk => a[5].CLK
Clk => a[6].CLK
Clk => a[7].CLK
Clk => a[8].CLK
Clk => a[9].CLK
Clk => a[10].CLK
Clk => a[11].CLK
Clk => a[12].CLK
Clk => a[13].CLK
Clk => a[14].CLK
Clk => a[15].CLK
Clk => b[0].CLK
Clk => b[1].CLK
Clk => b[2].CLK
Clk => b[3].CLK
Clk => b[4].CLK
Clk => b[5].CLK
Clk => b[6].CLK
Clk => b[7].CLK
Clk => b[8].CLK
Clk => b[9].CLK
Clk => b[10].CLK
Clk => b[11].CLK
Clk => b[12].CLK
Clk => b[13].CLK
Clk => b[14].CLK
Clk => b[15].CLK
OE => Data[0].OE
OE => Data[1].OE
OE => Data[2].OE
OE => Data[3].OE
OE => Data[4].OE
OE => Data[5].OE
OE => Data[6].OE
OE => Data[7].OE
OE => Data[8].OE
OE => Data[9].OE
OE => Data[10].OE
OE => Data[11].OE
OE => Data[12].OE
OE => Data[13].OE
OE => Data[14].OE
OE => Data[15].OE
In[0] => a[0].DATAIN
In[1] => a[1].DATAIN
In[2] => a[2].DATAIN
In[3] => a[3].DATAIN
In[4] => a[4].DATAIN
In[5] => a[5].DATAIN
In[6] => a[6].DATAIN
In[7] => a[7].DATAIN
In[8] => a[8].DATAIN
In[9] => a[9].DATAIN
In[10] => a[10].DATAIN
In[11] => a[11].DATAIN
In[12] => a[12].DATAIN
In[13] => a[13].DATAIN
In[14] => a[14].DATAIN
In[15] => a[15].DATAIN
Out[0] <= b[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= b[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= b[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= b[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= b[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= b[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= b[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= b[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= b[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= b[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= b[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= b[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= b[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= b[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= b[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= b[15].DB_MAX_OUTPUT_PORT_TYPE
Data[0] <> Data[0]
Data[1] <> Data[1]
Data[2] <> Data[2]
Data[3] <> Data[3]
Data[4] <> Data[4]
Data[5] <> Data[5]
Data[6] <> Data[6]
Data[7] <> Data[7]
Data[8] <> Data[8]
Data[9] <> Data[9]
Data[10] <> Data[10]
Data[11] <> Data[11]
Data[12] <> Data[12]
Data[13] <> Data[13]
Data[14] <> Data[14]
Data[15] <> Data[15]


|DE2_CCD|weights_controller:weight
clk => weights_matrix.we_a.CLK
clk => weights_matrix.waddr_a[9].CLK
clk => weights_matrix.waddr_a[8].CLK
clk => weights_matrix.waddr_a[7].CLK
clk => weights_matrix.waddr_a[6].CLK
clk => weights_matrix.waddr_a[5].CLK
clk => weights_matrix.waddr_a[4].CLK
clk => weights_matrix.waddr_a[3].CLK
clk => weights_matrix.waddr_a[2].CLK
clk => weights_matrix.waddr_a[1].CLK
clk => weights_matrix.waddr_a[0].CLK
clk => weights_matrix.data_a[79].CLK
clk => weights_matrix.data_a[78].CLK
clk => weights_matrix.data_a[77].CLK
clk => weights_matrix.data_a[76].CLK
clk => weights_matrix.data_a[75].CLK
clk => weights_matrix.data_a[74].CLK
clk => weights_matrix.data_a[73].CLK
clk => weights_matrix.data_a[72].CLK
clk => weights_matrix.data_a[71].CLK
clk => weights_matrix.data_a[70].CLK
clk => weights_matrix.data_a[69].CLK
clk => weights_matrix.data_a[68].CLK
clk => weights_matrix.data_a[67].CLK
clk => weights_matrix.data_a[66].CLK
clk => weights_matrix.data_a[65].CLK
clk => weights_matrix.data_a[64].CLK
clk => weights_matrix.data_a[63].CLK
clk => weights_matrix.data_a[62].CLK
clk => weights_matrix.data_a[61].CLK
clk => weights_matrix.data_a[60].CLK
clk => weights_matrix.data_a[59].CLK
clk => weights_matrix.data_a[58].CLK
clk => weights_matrix.data_a[57].CLK
clk => weights_matrix.data_a[56].CLK
clk => weights_matrix.data_a[55].CLK
clk => weights_matrix.data_a[54].CLK
clk => weights_matrix.data_a[53].CLK
clk => weights_matrix.data_a[52].CLK
clk => weights_matrix.data_a[51].CLK
clk => weights_matrix.data_a[50].CLK
clk => weights_matrix.data_a[49].CLK
clk => weights_matrix.data_a[48].CLK
clk => weights_matrix.data_a[47].CLK
clk => weights_matrix.data_a[46].CLK
clk => weights_matrix.data_a[45].CLK
clk => weights_matrix.data_a[44].CLK
clk => weights_matrix.data_a[43].CLK
clk => weights_matrix.data_a[42].CLK
clk => weights_matrix.data_a[41].CLK
clk => weights_matrix.data_a[40].CLK
clk => weights_matrix.data_a[39].CLK
clk => weights_matrix.data_a[38].CLK
clk => weights_matrix.data_a[37].CLK
clk => weights_matrix.data_a[36].CLK
clk => weights_matrix.data_a[35].CLK
clk => weights_matrix.data_a[34].CLK
clk => weights_matrix.data_a[33].CLK
clk => weights_matrix.data_a[32].CLK
clk => weights_matrix.data_a[31].CLK
clk => weights_matrix.data_a[30].CLK
clk => weights_matrix.data_a[29].CLK
clk => weights_matrix.data_a[28].CLK
clk => weights_matrix.data_a[27].CLK
clk => weights_matrix.data_a[26].CLK
clk => weights_matrix.data_a[25].CLK
clk => weights_matrix.data_a[24].CLK
clk => weights_matrix.data_a[23].CLK
clk => weights_matrix.data_a[22].CLK
clk => weights_matrix.data_a[21].CLK
clk => weights_matrix.data_a[20].CLK
clk => weights_matrix.data_a[19].CLK
clk => weights_matrix.data_a[18].CLK
clk => weights_matrix.data_a[17].CLK
clk => weights_matrix.data_a[16].CLK
clk => weights_matrix.data_a[15].CLK
clk => weights_matrix.data_a[14].CLK
clk => weights_matrix.data_a[13].CLK
clk => weights_matrix.data_a[12].CLK
clk => weights_matrix.data_a[11].CLK
clk => weights_matrix.data_a[10].CLK
clk => weights_matrix.data_a[9].CLK
clk => weights_matrix.data_a[8].CLK
clk => weights_matrix.data_a[7].CLK
clk => weights_matrix.data_a[6].CLK
clk => weights_matrix.data_a[5].CLK
clk => weights_matrix.data_a[4].CLK
clk => weights_matrix.data_a[3].CLK
clk => weights_matrix.data_a[2].CLK
clk => weights_matrix.data_a[1].CLK
clk => weights_matrix.data_a[0].CLK
clk => weights_matrix.CLK0
H_count[0] => Add3.IN64
H_count[1] => Add3.IN63
H_count[2] => Add2.IN60
H_count[3] => Add2.IN59
H_count[4] => Add2.IN58
V_count[0] => Add1.IN58
V_count[0] => Add0.IN33
V_count[1] => Add1.IN57
V_count[1] => Add0.IN32
V_count[2] => Add1.IN56
V_count[2] => Add0.IN31
V_count[3] => Add1.IN55
V_count[3] => Add0.IN30
V_count[4] => Add1.IN54
V_count[4] => Add0.IN29
W_en => weights_matrix.we_a.DATAIN
W_en => weights_matrix.WE
weights_in[0][0] => weights_matrix.data_a[0].DATAIN
weights_in[0][0] => weights_matrix.DATAIN
weights_in[0][1] => weights_matrix.data_a[1].DATAIN
weights_in[0][1] => weights_matrix.DATAIN1
weights_in[0][2] => weights_matrix.data_a[2].DATAIN
weights_in[0][2] => weights_matrix.DATAIN2
weights_in[0][3] => weights_matrix.data_a[3].DATAIN
weights_in[0][3] => weights_matrix.DATAIN3
weights_in[0][4] => weights_matrix.data_a[4].DATAIN
weights_in[0][4] => weights_matrix.DATAIN4
weights_in[0][5] => weights_matrix.data_a[5].DATAIN
weights_in[0][5] => weights_matrix.DATAIN5
weights_in[0][6] => weights_matrix.data_a[6].DATAIN
weights_in[0][6] => weights_matrix.DATAIN6
weights_in[0][7] => weights_matrix.data_a[7].DATAIN
weights_in[0][7] => weights_matrix.DATAIN7
weights_in[0][8] => ~NO_FANOUT~
weights_in[0][9] => ~NO_FANOUT~
weights_in[0][10] => ~NO_FANOUT~
weights_in[0][11] => ~NO_FANOUT~
weights_in[0][12] => ~NO_FANOUT~
weights_in[0][13] => ~NO_FANOUT~
weights_in[0][14] => ~NO_FANOUT~
weights_in[0][15] => ~NO_FANOUT~
weights_in[1][0] => weights_matrix.data_a[8].DATAIN
weights_in[1][0] => weights_matrix.DATAIN8
weights_in[1][1] => weights_matrix.data_a[9].DATAIN
weights_in[1][1] => weights_matrix.DATAIN9
weights_in[1][2] => weights_matrix.data_a[10].DATAIN
weights_in[1][2] => weights_matrix.DATAIN10
weights_in[1][3] => weights_matrix.data_a[11].DATAIN
weights_in[1][3] => weights_matrix.DATAIN11
weights_in[1][4] => weights_matrix.data_a[12].DATAIN
weights_in[1][4] => weights_matrix.DATAIN12
weights_in[1][5] => weights_matrix.data_a[13].DATAIN
weights_in[1][5] => weights_matrix.DATAIN13
weights_in[1][6] => weights_matrix.data_a[14].DATAIN
weights_in[1][6] => weights_matrix.DATAIN14
weights_in[1][7] => weights_matrix.data_a[15].DATAIN
weights_in[1][7] => weights_matrix.DATAIN15
weights_in[1][8] => ~NO_FANOUT~
weights_in[1][9] => ~NO_FANOUT~
weights_in[1][10] => ~NO_FANOUT~
weights_in[1][11] => ~NO_FANOUT~
weights_in[1][12] => ~NO_FANOUT~
weights_in[1][13] => ~NO_FANOUT~
weights_in[1][14] => ~NO_FANOUT~
weights_in[1][15] => ~NO_FANOUT~
weights_in[2][0] => weights_matrix.data_a[16].DATAIN
weights_in[2][0] => weights_matrix.DATAIN16
weights_in[2][1] => weights_matrix.data_a[17].DATAIN
weights_in[2][1] => weights_matrix.DATAIN17
weights_in[2][2] => weights_matrix.data_a[18].DATAIN
weights_in[2][2] => weights_matrix.DATAIN18
weights_in[2][3] => weights_matrix.data_a[19].DATAIN
weights_in[2][3] => weights_matrix.DATAIN19
weights_in[2][4] => weights_matrix.data_a[20].DATAIN
weights_in[2][4] => weights_matrix.DATAIN20
weights_in[2][5] => weights_matrix.data_a[21].DATAIN
weights_in[2][5] => weights_matrix.DATAIN21
weights_in[2][6] => weights_matrix.data_a[22].DATAIN
weights_in[2][6] => weights_matrix.DATAIN22
weights_in[2][7] => weights_matrix.data_a[23].DATAIN
weights_in[2][7] => weights_matrix.DATAIN23
weights_in[2][8] => ~NO_FANOUT~
weights_in[2][9] => ~NO_FANOUT~
weights_in[2][10] => ~NO_FANOUT~
weights_in[2][11] => ~NO_FANOUT~
weights_in[2][12] => ~NO_FANOUT~
weights_in[2][13] => ~NO_FANOUT~
weights_in[2][14] => ~NO_FANOUT~
weights_in[2][15] => ~NO_FANOUT~
weights_in[3][0] => weights_matrix.data_a[24].DATAIN
weights_in[3][0] => weights_matrix.DATAIN24
weights_in[3][1] => weights_matrix.data_a[25].DATAIN
weights_in[3][1] => weights_matrix.DATAIN25
weights_in[3][2] => weights_matrix.data_a[26].DATAIN
weights_in[3][2] => weights_matrix.DATAIN26
weights_in[3][3] => weights_matrix.data_a[27].DATAIN
weights_in[3][3] => weights_matrix.DATAIN27
weights_in[3][4] => weights_matrix.data_a[28].DATAIN
weights_in[3][4] => weights_matrix.DATAIN28
weights_in[3][5] => weights_matrix.data_a[29].DATAIN
weights_in[3][5] => weights_matrix.DATAIN29
weights_in[3][6] => weights_matrix.data_a[30].DATAIN
weights_in[3][6] => weights_matrix.DATAIN30
weights_in[3][7] => weights_matrix.data_a[31].DATAIN
weights_in[3][7] => weights_matrix.DATAIN31
weights_in[3][8] => ~NO_FANOUT~
weights_in[3][9] => ~NO_FANOUT~
weights_in[3][10] => ~NO_FANOUT~
weights_in[3][11] => ~NO_FANOUT~
weights_in[3][12] => ~NO_FANOUT~
weights_in[3][13] => ~NO_FANOUT~
weights_in[3][14] => ~NO_FANOUT~
weights_in[3][15] => ~NO_FANOUT~
weights_in[4][0] => weights_matrix.data_a[32].DATAIN
weights_in[4][0] => weights_matrix.DATAIN32
weights_in[4][1] => weights_matrix.data_a[33].DATAIN
weights_in[4][1] => weights_matrix.DATAIN33
weights_in[4][2] => weights_matrix.data_a[34].DATAIN
weights_in[4][2] => weights_matrix.DATAIN34
weights_in[4][3] => weights_matrix.data_a[35].DATAIN
weights_in[4][3] => weights_matrix.DATAIN35
weights_in[4][4] => weights_matrix.data_a[36].DATAIN
weights_in[4][4] => weights_matrix.DATAIN36
weights_in[4][5] => weights_matrix.data_a[37].DATAIN
weights_in[4][5] => weights_matrix.DATAIN37
weights_in[4][6] => weights_matrix.data_a[38].DATAIN
weights_in[4][6] => weights_matrix.DATAIN38
weights_in[4][7] => weights_matrix.data_a[39].DATAIN
weights_in[4][7] => weights_matrix.DATAIN39
weights_in[4][8] => ~NO_FANOUT~
weights_in[4][9] => ~NO_FANOUT~
weights_in[4][10] => ~NO_FANOUT~
weights_in[4][11] => ~NO_FANOUT~
weights_in[4][12] => ~NO_FANOUT~
weights_in[4][13] => ~NO_FANOUT~
weights_in[4][14] => ~NO_FANOUT~
weights_in[4][15] => ~NO_FANOUT~
weights_in[5][0] => weights_matrix.data_a[40].DATAIN
weights_in[5][0] => weights_matrix.DATAIN40
weights_in[5][1] => weights_matrix.data_a[41].DATAIN
weights_in[5][1] => weights_matrix.DATAIN41
weights_in[5][2] => weights_matrix.data_a[42].DATAIN
weights_in[5][2] => weights_matrix.DATAIN42
weights_in[5][3] => weights_matrix.data_a[43].DATAIN
weights_in[5][3] => weights_matrix.DATAIN43
weights_in[5][4] => weights_matrix.data_a[44].DATAIN
weights_in[5][4] => weights_matrix.DATAIN44
weights_in[5][5] => weights_matrix.data_a[45].DATAIN
weights_in[5][5] => weights_matrix.DATAIN45
weights_in[5][6] => weights_matrix.data_a[46].DATAIN
weights_in[5][6] => weights_matrix.DATAIN46
weights_in[5][7] => weights_matrix.data_a[47].DATAIN
weights_in[5][7] => weights_matrix.DATAIN47
weights_in[5][8] => ~NO_FANOUT~
weights_in[5][9] => ~NO_FANOUT~
weights_in[5][10] => ~NO_FANOUT~
weights_in[5][11] => ~NO_FANOUT~
weights_in[5][12] => ~NO_FANOUT~
weights_in[5][13] => ~NO_FANOUT~
weights_in[5][14] => ~NO_FANOUT~
weights_in[5][15] => ~NO_FANOUT~
weights_in[6][0] => weights_matrix.data_a[48].DATAIN
weights_in[6][0] => weights_matrix.DATAIN48
weights_in[6][1] => weights_matrix.data_a[49].DATAIN
weights_in[6][1] => weights_matrix.DATAIN49
weights_in[6][2] => weights_matrix.data_a[50].DATAIN
weights_in[6][2] => weights_matrix.DATAIN50
weights_in[6][3] => weights_matrix.data_a[51].DATAIN
weights_in[6][3] => weights_matrix.DATAIN51
weights_in[6][4] => weights_matrix.data_a[52].DATAIN
weights_in[6][4] => weights_matrix.DATAIN52
weights_in[6][5] => weights_matrix.data_a[53].DATAIN
weights_in[6][5] => weights_matrix.DATAIN53
weights_in[6][6] => weights_matrix.data_a[54].DATAIN
weights_in[6][6] => weights_matrix.DATAIN54
weights_in[6][7] => weights_matrix.data_a[55].DATAIN
weights_in[6][7] => weights_matrix.DATAIN55
weights_in[6][8] => ~NO_FANOUT~
weights_in[6][9] => ~NO_FANOUT~
weights_in[6][10] => ~NO_FANOUT~
weights_in[6][11] => ~NO_FANOUT~
weights_in[6][12] => ~NO_FANOUT~
weights_in[6][13] => ~NO_FANOUT~
weights_in[6][14] => ~NO_FANOUT~
weights_in[6][15] => ~NO_FANOUT~
weights_in[7][0] => weights_matrix.data_a[56].DATAIN
weights_in[7][0] => weights_matrix.DATAIN56
weights_in[7][1] => weights_matrix.data_a[57].DATAIN
weights_in[7][1] => weights_matrix.DATAIN57
weights_in[7][2] => weights_matrix.data_a[58].DATAIN
weights_in[7][2] => weights_matrix.DATAIN58
weights_in[7][3] => weights_matrix.data_a[59].DATAIN
weights_in[7][3] => weights_matrix.DATAIN59
weights_in[7][4] => weights_matrix.data_a[60].DATAIN
weights_in[7][4] => weights_matrix.DATAIN60
weights_in[7][5] => weights_matrix.data_a[61].DATAIN
weights_in[7][5] => weights_matrix.DATAIN61
weights_in[7][6] => weights_matrix.data_a[62].DATAIN
weights_in[7][6] => weights_matrix.DATAIN62
weights_in[7][7] => weights_matrix.data_a[63].DATAIN
weights_in[7][7] => weights_matrix.DATAIN63
weights_in[7][8] => ~NO_FANOUT~
weights_in[7][9] => ~NO_FANOUT~
weights_in[7][10] => ~NO_FANOUT~
weights_in[7][11] => ~NO_FANOUT~
weights_in[7][12] => ~NO_FANOUT~
weights_in[7][13] => ~NO_FANOUT~
weights_in[7][14] => ~NO_FANOUT~
weights_in[7][15] => ~NO_FANOUT~
weights_in[8][0] => weights_matrix.data_a[64].DATAIN
weights_in[8][0] => weights_matrix.DATAIN64
weights_in[8][1] => weights_matrix.data_a[65].DATAIN
weights_in[8][1] => weights_matrix.DATAIN65
weights_in[8][2] => weights_matrix.data_a[66].DATAIN
weights_in[8][2] => weights_matrix.DATAIN66
weights_in[8][3] => weights_matrix.data_a[67].DATAIN
weights_in[8][3] => weights_matrix.DATAIN67
weights_in[8][4] => weights_matrix.data_a[68].DATAIN
weights_in[8][4] => weights_matrix.DATAIN68
weights_in[8][5] => weights_matrix.data_a[69].DATAIN
weights_in[8][5] => weights_matrix.DATAIN69
weights_in[8][6] => weights_matrix.data_a[70].DATAIN
weights_in[8][6] => weights_matrix.DATAIN70
weights_in[8][7] => weights_matrix.data_a[71].DATAIN
weights_in[8][7] => weights_matrix.DATAIN71
weights_in[8][8] => ~NO_FANOUT~
weights_in[8][9] => ~NO_FANOUT~
weights_in[8][10] => ~NO_FANOUT~
weights_in[8][11] => ~NO_FANOUT~
weights_in[8][12] => ~NO_FANOUT~
weights_in[8][13] => ~NO_FANOUT~
weights_in[8][14] => ~NO_FANOUT~
weights_in[8][15] => ~NO_FANOUT~
weights_in[9][0] => weights_matrix.data_a[72].DATAIN
weights_in[9][0] => weights_matrix.DATAIN72
weights_in[9][1] => weights_matrix.data_a[73].DATAIN
weights_in[9][1] => weights_matrix.DATAIN73
weights_in[9][2] => weights_matrix.data_a[74].DATAIN
weights_in[9][2] => weights_matrix.DATAIN74
weights_in[9][3] => weights_matrix.data_a[75].DATAIN
weights_in[9][3] => weights_matrix.DATAIN75
weights_in[9][4] => weights_matrix.data_a[76].DATAIN
weights_in[9][4] => weights_matrix.DATAIN76
weights_in[9][5] => weights_matrix.data_a[77].DATAIN
weights_in[9][5] => weights_matrix.DATAIN77
weights_in[9][6] => weights_matrix.data_a[78].DATAIN
weights_in[9][6] => weights_matrix.DATAIN78
weights_in[9][7] => weights_matrix.data_a[79].DATAIN
weights_in[9][7] => weights_matrix.DATAIN79
weights_in[9][8] => ~NO_FANOUT~
weights_in[9][9] => ~NO_FANOUT~
weights_in[9][10] => ~NO_FANOUT~
weights_in[9][11] => ~NO_FANOUT~
weights_in[9][12] => ~NO_FANOUT~
weights_in[9][13] => ~NO_FANOUT~
weights_in[9][14] => ~NO_FANOUT~
weights_in[9][15] => ~NO_FANOUT~
weights_out[0][0] <= weights_matrix.DATAOUT
weights_out[0][1] <= weights_matrix.DATAOUT1
weights_out[0][2] <= weights_matrix.DATAOUT2
weights_out[0][3] <= weights_matrix.DATAOUT3
weights_out[0][4] <= weights_matrix.DATAOUT4
weights_out[0][5] <= weights_matrix.DATAOUT5
weights_out[0][6] <= weights_matrix.DATAOUT6
weights_out[0][7] <= weights_matrix.DATAOUT7
weights_out[0][8] <= weights_matrix.DATAOUT7
weights_out[0][9] <= weights_matrix.DATAOUT7
weights_out[0][10] <= weights_matrix.DATAOUT7
weights_out[0][11] <= weights_matrix.DATAOUT7
weights_out[0][12] <= weights_matrix.DATAOUT7
weights_out[0][13] <= weights_matrix.DATAOUT7
weights_out[0][14] <= weights_matrix.DATAOUT7
weights_out[0][15] <= weights_matrix.DATAOUT7
weights_out[1][0] <= weights_matrix.DATAOUT8
weights_out[1][1] <= weights_matrix.DATAOUT9
weights_out[1][2] <= weights_matrix.DATAOUT10
weights_out[1][3] <= weights_matrix.DATAOUT11
weights_out[1][4] <= weights_matrix.DATAOUT12
weights_out[1][5] <= weights_matrix.DATAOUT13
weights_out[1][6] <= weights_matrix.DATAOUT14
weights_out[1][7] <= weights_matrix.DATAOUT15
weights_out[1][8] <= weights_matrix.DATAOUT15
weights_out[1][9] <= weights_matrix.DATAOUT15
weights_out[1][10] <= weights_matrix.DATAOUT15
weights_out[1][11] <= weights_matrix.DATAOUT15
weights_out[1][12] <= weights_matrix.DATAOUT15
weights_out[1][13] <= weights_matrix.DATAOUT15
weights_out[1][14] <= weights_matrix.DATAOUT15
weights_out[1][15] <= weights_matrix.DATAOUT15
weights_out[2][0] <= weights_matrix.DATAOUT16
weights_out[2][1] <= weights_matrix.DATAOUT17
weights_out[2][2] <= weights_matrix.DATAOUT18
weights_out[2][3] <= weights_matrix.DATAOUT19
weights_out[2][4] <= weights_matrix.DATAOUT20
weights_out[2][5] <= weights_matrix.DATAOUT21
weights_out[2][6] <= weights_matrix.DATAOUT22
weights_out[2][7] <= weights_matrix.DATAOUT23
weights_out[2][8] <= weights_matrix.DATAOUT23
weights_out[2][9] <= weights_matrix.DATAOUT23
weights_out[2][10] <= weights_matrix.DATAOUT23
weights_out[2][11] <= weights_matrix.DATAOUT23
weights_out[2][12] <= weights_matrix.DATAOUT23
weights_out[2][13] <= weights_matrix.DATAOUT23
weights_out[2][14] <= weights_matrix.DATAOUT23
weights_out[2][15] <= weights_matrix.DATAOUT23
weights_out[3][0] <= weights_matrix.DATAOUT24
weights_out[3][1] <= weights_matrix.DATAOUT25
weights_out[3][2] <= weights_matrix.DATAOUT26
weights_out[3][3] <= weights_matrix.DATAOUT27
weights_out[3][4] <= weights_matrix.DATAOUT28
weights_out[3][5] <= weights_matrix.DATAOUT29
weights_out[3][6] <= weights_matrix.DATAOUT30
weights_out[3][7] <= weights_matrix.DATAOUT31
weights_out[3][8] <= weights_matrix.DATAOUT31
weights_out[3][9] <= weights_matrix.DATAOUT31
weights_out[3][10] <= weights_matrix.DATAOUT31
weights_out[3][11] <= weights_matrix.DATAOUT31
weights_out[3][12] <= weights_matrix.DATAOUT31
weights_out[3][13] <= weights_matrix.DATAOUT31
weights_out[3][14] <= weights_matrix.DATAOUT31
weights_out[3][15] <= weights_matrix.DATAOUT31
weights_out[4][0] <= weights_matrix.DATAOUT32
weights_out[4][1] <= weights_matrix.DATAOUT33
weights_out[4][2] <= weights_matrix.DATAOUT34
weights_out[4][3] <= weights_matrix.DATAOUT35
weights_out[4][4] <= weights_matrix.DATAOUT36
weights_out[4][5] <= weights_matrix.DATAOUT37
weights_out[4][6] <= weights_matrix.DATAOUT38
weights_out[4][7] <= weights_matrix.DATAOUT39
weights_out[4][8] <= weights_matrix.DATAOUT39
weights_out[4][9] <= weights_matrix.DATAOUT39
weights_out[4][10] <= weights_matrix.DATAOUT39
weights_out[4][11] <= weights_matrix.DATAOUT39
weights_out[4][12] <= weights_matrix.DATAOUT39
weights_out[4][13] <= weights_matrix.DATAOUT39
weights_out[4][14] <= weights_matrix.DATAOUT39
weights_out[4][15] <= weights_matrix.DATAOUT39
weights_out[5][0] <= weights_matrix.DATAOUT40
weights_out[5][1] <= weights_matrix.DATAOUT41
weights_out[5][2] <= weights_matrix.DATAOUT42
weights_out[5][3] <= weights_matrix.DATAOUT43
weights_out[5][4] <= weights_matrix.DATAOUT44
weights_out[5][5] <= weights_matrix.DATAOUT45
weights_out[5][6] <= weights_matrix.DATAOUT46
weights_out[5][7] <= weights_matrix.DATAOUT47
weights_out[5][8] <= weights_matrix.DATAOUT47
weights_out[5][9] <= weights_matrix.DATAOUT47
weights_out[5][10] <= weights_matrix.DATAOUT47
weights_out[5][11] <= weights_matrix.DATAOUT47
weights_out[5][12] <= weights_matrix.DATAOUT47
weights_out[5][13] <= weights_matrix.DATAOUT47
weights_out[5][14] <= weights_matrix.DATAOUT47
weights_out[5][15] <= weights_matrix.DATAOUT47
weights_out[6][0] <= weights_matrix.DATAOUT48
weights_out[6][1] <= weights_matrix.DATAOUT49
weights_out[6][2] <= weights_matrix.DATAOUT50
weights_out[6][3] <= weights_matrix.DATAOUT51
weights_out[6][4] <= weights_matrix.DATAOUT52
weights_out[6][5] <= weights_matrix.DATAOUT53
weights_out[6][6] <= weights_matrix.DATAOUT54
weights_out[6][7] <= weights_matrix.DATAOUT55
weights_out[6][8] <= weights_matrix.DATAOUT54
weights_out[6][9] <= weights_matrix.DATAOUT54
weights_out[6][10] <= weights_matrix.DATAOUT54
weights_out[6][11] <= weights_matrix.DATAOUT54
weights_out[6][12] <= weights_matrix.DATAOUT54
weights_out[6][13] <= weights_matrix.DATAOUT54
weights_out[6][14] <= weights_matrix.DATAOUT54
weights_out[6][15] <= weights_matrix.DATAOUT54
weights_out[7][0] <= weights_matrix.DATAOUT56
weights_out[7][1] <= weights_matrix.DATAOUT57
weights_out[7][2] <= weights_matrix.DATAOUT58
weights_out[7][3] <= weights_matrix.DATAOUT59
weights_out[7][4] <= weights_matrix.DATAOUT60
weights_out[7][5] <= weights_matrix.DATAOUT61
weights_out[7][6] <= weights_matrix.DATAOUT62
weights_out[7][7] <= weights_matrix.DATAOUT63
weights_out[7][8] <= weights_matrix.DATAOUT63
weights_out[7][9] <= weights_matrix.DATAOUT63
weights_out[7][10] <= weights_matrix.DATAOUT63
weights_out[7][11] <= weights_matrix.DATAOUT63
weights_out[7][12] <= weights_matrix.DATAOUT63
weights_out[7][13] <= weights_matrix.DATAOUT63
weights_out[7][14] <= weights_matrix.DATAOUT63
weights_out[7][15] <= weights_matrix.DATAOUT63
weights_out[8][0] <= weights_matrix.DATAOUT64
weights_out[8][1] <= weights_matrix.DATAOUT65
weights_out[8][2] <= weights_matrix.DATAOUT66
weights_out[8][3] <= weights_matrix.DATAOUT67
weights_out[8][4] <= weights_matrix.DATAOUT68
weights_out[8][5] <= weights_matrix.DATAOUT69
weights_out[8][6] <= weights_matrix.DATAOUT70
weights_out[8][7] <= weights_matrix.DATAOUT71
weights_out[8][8] <= weights_matrix.DATAOUT71
weights_out[8][9] <= weights_matrix.DATAOUT71
weights_out[8][10] <= weights_matrix.DATAOUT71
weights_out[8][11] <= weights_matrix.DATAOUT71
weights_out[8][12] <= weights_matrix.DATAOUT71
weights_out[8][13] <= weights_matrix.DATAOUT71
weights_out[8][14] <= weights_matrix.DATAOUT71
weights_out[8][15] <= weights_matrix.DATAOUT71
weights_out[9][0] <= weights_matrix.DATAOUT72
weights_out[9][1] <= weights_matrix.DATAOUT73
weights_out[9][2] <= weights_matrix.DATAOUT74
weights_out[9][3] <= weights_matrix.DATAOUT75
weights_out[9][4] <= weights_matrix.DATAOUT76
weights_out[9][5] <= weights_matrix.DATAOUT77
weights_out[9][6] <= weights_matrix.DATAOUT78
weights_out[9][7] <= weights_matrix.DATAOUT79
weights_out[9][8] <= weights_matrix.DATAOUT79
weights_out[9][9] <= weights_matrix.DATAOUT79
weights_out[9][10] <= weights_matrix.DATAOUT79
weights_out[9][11] <= weights_matrix.DATAOUT79
weights_out[9][12] <= weights_matrix.DATAOUT79
weights_out[9][13] <= weights_matrix.DATAOUT79
weights_out[9][14] <= weights_matrix.DATAOUT79
weights_out[9][15] <= weights_matrix.DATAOUT79


|DE2_CCD|multiply:multiplication_unit
clk => matmux10:multiply_unit.clk
reset => matmux10:multiply_unit.reset
pixel => matmux10:multiply_unit.pixel
start_stream => matmux10:multiply_unit.start_stream
weights_in[0][0] => matmux10:multiply_unit.weight[0][0]
weights_in[0][1] => matmux10:multiply_unit.weight[0][1]
weights_in[0][2] => matmux10:multiply_unit.weight[0][2]
weights_in[0][3] => matmux10:multiply_unit.weight[0][3]
weights_in[0][4] => matmux10:multiply_unit.weight[0][4]
weights_in[0][5] => matmux10:multiply_unit.weight[0][5]
weights_in[0][6] => matmux10:multiply_unit.weight[0][6]
weights_in[0][7] => matmux10:multiply_unit.weight[0][7]
weights_in[0][8] => matmux10:multiply_unit.weight[0][8]
weights_in[0][9] => matmux10:multiply_unit.weight[0][9]
weights_in[0][10] => matmux10:multiply_unit.weight[0][10]
weights_in[0][11] => matmux10:multiply_unit.weight[0][11]
weights_in[0][12] => matmux10:multiply_unit.weight[0][12]
weights_in[0][13] => matmux10:multiply_unit.weight[0][13]
weights_in[0][14] => matmux10:multiply_unit.weight[0][14]
weights_in[0][15] => matmux10:multiply_unit.weight[0][15]
weights_in[1][0] => matmux10:multiply_unit.weight[1][0]
weights_in[1][1] => matmux10:multiply_unit.weight[1][1]
weights_in[1][2] => matmux10:multiply_unit.weight[1][2]
weights_in[1][3] => matmux10:multiply_unit.weight[1][3]
weights_in[1][4] => matmux10:multiply_unit.weight[1][4]
weights_in[1][5] => matmux10:multiply_unit.weight[1][5]
weights_in[1][6] => matmux10:multiply_unit.weight[1][6]
weights_in[1][7] => matmux10:multiply_unit.weight[1][7]
weights_in[1][8] => matmux10:multiply_unit.weight[1][8]
weights_in[1][9] => matmux10:multiply_unit.weight[1][9]
weights_in[1][10] => matmux10:multiply_unit.weight[1][10]
weights_in[1][11] => matmux10:multiply_unit.weight[1][11]
weights_in[1][12] => matmux10:multiply_unit.weight[1][12]
weights_in[1][13] => matmux10:multiply_unit.weight[1][13]
weights_in[1][14] => matmux10:multiply_unit.weight[1][14]
weights_in[1][15] => matmux10:multiply_unit.weight[1][15]
weights_in[2][0] => matmux10:multiply_unit.weight[2][0]
weights_in[2][1] => matmux10:multiply_unit.weight[2][1]
weights_in[2][2] => matmux10:multiply_unit.weight[2][2]
weights_in[2][3] => matmux10:multiply_unit.weight[2][3]
weights_in[2][4] => matmux10:multiply_unit.weight[2][4]
weights_in[2][5] => matmux10:multiply_unit.weight[2][5]
weights_in[2][6] => matmux10:multiply_unit.weight[2][6]
weights_in[2][7] => matmux10:multiply_unit.weight[2][7]
weights_in[2][8] => matmux10:multiply_unit.weight[2][8]
weights_in[2][9] => matmux10:multiply_unit.weight[2][9]
weights_in[2][10] => matmux10:multiply_unit.weight[2][10]
weights_in[2][11] => matmux10:multiply_unit.weight[2][11]
weights_in[2][12] => matmux10:multiply_unit.weight[2][12]
weights_in[2][13] => matmux10:multiply_unit.weight[2][13]
weights_in[2][14] => matmux10:multiply_unit.weight[2][14]
weights_in[2][15] => matmux10:multiply_unit.weight[2][15]
weights_in[3][0] => matmux10:multiply_unit.weight[3][0]
weights_in[3][1] => matmux10:multiply_unit.weight[3][1]
weights_in[3][2] => matmux10:multiply_unit.weight[3][2]
weights_in[3][3] => matmux10:multiply_unit.weight[3][3]
weights_in[3][4] => matmux10:multiply_unit.weight[3][4]
weights_in[3][5] => matmux10:multiply_unit.weight[3][5]
weights_in[3][6] => matmux10:multiply_unit.weight[3][6]
weights_in[3][7] => matmux10:multiply_unit.weight[3][7]
weights_in[3][8] => matmux10:multiply_unit.weight[3][8]
weights_in[3][9] => matmux10:multiply_unit.weight[3][9]
weights_in[3][10] => matmux10:multiply_unit.weight[3][10]
weights_in[3][11] => matmux10:multiply_unit.weight[3][11]
weights_in[3][12] => matmux10:multiply_unit.weight[3][12]
weights_in[3][13] => matmux10:multiply_unit.weight[3][13]
weights_in[3][14] => matmux10:multiply_unit.weight[3][14]
weights_in[3][15] => matmux10:multiply_unit.weight[3][15]
weights_in[4][0] => matmux10:multiply_unit.weight[4][0]
weights_in[4][1] => matmux10:multiply_unit.weight[4][1]
weights_in[4][2] => matmux10:multiply_unit.weight[4][2]
weights_in[4][3] => matmux10:multiply_unit.weight[4][3]
weights_in[4][4] => matmux10:multiply_unit.weight[4][4]
weights_in[4][5] => matmux10:multiply_unit.weight[4][5]
weights_in[4][6] => matmux10:multiply_unit.weight[4][6]
weights_in[4][7] => matmux10:multiply_unit.weight[4][7]
weights_in[4][8] => matmux10:multiply_unit.weight[4][8]
weights_in[4][9] => matmux10:multiply_unit.weight[4][9]
weights_in[4][10] => matmux10:multiply_unit.weight[4][10]
weights_in[4][11] => matmux10:multiply_unit.weight[4][11]
weights_in[4][12] => matmux10:multiply_unit.weight[4][12]
weights_in[4][13] => matmux10:multiply_unit.weight[4][13]
weights_in[4][14] => matmux10:multiply_unit.weight[4][14]
weights_in[4][15] => matmux10:multiply_unit.weight[4][15]
weights_in[5][0] => matmux10:multiply_unit.weight[5][0]
weights_in[5][1] => matmux10:multiply_unit.weight[5][1]
weights_in[5][2] => matmux10:multiply_unit.weight[5][2]
weights_in[5][3] => matmux10:multiply_unit.weight[5][3]
weights_in[5][4] => matmux10:multiply_unit.weight[5][4]
weights_in[5][5] => matmux10:multiply_unit.weight[5][5]
weights_in[5][6] => matmux10:multiply_unit.weight[5][6]
weights_in[5][7] => matmux10:multiply_unit.weight[5][7]
weights_in[5][8] => matmux10:multiply_unit.weight[5][8]
weights_in[5][9] => matmux10:multiply_unit.weight[5][9]
weights_in[5][10] => matmux10:multiply_unit.weight[5][10]
weights_in[5][11] => matmux10:multiply_unit.weight[5][11]
weights_in[5][12] => matmux10:multiply_unit.weight[5][12]
weights_in[5][13] => matmux10:multiply_unit.weight[5][13]
weights_in[5][14] => matmux10:multiply_unit.weight[5][14]
weights_in[5][15] => matmux10:multiply_unit.weight[5][15]
weights_in[6][0] => matmux10:multiply_unit.weight[6][0]
weights_in[6][1] => matmux10:multiply_unit.weight[6][1]
weights_in[6][2] => matmux10:multiply_unit.weight[6][2]
weights_in[6][3] => matmux10:multiply_unit.weight[6][3]
weights_in[6][4] => matmux10:multiply_unit.weight[6][4]
weights_in[6][5] => matmux10:multiply_unit.weight[6][5]
weights_in[6][6] => matmux10:multiply_unit.weight[6][6]
weights_in[6][7] => matmux10:multiply_unit.weight[6][7]
weights_in[6][8] => matmux10:multiply_unit.weight[6][8]
weights_in[6][9] => matmux10:multiply_unit.weight[6][9]
weights_in[6][10] => matmux10:multiply_unit.weight[6][10]
weights_in[6][11] => matmux10:multiply_unit.weight[6][11]
weights_in[6][12] => matmux10:multiply_unit.weight[6][12]
weights_in[6][13] => matmux10:multiply_unit.weight[6][13]
weights_in[6][14] => matmux10:multiply_unit.weight[6][14]
weights_in[6][15] => matmux10:multiply_unit.weight[6][15]
weights_in[7][0] => matmux10:multiply_unit.weight[7][0]
weights_in[7][1] => matmux10:multiply_unit.weight[7][1]
weights_in[7][2] => matmux10:multiply_unit.weight[7][2]
weights_in[7][3] => matmux10:multiply_unit.weight[7][3]
weights_in[7][4] => matmux10:multiply_unit.weight[7][4]
weights_in[7][5] => matmux10:multiply_unit.weight[7][5]
weights_in[7][6] => matmux10:multiply_unit.weight[7][6]
weights_in[7][7] => matmux10:multiply_unit.weight[7][7]
weights_in[7][8] => matmux10:multiply_unit.weight[7][8]
weights_in[7][9] => matmux10:multiply_unit.weight[7][9]
weights_in[7][10] => matmux10:multiply_unit.weight[7][10]
weights_in[7][11] => matmux10:multiply_unit.weight[7][11]
weights_in[7][12] => matmux10:multiply_unit.weight[7][12]
weights_in[7][13] => matmux10:multiply_unit.weight[7][13]
weights_in[7][14] => matmux10:multiply_unit.weight[7][14]
weights_in[7][15] => matmux10:multiply_unit.weight[7][15]
weights_in[8][0] => matmux10:multiply_unit.weight[8][0]
weights_in[8][1] => matmux10:multiply_unit.weight[8][1]
weights_in[8][2] => matmux10:multiply_unit.weight[8][2]
weights_in[8][3] => matmux10:multiply_unit.weight[8][3]
weights_in[8][4] => matmux10:multiply_unit.weight[8][4]
weights_in[8][5] => matmux10:multiply_unit.weight[8][5]
weights_in[8][6] => matmux10:multiply_unit.weight[8][6]
weights_in[8][7] => matmux10:multiply_unit.weight[8][7]
weights_in[8][8] => matmux10:multiply_unit.weight[8][8]
weights_in[8][9] => matmux10:multiply_unit.weight[8][9]
weights_in[8][10] => matmux10:multiply_unit.weight[8][10]
weights_in[8][11] => matmux10:multiply_unit.weight[8][11]
weights_in[8][12] => matmux10:multiply_unit.weight[8][12]
weights_in[8][13] => matmux10:multiply_unit.weight[8][13]
weights_in[8][14] => matmux10:multiply_unit.weight[8][14]
weights_in[8][15] => matmux10:multiply_unit.weight[8][15]
weights_in[9][0] => matmux10:multiply_unit.weight[9][0]
weights_in[9][1] => matmux10:multiply_unit.weight[9][1]
weights_in[9][2] => matmux10:multiply_unit.weight[9][2]
weights_in[9][3] => matmux10:multiply_unit.weight[9][3]
weights_in[9][4] => matmux10:multiply_unit.weight[9][4]
weights_in[9][5] => matmux10:multiply_unit.weight[9][5]
weights_in[9][6] => matmux10:multiply_unit.weight[9][6]
weights_in[9][7] => matmux10:multiply_unit.weight[9][7]
weights_in[9][8] => matmux10:multiply_unit.weight[9][8]
weights_in[9][9] => matmux10:multiply_unit.weight[9][9]
weights_in[9][10] => matmux10:multiply_unit.weight[9][10]
weights_in[9][11] => matmux10:multiply_unit.weight[9][11]
weights_in[9][12] => matmux10:multiply_unit.weight[9][12]
weights_in[9][13] => matmux10:multiply_unit.weight[9][13]
weights_in[9][14] => matmux10:multiply_unit.weight[9][14]
weights_in[9][15] => matmux10:multiply_unit.weight[9][15]
classification[0] <= matmux10:multiply_unit.classification[0]
classification[1] <= matmux10:multiply_unit.classification[1]
classification[2] <= matmux10:multiply_unit.classification[2]
classification[3] <= matmux10:multiply_unit.classification[3]
output_test[0][0] <= matmux10:multiply_unit.output_test[0][0]
output_test[0][1] <= matmux10:multiply_unit.output_test[0][1]
output_test[0][2] <= matmux10:multiply_unit.output_test[0][2]
output_test[0][3] <= matmux10:multiply_unit.output_test[0][3]
output_test[0][4] <= matmux10:multiply_unit.output_test[0][4]
output_test[0][5] <= matmux10:multiply_unit.output_test[0][5]
output_test[0][6] <= matmux10:multiply_unit.output_test[0][6]
output_test[0][7] <= matmux10:multiply_unit.output_test[0][7]
output_test[0][8] <= matmux10:multiply_unit.output_test[0][8]
output_test[0][9] <= matmux10:multiply_unit.output_test[0][9]
output_test[0][10] <= matmux10:multiply_unit.output_test[0][10]
output_test[0][11] <= matmux10:multiply_unit.output_test[0][11]
output_test[0][12] <= matmux10:multiply_unit.output_test[0][12]
output_test[0][13] <= matmux10:multiply_unit.output_test[0][13]
output_test[0][14] <= matmux10:multiply_unit.output_test[0][14]
output_test[0][15] <= matmux10:multiply_unit.output_test[0][15]
output_test[1][0] <= matmux10:multiply_unit.output_test[1][0]
output_test[1][1] <= matmux10:multiply_unit.output_test[1][1]
output_test[1][2] <= matmux10:multiply_unit.output_test[1][2]
output_test[1][3] <= matmux10:multiply_unit.output_test[1][3]
output_test[1][4] <= matmux10:multiply_unit.output_test[1][4]
output_test[1][5] <= matmux10:multiply_unit.output_test[1][5]
output_test[1][6] <= matmux10:multiply_unit.output_test[1][6]
output_test[1][7] <= matmux10:multiply_unit.output_test[1][7]
output_test[1][8] <= matmux10:multiply_unit.output_test[1][8]
output_test[1][9] <= matmux10:multiply_unit.output_test[1][9]
output_test[1][10] <= matmux10:multiply_unit.output_test[1][10]
output_test[1][11] <= matmux10:multiply_unit.output_test[1][11]
output_test[1][12] <= matmux10:multiply_unit.output_test[1][12]
output_test[1][13] <= matmux10:multiply_unit.output_test[1][13]
output_test[1][14] <= matmux10:multiply_unit.output_test[1][14]
output_test[1][15] <= matmux10:multiply_unit.output_test[1][15]
output_test[2][0] <= matmux10:multiply_unit.output_test[2][0]
output_test[2][1] <= matmux10:multiply_unit.output_test[2][1]
output_test[2][2] <= matmux10:multiply_unit.output_test[2][2]
output_test[2][3] <= matmux10:multiply_unit.output_test[2][3]
output_test[2][4] <= matmux10:multiply_unit.output_test[2][4]
output_test[2][5] <= matmux10:multiply_unit.output_test[2][5]
output_test[2][6] <= matmux10:multiply_unit.output_test[2][6]
output_test[2][7] <= matmux10:multiply_unit.output_test[2][7]
output_test[2][8] <= matmux10:multiply_unit.output_test[2][8]
output_test[2][9] <= matmux10:multiply_unit.output_test[2][9]
output_test[2][10] <= matmux10:multiply_unit.output_test[2][10]
output_test[2][11] <= matmux10:multiply_unit.output_test[2][11]
output_test[2][12] <= matmux10:multiply_unit.output_test[2][12]
output_test[2][13] <= matmux10:multiply_unit.output_test[2][13]
output_test[2][14] <= matmux10:multiply_unit.output_test[2][14]
output_test[2][15] <= matmux10:multiply_unit.output_test[2][15]
output_test[3][0] <= matmux10:multiply_unit.output_test[3][0]
output_test[3][1] <= matmux10:multiply_unit.output_test[3][1]
output_test[3][2] <= matmux10:multiply_unit.output_test[3][2]
output_test[3][3] <= matmux10:multiply_unit.output_test[3][3]
output_test[3][4] <= matmux10:multiply_unit.output_test[3][4]
output_test[3][5] <= matmux10:multiply_unit.output_test[3][5]
output_test[3][6] <= matmux10:multiply_unit.output_test[3][6]
output_test[3][7] <= matmux10:multiply_unit.output_test[3][7]
output_test[3][8] <= matmux10:multiply_unit.output_test[3][8]
output_test[3][9] <= matmux10:multiply_unit.output_test[3][9]
output_test[3][10] <= matmux10:multiply_unit.output_test[3][10]
output_test[3][11] <= matmux10:multiply_unit.output_test[3][11]
output_test[3][12] <= matmux10:multiply_unit.output_test[3][12]
output_test[3][13] <= matmux10:multiply_unit.output_test[3][13]
output_test[3][14] <= matmux10:multiply_unit.output_test[3][14]
output_test[3][15] <= matmux10:multiply_unit.output_test[3][15]
output_test[4][0] <= matmux10:multiply_unit.output_test[4][0]
output_test[4][1] <= matmux10:multiply_unit.output_test[4][1]
output_test[4][2] <= matmux10:multiply_unit.output_test[4][2]
output_test[4][3] <= matmux10:multiply_unit.output_test[4][3]
output_test[4][4] <= matmux10:multiply_unit.output_test[4][4]
output_test[4][5] <= matmux10:multiply_unit.output_test[4][5]
output_test[4][6] <= matmux10:multiply_unit.output_test[4][6]
output_test[4][7] <= matmux10:multiply_unit.output_test[4][7]
output_test[4][8] <= matmux10:multiply_unit.output_test[4][8]
output_test[4][9] <= matmux10:multiply_unit.output_test[4][9]
output_test[4][10] <= matmux10:multiply_unit.output_test[4][10]
output_test[4][11] <= matmux10:multiply_unit.output_test[4][11]
output_test[4][12] <= matmux10:multiply_unit.output_test[4][12]
output_test[4][13] <= matmux10:multiply_unit.output_test[4][13]
output_test[4][14] <= matmux10:multiply_unit.output_test[4][14]
output_test[4][15] <= matmux10:multiply_unit.output_test[4][15]
output_test[5][0] <= matmux10:multiply_unit.output_test[5][0]
output_test[5][1] <= matmux10:multiply_unit.output_test[5][1]
output_test[5][2] <= matmux10:multiply_unit.output_test[5][2]
output_test[5][3] <= matmux10:multiply_unit.output_test[5][3]
output_test[5][4] <= matmux10:multiply_unit.output_test[5][4]
output_test[5][5] <= matmux10:multiply_unit.output_test[5][5]
output_test[5][6] <= matmux10:multiply_unit.output_test[5][6]
output_test[5][7] <= matmux10:multiply_unit.output_test[5][7]
output_test[5][8] <= matmux10:multiply_unit.output_test[5][8]
output_test[5][9] <= matmux10:multiply_unit.output_test[5][9]
output_test[5][10] <= matmux10:multiply_unit.output_test[5][10]
output_test[5][11] <= matmux10:multiply_unit.output_test[5][11]
output_test[5][12] <= matmux10:multiply_unit.output_test[5][12]
output_test[5][13] <= matmux10:multiply_unit.output_test[5][13]
output_test[5][14] <= matmux10:multiply_unit.output_test[5][14]
output_test[5][15] <= matmux10:multiply_unit.output_test[5][15]
output_test[6][0] <= matmux10:multiply_unit.output_test[6][0]
output_test[6][1] <= matmux10:multiply_unit.output_test[6][1]
output_test[6][2] <= matmux10:multiply_unit.output_test[6][2]
output_test[6][3] <= matmux10:multiply_unit.output_test[6][3]
output_test[6][4] <= matmux10:multiply_unit.output_test[6][4]
output_test[6][5] <= matmux10:multiply_unit.output_test[6][5]
output_test[6][6] <= matmux10:multiply_unit.output_test[6][6]
output_test[6][7] <= matmux10:multiply_unit.output_test[6][7]
output_test[6][8] <= matmux10:multiply_unit.output_test[6][8]
output_test[6][9] <= matmux10:multiply_unit.output_test[6][9]
output_test[6][10] <= matmux10:multiply_unit.output_test[6][10]
output_test[6][11] <= matmux10:multiply_unit.output_test[6][11]
output_test[6][12] <= matmux10:multiply_unit.output_test[6][12]
output_test[6][13] <= matmux10:multiply_unit.output_test[6][13]
output_test[6][14] <= matmux10:multiply_unit.output_test[6][14]
output_test[6][15] <= matmux10:multiply_unit.output_test[6][15]
output_test[7][0] <= matmux10:multiply_unit.output_test[7][0]
output_test[7][1] <= matmux10:multiply_unit.output_test[7][1]
output_test[7][2] <= matmux10:multiply_unit.output_test[7][2]
output_test[7][3] <= matmux10:multiply_unit.output_test[7][3]
output_test[7][4] <= matmux10:multiply_unit.output_test[7][4]
output_test[7][5] <= matmux10:multiply_unit.output_test[7][5]
output_test[7][6] <= matmux10:multiply_unit.output_test[7][6]
output_test[7][7] <= matmux10:multiply_unit.output_test[7][7]
output_test[7][8] <= matmux10:multiply_unit.output_test[7][8]
output_test[7][9] <= matmux10:multiply_unit.output_test[7][9]
output_test[7][10] <= matmux10:multiply_unit.output_test[7][10]
output_test[7][11] <= matmux10:multiply_unit.output_test[7][11]
output_test[7][12] <= matmux10:multiply_unit.output_test[7][12]
output_test[7][13] <= matmux10:multiply_unit.output_test[7][13]
output_test[7][14] <= matmux10:multiply_unit.output_test[7][14]
output_test[7][15] <= matmux10:multiply_unit.output_test[7][15]
output_test[8][0] <= matmux10:multiply_unit.output_test[8][0]
output_test[8][1] <= matmux10:multiply_unit.output_test[8][1]
output_test[8][2] <= matmux10:multiply_unit.output_test[8][2]
output_test[8][3] <= matmux10:multiply_unit.output_test[8][3]
output_test[8][4] <= matmux10:multiply_unit.output_test[8][4]
output_test[8][5] <= matmux10:multiply_unit.output_test[8][5]
output_test[8][6] <= matmux10:multiply_unit.output_test[8][6]
output_test[8][7] <= matmux10:multiply_unit.output_test[8][7]
output_test[8][8] <= matmux10:multiply_unit.output_test[8][8]
output_test[8][9] <= matmux10:multiply_unit.output_test[8][9]
output_test[8][10] <= matmux10:multiply_unit.output_test[8][10]
output_test[8][11] <= matmux10:multiply_unit.output_test[8][11]
output_test[8][12] <= matmux10:multiply_unit.output_test[8][12]
output_test[8][13] <= matmux10:multiply_unit.output_test[8][13]
output_test[8][14] <= matmux10:multiply_unit.output_test[8][14]
output_test[8][15] <= matmux10:multiply_unit.output_test[8][15]
output_test[9][0] <= matmux10:multiply_unit.output_test[9][0]
output_test[9][1] <= matmux10:multiply_unit.output_test[9][1]
output_test[9][2] <= matmux10:multiply_unit.output_test[9][2]
output_test[9][3] <= matmux10:multiply_unit.output_test[9][3]
output_test[9][4] <= matmux10:multiply_unit.output_test[9][4]
output_test[9][5] <= matmux10:multiply_unit.output_test[9][5]
output_test[9][6] <= matmux10:multiply_unit.output_test[9][6]
output_test[9][7] <= matmux10:multiply_unit.output_test[9][7]
output_test[9][8] <= matmux10:multiply_unit.output_test[9][8]
output_test[9][9] <= matmux10:multiply_unit.output_test[9][9]
output_test[9][10] <= matmux10:multiply_unit.output_test[9][10]
output_test[9][11] <= matmux10:multiply_unit.output_test[9][11]
output_test[9][12] <= matmux10:multiply_unit.output_test[9][12]
output_test[9][13] <= matmux10:multiply_unit.output_test[9][13]
output_test[9][14] <= matmux10:multiply_unit.output_test[9][14]
output_test[9][15] <= matmux10:multiply_unit.output_test[9][15]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit
weight[0][0] => mult_accum:ma0.dataa[0]
weight[0][1] => mult_accum:ma0.dataa[1]
weight[0][2] => mult_accum:ma0.dataa[2]
weight[0][3] => mult_accum:ma0.dataa[3]
weight[0][4] => mult_accum:ma0.dataa[4]
weight[0][5] => mult_accum:ma0.dataa[5]
weight[0][6] => mult_accum:ma0.dataa[6]
weight[0][7] => mult_accum:ma0.dataa[7]
weight[0][8] => mult_accum:ma0.dataa[8]
weight[0][9] => mult_accum:ma0.dataa[9]
weight[0][10] => mult_accum:ma0.dataa[10]
weight[0][11] => mult_accum:ma0.dataa[11]
weight[0][12] => mult_accum:ma0.dataa[12]
weight[0][13] => mult_accum:ma0.dataa[13]
weight[0][14] => mult_accum:ma0.dataa[14]
weight[0][15] => mult_accum:ma0.dataa[15]
weight[1][0] => mult_accum:ma1.dataa[0]
weight[1][1] => mult_accum:ma1.dataa[1]
weight[1][2] => mult_accum:ma1.dataa[2]
weight[1][3] => mult_accum:ma1.dataa[3]
weight[1][4] => mult_accum:ma1.dataa[4]
weight[1][5] => mult_accum:ma1.dataa[5]
weight[1][6] => mult_accum:ma1.dataa[6]
weight[1][7] => mult_accum:ma1.dataa[7]
weight[1][8] => mult_accum:ma1.dataa[8]
weight[1][9] => mult_accum:ma1.dataa[9]
weight[1][10] => mult_accum:ma1.dataa[10]
weight[1][11] => mult_accum:ma1.dataa[11]
weight[1][12] => mult_accum:ma1.dataa[12]
weight[1][13] => mult_accum:ma1.dataa[13]
weight[1][14] => mult_accum:ma1.dataa[14]
weight[1][15] => mult_accum:ma1.dataa[15]
weight[2][0] => mult_accum:ma2.dataa[0]
weight[2][1] => mult_accum:ma2.dataa[1]
weight[2][2] => mult_accum:ma2.dataa[2]
weight[2][3] => mult_accum:ma2.dataa[3]
weight[2][4] => mult_accum:ma2.dataa[4]
weight[2][5] => mult_accum:ma2.dataa[5]
weight[2][6] => mult_accum:ma2.dataa[6]
weight[2][7] => mult_accum:ma2.dataa[7]
weight[2][8] => mult_accum:ma2.dataa[8]
weight[2][9] => mult_accum:ma2.dataa[9]
weight[2][10] => mult_accum:ma2.dataa[10]
weight[2][11] => mult_accum:ma2.dataa[11]
weight[2][12] => mult_accum:ma2.dataa[12]
weight[2][13] => mult_accum:ma2.dataa[13]
weight[2][14] => mult_accum:ma2.dataa[14]
weight[2][15] => mult_accum:ma2.dataa[15]
weight[3][0] => mult_accum:ma3.dataa[0]
weight[3][1] => mult_accum:ma3.dataa[1]
weight[3][2] => mult_accum:ma3.dataa[2]
weight[3][3] => mult_accum:ma3.dataa[3]
weight[3][4] => mult_accum:ma3.dataa[4]
weight[3][5] => mult_accum:ma3.dataa[5]
weight[3][6] => mult_accum:ma3.dataa[6]
weight[3][7] => mult_accum:ma3.dataa[7]
weight[3][8] => mult_accum:ma3.dataa[8]
weight[3][9] => mult_accum:ma3.dataa[9]
weight[3][10] => mult_accum:ma3.dataa[10]
weight[3][11] => mult_accum:ma3.dataa[11]
weight[3][12] => mult_accum:ma3.dataa[12]
weight[3][13] => mult_accum:ma3.dataa[13]
weight[3][14] => mult_accum:ma3.dataa[14]
weight[3][15] => mult_accum:ma3.dataa[15]
weight[4][0] => mult_accum:ma4.dataa[0]
weight[4][1] => mult_accum:ma4.dataa[1]
weight[4][2] => mult_accum:ma4.dataa[2]
weight[4][3] => mult_accum:ma4.dataa[3]
weight[4][4] => mult_accum:ma4.dataa[4]
weight[4][5] => mult_accum:ma4.dataa[5]
weight[4][6] => mult_accum:ma4.dataa[6]
weight[4][7] => mult_accum:ma4.dataa[7]
weight[4][8] => mult_accum:ma4.dataa[8]
weight[4][9] => mult_accum:ma4.dataa[9]
weight[4][10] => mult_accum:ma4.dataa[10]
weight[4][11] => mult_accum:ma4.dataa[11]
weight[4][12] => mult_accum:ma4.dataa[12]
weight[4][13] => mult_accum:ma4.dataa[13]
weight[4][14] => mult_accum:ma4.dataa[14]
weight[4][15] => mult_accum:ma4.dataa[15]
weight[5][0] => mult_accum:ma5.dataa[0]
weight[5][1] => mult_accum:ma5.dataa[1]
weight[5][2] => mult_accum:ma5.dataa[2]
weight[5][3] => mult_accum:ma5.dataa[3]
weight[5][4] => mult_accum:ma5.dataa[4]
weight[5][5] => mult_accum:ma5.dataa[5]
weight[5][6] => mult_accum:ma5.dataa[6]
weight[5][7] => mult_accum:ma5.dataa[7]
weight[5][8] => mult_accum:ma5.dataa[8]
weight[5][9] => mult_accum:ma5.dataa[9]
weight[5][10] => mult_accum:ma5.dataa[10]
weight[5][11] => mult_accum:ma5.dataa[11]
weight[5][12] => mult_accum:ma5.dataa[12]
weight[5][13] => mult_accum:ma5.dataa[13]
weight[5][14] => mult_accum:ma5.dataa[14]
weight[5][15] => mult_accum:ma5.dataa[15]
weight[6][0] => mult_accum:ma6.dataa[0]
weight[6][1] => mult_accum:ma6.dataa[1]
weight[6][2] => mult_accum:ma6.dataa[2]
weight[6][3] => mult_accum:ma6.dataa[3]
weight[6][4] => mult_accum:ma6.dataa[4]
weight[6][5] => mult_accum:ma6.dataa[5]
weight[6][6] => mult_accum:ma6.dataa[6]
weight[6][7] => mult_accum:ma6.dataa[7]
weight[6][8] => mult_accum:ma6.dataa[8]
weight[6][9] => mult_accum:ma6.dataa[9]
weight[6][10] => mult_accum:ma6.dataa[10]
weight[6][11] => mult_accum:ma6.dataa[11]
weight[6][12] => mult_accum:ma6.dataa[12]
weight[6][13] => mult_accum:ma6.dataa[13]
weight[6][14] => mult_accum:ma6.dataa[14]
weight[6][15] => mult_accum:ma6.dataa[15]
weight[7][0] => mult_accum:ma7.dataa[0]
weight[7][1] => mult_accum:ma7.dataa[1]
weight[7][2] => mult_accum:ma7.dataa[2]
weight[7][3] => mult_accum:ma7.dataa[3]
weight[7][4] => mult_accum:ma7.dataa[4]
weight[7][5] => mult_accum:ma7.dataa[5]
weight[7][6] => mult_accum:ma7.dataa[6]
weight[7][7] => mult_accum:ma7.dataa[7]
weight[7][8] => mult_accum:ma7.dataa[8]
weight[7][9] => mult_accum:ma7.dataa[9]
weight[7][10] => mult_accum:ma7.dataa[10]
weight[7][11] => mult_accum:ma7.dataa[11]
weight[7][12] => mult_accum:ma7.dataa[12]
weight[7][13] => mult_accum:ma7.dataa[13]
weight[7][14] => mult_accum:ma7.dataa[14]
weight[7][15] => mult_accum:ma7.dataa[15]
weight[8][0] => mult_accum:ma8.dataa[0]
weight[8][1] => mult_accum:ma8.dataa[1]
weight[8][2] => mult_accum:ma8.dataa[2]
weight[8][3] => mult_accum:ma8.dataa[3]
weight[8][4] => mult_accum:ma8.dataa[4]
weight[8][5] => mult_accum:ma8.dataa[5]
weight[8][6] => mult_accum:ma8.dataa[6]
weight[8][7] => mult_accum:ma8.dataa[7]
weight[8][8] => mult_accum:ma8.dataa[8]
weight[8][9] => mult_accum:ma8.dataa[9]
weight[8][10] => mult_accum:ma8.dataa[10]
weight[8][11] => mult_accum:ma8.dataa[11]
weight[8][12] => mult_accum:ma8.dataa[12]
weight[8][13] => mult_accum:ma8.dataa[13]
weight[8][14] => mult_accum:ma8.dataa[14]
weight[8][15] => mult_accum:ma8.dataa[15]
weight[9][0] => mult_accum:ma9.dataa[0]
weight[9][1] => mult_accum:ma9.dataa[1]
weight[9][2] => mult_accum:ma9.dataa[2]
weight[9][3] => mult_accum:ma9.dataa[3]
weight[9][4] => mult_accum:ma9.dataa[4]
weight[9][5] => mult_accum:ma9.dataa[5]
weight[9][6] => mult_accum:ma9.dataa[6]
weight[9][7] => mult_accum:ma9.dataa[7]
weight[9][8] => mult_accum:ma9.dataa[8]
weight[9][9] => mult_accum:ma9.dataa[9]
weight[9][10] => mult_accum:ma9.dataa[10]
weight[9][11] => mult_accum:ma9.dataa[11]
weight[9][12] => mult_accum:ma9.dataa[12]
weight[9][13] => mult_accum:ma9.dataa[13]
weight[9][14] => mult_accum:ma9.dataa[14]
weight[9][15] => mult_accum:ma9.dataa[15]
pixel => datab[0].DATAA
clk => largest_reg:comparator_unit.clk
clk => output_test[0][0]~reg0.CLK
clk => output_test[0][1]~reg0.CLK
clk => output_test[0][2]~reg0.CLK
clk => output_test[0][3]~reg0.CLK
clk => output_test[0][4]~reg0.CLK
clk => output_test[0][5]~reg0.CLK
clk => output_test[0][6]~reg0.CLK
clk => output_test[0][7]~reg0.CLK
clk => output_test[0][8]~reg0.CLK
clk => output_test[0][9]~reg0.CLK
clk => output_test[0][10]~reg0.CLK
clk => output_test[0][11]~reg0.CLK
clk => output_test[0][12]~reg0.CLK
clk => output_test[0][13]~reg0.CLK
clk => output_test[0][14]~reg0.CLK
clk => output_test[0][15]~reg0.CLK
clk => output_test[1][0]~reg0.CLK
clk => output_test[1][1]~reg0.CLK
clk => output_test[1][2]~reg0.CLK
clk => output_test[1][3]~reg0.CLK
clk => output_test[1][4]~reg0.CLK
clk => output_test[1][5]~reg0.CLK
clk => output_test[1][6]~reg0.CLK
clk => output_test[1][7]~reg0.CLK
clk => output_test[1][8]~reg0.CLK
clk => output_test[1][9]~reg0.CLK
clk => output_test[1][10]~reg0.CLK
clk => output_test[1][11]~reg0.CLK
clk => output_test[1][12]~reg0.CLK
clk => output_test[1][13]~reg0.CLK
clk => output_test[1][14]~reg0.CLK
clk => output_test[1][15]~reg0.CLK
clk => output_test[2][0]~reg0.CLK
clk => output_test[2][1]~reg0.CLK
clk => output_test[2][2]~reg0.CLK
clk => output_test[2][3]~reg0.CLK
clk => output_test[2][4]~reg0.CLK
clk => output_test[2][5]~reg0.CLK
clk => output_test[2][6]~reg0.CLK
clk => output_test[2][7]~reg0.CLK
clk => output_test[2][8]~reg0.CLK
clk => output_test[2][9]~reg0.CLK
clk => output_test[2][10]~reg0.CLK
clk => output_test[2][11]~reg0.CLK
clk => output_test[2][12]~reg0.CLK
clk => output_test[2][13]~reg0.CLK
clk => output_test[2][14]~reg0.CLK
clk => output_test[2][15]~reg0.CLK
clk => output_test[3][0]~reg0.CLK
clk => output_test[3][1]~reg0.CLK
clk => output_test[3][2]~reg0.CLK
clk => output_test[3][3]~reg0.CLK
clk => output_test[3][4]~reg0.CLK
clk => output_test[3][5]~reg0.CLK
clk => output_test[3][6]~reg0.CLK
clk => output_test[3][7]~reg0.CLK
clk => output_test[3][8]~reg0.CLK
clk => output_test[3][9]~reg0.CLK
clk => output_test[3][10]~reg0.CLK
clk => output_test[3][11]~reg0.CLK
clk => output_test[3][12]~reg0.CLK
clk => output_test[3][13]~reg0.CLK
clk => output_test[3][14]~reg0.CLK
clk => output_test[3][15]~reg0.CLK
clk => output_test[4][0]~reg0.CLK
clk => output_test[4][1]~reg0.CLK
clk => output_test[4][2]~reg0.CLK
clk => output_test[4][3]~reg0.CLK
clk => output_test[4][4]~reg0.CLK
clk => output_test[4][5]~reg0.CLK
clk => output_test[4][6]~reg0.CLK
clk => output_test[4][7]~reg0.CLK
clk => output_test[4][8]~reg0.CLK
clk => output_test[4][9]~reg0.CLK
clk => output_test[4][10]~reg0.CLK
clk => output_test[4][11]~reg0.CLK
clk => output_test[4][12]~reg0.CLK
clk => output_test[4][13]~reg0.CLK
clk => output_test[4][14]~reg0.CLK
clk => output_test[4][15]~reg0.CLK
clk => output_test[5][0]~reg0.CLK
clk => output_test[5][1]~reg0.CLK
clk => output_test[5][2]~reg0.CLK
clk => output_test[5][3]~reg0.CLK
clk => output_test[5][4]~reg0.CLK
clk => output_test[5][5]~reg0.CLK
clk => output_test[5][6]~reg0.CLK
clk => output_test[5][7]~reg0.CLK
clk => output_test[5][8]~reg0.CLK
clk => output_test[5][9]~reg0.CLK
clk => output_test[5][10]~reg0.CLK
clk => output_test[5][11]~reg0.CLK
clk => output_test[5][12]~reg0.CLK
clk => output_test[5][13]~reg0.CLK
clk => output_test[5][14]~reg0.CLK
clk => output_test[5][15]~reg0.CLK
clk => output_test[6][0]~reg0.CLK
clk => output_test[6][1]~reg0.CLK
clk => output_test[6][2]~reg0.CLK
clk => output_test[6][3]~reg0.CLK
clk => output_test[6][4]~reg0.CLK
clk => output_test[6][5]~reg0.CLK
clk => output_test[6][6]~reg0.CLK
clk => output_test[6][7]~reg0.CLK
clk => output_test[6][8]~reg0.CLK
clk => output_test[6][9]~reg0.CLK
clk => output_test[6][10]~reg0.CLK
clk => output_test[6][11]~reg0.CLK
clk => output_test[6][12]~reg0.CLK
clk => output_test[6][13]~reg0.CLK
clk => output_test[6][14]~reg0.CLK
clk => output_test[6][15]~reg0.CLK
clk => output_test[7][0]~reg0.CLK
clk => output_test[7][1]~reg0.CLK
clk => output_test[7][2]~reg0.CLK
clk => output_test[7][3]~reg0.CLK
clk => output_test[7][4]~reg0.CLK
clk => output_test[7][5]~reg0.CLK
clk => output_test[7][6]~reg0.CLK
clk => output_test[7][7]~reg0.CLK
clk => output_test[7][8]~reg0.CLK
clk => output_test[7][9]~reg0.CLK
clk => output_test[7][10]~reg0.CLK
clk => output_test[7][11]~reg0.CLK
clk => output_test[7][12]~reg0.CLK
clk => output_test[7][13]~reg0.CLK
clk => output_test[7][14]~reg0.CLK
clk => output_test[7][15]~reg0.CLK
clk => output_test[8][0]~reg0.CLK
clk => output_test[8][1]~reg0.CLK
clk => output_test[8][2]~reg0.CLK
clk => output_test[8][3]~reg0.CLK
clk => output_test[8][4]~reg0.CLK
clk => output_test[8][5]~reg0.CLK
clk => output_test[8][6]~reg0.CLK
clk => output_test[8][7]~reg0.CLK
clk => output_test[8][8]~reg0.CLK
clk => output_test[8][9]~reg0.CLK
clk => output_test[8][10]~reg0.CLK
clk => output_test[8][11]~reg0.CLK
clk => output_test[8][12]~reg0.CLK
clk => output_test[8][13]~reg0.CLK
clk => output_test[8][14]~reg0.CLK
clk => output_test[8][15]~reg0.CLK
clk => output_test[9][0]~reg0.CLK
clk => output_test[9][1]~reg0.CLK
clk => output_test[9][2]~reg0.CLK
clk => output_test[9][3]~reg0.CLK
clk => output_test[9][4]~reg0.CLK
clk => output_test[9][5]~reg0.CLK
clk => output_test[9][6]~reg0.CLK
clk => output_test[9][7]~reg0.CLK
clk => output_test[9][8]~reg0.CLK
clk => output_test[9][9]~reg0.CLK
clk => output_test[9][10]~reg0.CLK
clk => output_test[9][11]~reg0.CLK
clk => output_test[9][12]~reg0.CLK
clk => output_test[9][13]~reg0.CLK
clk => output_test[9][14]~reg0.CLK
clk => output_test[9][15]~reg0.CLK
clk => classification[0]~reg0.CLK
clk => classification[1]~reg0.CLK
clk => classification[2]~reg0.CLK
clk => classification[3]~reg0.CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => mult_accum:ma0.clock0
clk => mult_accum:ma1.clock0
clk => mult_accum:ma2.clock0
clk => mult_accum:ma3.clock0
clk => mult_accum:ma4.clock0
clk => mult_accum:ma5.clock0
clk => mult_accum:ma6.clock0
clk => mult_accum:ma7.clock0
clk => mult_accum:ma8.clock0
clk => mult_accum:ma9.clock0
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => largest_reg:comparator_unit.reset
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => Selector16.IN5
classification[0] <= classification[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
classification[1] <= classification[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
classification[2] <= classification[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
classification[3] <= classification[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][0] <= output_test[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][1] <= output_test[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][2] <= output_test[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][3] <= output_test[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][4] <= output_test[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][5] <= output_test[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][6] <= output_test[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][7] <= output_test[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][8] <= output_test[0][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][9] <= output_test[0][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][10] <= output_test[0][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][11] <= output_test[0][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][12] <= output_test[0][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][13] <= output_test[0][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][14] <= output_test[0][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[0][15] <= output_test[0][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][0] <= output_test[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][1] <= output_test[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][2] <= output_test[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][3] <= output_test[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][4] <= output_test[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][5] <= output_test[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][6] <= output_test[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][7] <= output_test[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][8] <= output_test[1][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][9] <= output_test[1][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][10] <= output_test[1][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][11] <= output_test[1][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][12] <= output_test[1][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][13] <= output_test[1][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][14] <= output_test[1][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[1][15] <= output_test[1][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][0] <= output_test[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][1] <= output_test[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][2] <= output_test[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][3] <= output_test[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][4] <= output_test[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][5] <= output_test[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][6] <= output_test[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][7] <= output_test[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][8] <= output_test[2][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][9] <= output_test[2][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][10] <= output_test[2][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][11] <= output_test[2][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][12] <= output_test[2][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][13] <= output_test[2][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][14] <= output_test[2][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[2][15] <= output_test[2][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][0] <= output_test[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][1] <= output_test[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][2] <= output_test[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][3] <= output_test[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][4] <= output_test[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][5] <= output_test[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][6] <= output_test[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][7] <= output_test[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][8] <= output_test[3][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][9] <= output_test[3][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][10] <= output_test[3][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][11] <= output_test[3][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][12] <= output_test[3][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][13] <= output_test[3][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][14] <= output_test[3][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[3][15] <= output_test[3][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][0] <= output_test[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][1] <= output_test[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][2] <= output_test[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][3] <= output_test[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][4] <= output_test[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][5] <= output_test[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][6] <= output_test[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][7] <= output_test[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][8] <= output_test[4][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][9] <= output_test[4][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][10] <= output_test[4][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][11] <= output_test[4][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][12] <= output_test[4][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][13] <= output_test[4][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][14] <= output_test[4][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[4][15] <= output_test[4][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][0] <= output_test[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][1] <= output_test[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][2] <= output_test[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][3] <= output_test[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][4] <= output_test[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][5] <= output_test[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][6] <= output_test[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][7] <= output_test[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][8] <= output_test[5][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][9] <= output_test[5][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][10] <= output_test[5][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][11] <= output_test[5][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][12] <= output_test[5][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][13] <= output_test[5][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][14] <= output_test[5][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[5][15] <= output_test[5][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][0] <= output_test[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][1] <= output_test[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][2] <= output_test[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][3] <= output_test[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][4] <= output_test[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][5] <= output_test[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][6] <= output_test[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][7] <= output_test[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][8] <= output_test[6][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][9] <= output_test[6][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][10] <= output_test[6][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][11] <= output_test[6][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][12] <= output_test[6][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][13] <= output_test[6][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][14] <= output_test[6][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[6][15] <= output_test[6][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][0] <= output_test[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][1] <= output_test[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][2] <= output_test[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][3] <= output_test[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][4] <= output_test[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][5] <= output_test[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][6] <= output_test[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][7] <= output_test[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][8] <= output_test[7][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][9] <= output_test[7][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][10] <= output_test[7][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][11] <= output_test[7][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][12] <= output_test[7][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][13] <= output_test[7][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][14] <= output_test[7][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[7][15] <= output_test[7][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][0] <= output_test[8][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][1] <= output_test[8][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][2] <= output_test[8][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][3] <= output_test[8][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][4] <= output_test[8][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][5] <= output_test[8][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][6] <= output_test[8][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][7] <= output_test[8][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][8] <= output_test[8][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][9] <= output_test[8][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][10] <= output_test[8][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][11] <= output_test[8][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][12] <= output_test[8][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][13] <= output_test[8][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][14] <= output_test[8][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[8][15] <= output_test[8][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][0] <= output_test[9][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][1] <= output_test[9][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][2] <= output_test[9][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][3] <= output_test[9][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][4] <= output_test[9][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][5] <= output_test[9][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][6] <= output_test[9][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][7] <= output_test[9][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][8] <= output_test[9][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][9] <= output_test[9][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][10] <= output_test[9][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][11] <= output_test[9][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][12] <= output_test[9][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][13] <= output_test[9][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][14] <= output_test[9][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_test[9][15] <= output_test[9][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
result[0][0] => result[0][0].IN1
result[0][1] => result[0][1].IN1
result[0][2] => result[0][2].IN1
result[0][3] => result[0][3].IN1
result[0][4] => result[0][4].IN1
result[0][5] => result[0][5].IN1
result[0][6] => result[0][6].IN1
result[0][7] => result[0][7].IN1
result[0][8] => result[0][8].IN1
result[0][9] => result[0][9].IN1
result[0][10] => result[0][10].IN1
result[0][11] => result[0][11].IN1
result[0][12] => result[0][12].IN1
result[0][13] => result[0][13].IN1
result[0][14] => result[0][14].IN1
result[0][15] => result[0][15].IN1
result[1][0] => result[1][0].IN1
result[1][1] => result[1][1].IN1
result[1][2] => result[1][2].IN1
result[1][3] => result[1][3].IN1
result[1][4] => result[1][4].IN1
result[1][5] => result[1][5].IN1
result[1][6] => result[1][6].IN1
result[1][7] => result[1][7].IN1
result[1][8] => result[1][8].IN1
result[1][9] => result[1][9].IN1
result[1][10] => result[1][10].IN1
result[1][11] => result[1][11].IN1
result[1][12] => result[1][12].IN1
result[1][13] => result[1][13].IN1
result[1][14] => result[1][14].IN1
result[1][15] => result[1][15].IN1
result[2][0] => result[2][0].IN1
result[2][1] => result[2][1].IN1
result[2][2] => result[2][2].IN1
result[2][3] => result[2][3].IN1
result[2][4] => result[2][4].IN1
result[2][5] => result[2][5].IN1
result[2][6] => result[2][6].IN1
result[2][7] => result[2][7].IN1
result[2][8] => result[2][8].IN1
result[2][9] => result[2][9].IN1
result[2][10] => result[2][10].IN1
result[2][11] => result[2][11].IN1
result[2][12] => result[2][12].IN1
result[2][13] => result[2][13].IN1
result[2][14] => result[2][14].IN1
result[2][15] => result[2][15].IN1
result[3][0] => result[3][0].IN1
result[3][1] => result[3][1].IN1
result[3][2] => result[3][2].IN1
result[3][3] => result[3][3].IN1
result[3][4] => result[3][4].IN1
result[3][5] => result[3][5].IN1
result[3][6] => result[3][6].IN1
result[3][7] => result[3][7].IN1
result[3][8] => result[3][8].IN1
result[3][9] => result[3][9].IN1
result[3][10] => result[3][10].IN1
result[3][11] => result[3][11].IN1
result[3][12] => result[3][12].IN1
result[3][13] => result[3][13].IN1
result[3][14] => result[3][14].IN1
result[3][15] => result[3][15].IN1
result[4][0] => result[4][0].IN1
result[4][1] => result[4][1].IN1
result[4][2] => result[4][2].IN1
result[4][3] => result[4][3].IN1
result[4][4] => result[4][4].IN1
result[4][5] => result[4][5].IN1
result[4][6] => result[4][6].IN1
result[4][7] => result[4][7].IN1
result[4][8] => result[4][8].IN1
result[4][9] => result[4][9].IN1
result[4][10] => result[4][10].IN1
result[4][11] => result[4][11].IN1
result[4][12] => result[4][12].IN1
result[4][13] => result[4][13].IN1
result[4][14] => result[4][14].IN1
result[4][15] => result[4][15].IN1
result[5][0] => result[5][0].IN1
result[5][1] => result[5][1].IN1
result[5][2] => result[5][2].IN1
result[5][3] => result[5][3].IN1
result[5][4] => result[5][4].IN1
result[5][5] => result[5][5].IN1
result[5][6] => result[5][6].IN1
result[5][7] => result[5][7].IN1
result[5][8] => result[5][8].IN1
result[5][9] => result[5][9].IN1
result[5][10] => result[5][10].IN1
result[5][11] => result[5][11].IN1
result[5][12] => result[5][12].IN1
result[5][13] => result[5][13].IN1
result[5][14] => result[5][14].IN1
result[5][15] => result[5][15].IN1
result[6][0] => result[6][0].IN1
result[6][1] => result[6][1].IN1
result[6][2] => result[6][2].IN1
result[6][3] => result[6][3].IN1
result[6][4] => result[6][4].IN1
result[6][5] => result[6][5].IN1
result[6][6] => result[6][6].IN1
result[6][7] => result[6][7].IN1
result[6][8] => result[6][8].IN1
result[6][9] => result[6][9].IN1
result[6][10] => result[6][10].IN1
result[6][11] => result[6][11].IN1
result[6][12] => result[6][12].IN1
result[6][13] => result[6][13].IN1
result[6][14] => result[6][14].IN1
result[6][15] => result[6][15].IN1
result[7][0] => result[7][0].IN1
result[7][1] => result[7][1].IN1
result[7][2] => result[7][2].IN1
result[7][3] => result[7][3].IN1
result[7][4] => result[7][4].IN1
result[7][5] => result[7][5].IN1
result[7][6] => result[7][6].IN1
result[7][7] => result[7][7].IN1
result[7][8] => result[7][8].IN1
result[7][9] => result[7][9].IN1
result[7][10] => result[7][10].IN1
result[7][11] => result[7][11].IN1
result[7][12] => result[7][12].IN1
result[7][13] => result[7][13].IN1
result[7][14] => result[7][14].IN1
result[7][15] => result[7][15].IN1
result[8][0] => result[8][0].IN1
result[8][1] => result[8][1].IN1
result[8][2] => result[8][2].IN1
result[8][3] => result[8][3].IN1
result[8][4] => result[8][4].IN1
result[8][5] => result[8][5].IN1
result[8][6] => result[8][6].IN1
result[8][7] => result[8][7].IN1
result[8][8] => result[8][8].IN1
result[8][9] => result[8][9].IN1
result[8][10] => result[8][10].IN1
result[8][11] => result[8][11].IN1
result[8][12] => result[8][12].IN1
result[8][13] => result[8][13].IN1
result[8][14] => result[8][14].IN1
result[8][15] => result[8][15].IN1
result[9][0] => result[9][0].IN1
result[9][1] => result[9][1].IN1
result[9][2] => result[9][2].IN1
result[9][3] => result[9][3].IN1
result[9][4] => result[9][4].IN1
result[9][5] => result[9][5].IN1
result[9][6] => result[9][6].IN1
result[9][7] => result[9][7].IN1
result[9][8] => result[9][8].IN1
result[9][9] => result[9][9].IN1
result[9][10] => result[9][10].IN1
result[9][11] => result[9][11].IN1
result[9][12] => result[9][12].IN1
result[9][13] => result[9][13].IN1
result[9][14] => result[9][14].IN1
result[9][15] => result[9][15].IN1
classification[0] <= a8[0].DB_MAX_OUTPUT_PORT_TYPE
classification[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
classification[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
classification[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_igg:auto_generated.dataa[0]
dataa[1] => cmpr_igg:auto_generated.dataa[1]
dataa[2] => cmpr_igg:auto_generated.dataa[2]
dataa[3] => cmpr_igg:auto_generated.dataa[3]
dataa[4] => cmpr_igg:auto_generated.dataa[4]
dataa[5] => cmpr_igg:auto_generated.dataa[5]
dataa[6] => cmpr_igg:auto_generated.dataa[6]
dataa[7] => cmpr_igg:auto_generated.dataa[7]
dataa[8] => cmpr_igg:auto_generated.dataa[8]
dataa[9] => cmpr_igg:auto_generated.dataa[9]
dataa[10] => cmpr_igg:auto_generated.dataa[10]
dataa[11] => cmpr_igg:auto_generated.dataa[11]
dataa[12] => cmpr_igg:auto_generated.dataa[12]
dataa[13] => cmpr_igg:auto_generated.dataa[13]
dataa[14] => cmpr_igg:auto_generated.dataa[14]
dataa[15] => cmpr_igg:auto_generated.dataa[15]
datab[0] => cmpr_igg:auto_generated.datab[0]
datab[1] => cmpr_igg:auto_generated.datab[1]
datab[2] => cmpr_igg:auto_generated.datab[2]
datab[3] => cmpr_igg:auto_generated.datab[3]
datab[4] => cmpr_igg:auto_generated.datab[4]
datab[5] => cmpr_igg:auto_generated.datab[5]
datab[6] => cmpr_igg:auto_generated.datab[6]
datab[7] => cmpr_igg:auto_generated.datab[7]
datab[8] => cmpr_igg:auto_generated.datab[8]
datab[9] => cmpr_igg:auto_generated.datab[9]
datab[10] => cmpr_igg:auto_generated.datab[10]
datab[11] => cmpr_igg:auto_generated.datab[11]
datab[12] => cmpr_igg:auto_generated.datab[12]
datab[13] => cmpr_igg:auto_generated.datab[13]
datab[14] => cmpr_igg:auto_generated.datab[14]
datab[15] => cmpr_igg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_igg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
dataa[15] => dataa_int[15].IN0
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
datab[15] => datab_int[15].IN0


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c1|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_igg:auto_generated.dataa[0]
dataa[1] => cmpr_igg:auto_generated.dataa[1]
dataa[2] => cmpr_igg:auto_generated.dataa[2]
dataa[3] => cmpr_igg:auto_generated.dataa[3]
dataa[4] => cmpr_igg:auto_generated.dataa[4]
dataa[5] => cmpr_igg:auto_generated.dataa[5]
dataa[6] => cmpr_igg:auto_generated.dataa[6]
dataa[7] => cmpr_igg:auto_generated.dataa[7]
dataa[8] => cmpr_igg:auto_generated.dataa[8]
dataa[9] => cmpr_igg:auto_generated.dataa[9]
dataa[10] => cmpr_igg:auto_generated.dataa[10]
dataa[11] => cmpr_igg:auto_generated.dataa[11]
dataa[12] => cmpr_igg:auto_generated.dataa[12]
dataa[13] => cmpr_igg:auto_generated.dataa[13]
dataa[14] => cmpr_igg:auto_generated.dataa[14]
dataa[15] => cmpr_igg:auto_generated.dataa[15]
datab[0] => cmpr_igg:auto_generated.datab[0]
datab[1] => cmpr_igg:auto_generated.datab[1]
datab[2] => cmpr_igg:auto_generated.datab[2]
datab[3] => cmpr_igg:auto_generated.datab[3]
datab[4] => cmpr_igg:auto_generated.datab[4]
datab[5] => cmpr_igg:auto_generated.datab[5]
datab[6] => cmpr_igg:auto_generated.datab[6]
datab[7] => cmpr_igg:auto_generated.datab[7]
datab[8] => cmpr_igg:auto_generated.datab[8]
datab[9] => cmpr_igg:auto_generated.datab[9]
datab[10] => cmpr_igg:auto_generated.datab[10]
datab[11] => cmpr_igg:auto_generated.datab[11]
datab[12] => cmpr_igg:auto_generated.datab[12]
datab[13] => cmpr_igg:auto_generated.datab[13]
datab[14] => cmpr_igg:auto_generated.datab[14]
datab[15] => cmpr_igg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_igg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c1|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
dataa[15] => dataa_int[15].IN0
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
datab[15] => datab_int[15].IN0


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c2
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c2|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_igg:auto_generated.dataa[0]
dataa[1] => cmpr_igg:auto_generated.dataa[1]
dataa[2] => cmpr_igg:auto_generated.dataa[2]
dataa[3] => cmpr_igg:auto_generated.dataa[3]
dataa[4] => cmpr_igg:auto_generated.dataa[4]
dataa[5] => cmpr_igg:auto_generated.dataa[5]
dataa[6] => cmpr_igg:auto_generated.dataa[6]
dataa[7] => cmpr_igg:auto_generated.dataa[7]
dataa[8] => cmpr_igg:auto_generated.dataa[8]
dataa[9] => cmpr_igg:auto_generated.dataa[9]
dataa[10] => cmpr_igg:auto_generated.dataa[10]
dataa[11] => cmpr_igg:auto_generated.dataa[11]
dataa[12] => cmpr_igg:auto_generated.dataa[12]
dataa[13] => cmpr_igg:auto_generated.dataa[13]
dataa[14] => cmpr_igg:auto_generated.dataa[14]
dataa[15] => cmpr_igg:auto_generated.dataa[15]
datab[0] => cmpr_igg:auto_generated.datab[0]
datab[1] => cmpr_igg:auto_generated.datab[1]
datab[2] => cmpr_igg:auto_generated.datab[2]
datab[3] => cmpr_igg:auto_generated.datab[3]
datab[4] => cmpr_igg:auto_generated.datab[4]
datab[5] => cmpr_igg:auto_generated.datab[5]
datab[6] => cmpr_igg:auto_generated.datab[6]
datab[7] => cmpr_igg:auto_generated.datab[7]
datab[8] => cmpr_igg:auto_generated.datab[8]
datab[9] => cmpr_igg:auto_generated.datab[9]
datab[10] => cmpr_igg:auto_generated.datab[10]
datab[11] => cmpr_igg:auto_generated.datab[11]
datab[12] => cmpr_igg:auto_generated.datab[12]
datab[13] => cmpr_igg:auto_generated.datab[13]
datab[14] => cmpr_igg:auto_generated.datab[14]
datab[15] => cmpr_igg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_igg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c2|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
dataa[15] => dataa_int[15].IN0
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
datab[15] => datab_int[15].IN0


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c3
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c3|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_igg:auto_generated.dataa[0]
dataa[1] => cmpr_igg:auto_generated.dataa[1]
dataa[2] => cmpr_igg:auto_generated.dataa[2]
dataa[3] => cmpr_igg:auto_generated.dataa[3]
dataa[4] => cmpr_igg:auto_generated.dataa[4]
dataa[5] => cmpr_igg:auto_generated.dataa[5]
dataa[6] => cmpr_igg:auto_generated.dataa[6]
dataa[7] => cmpr_igg:auto_generated.dataa[7]
dataa[8] => cmpr_igg:auto_generated.dataa[8]
dataa[9] => cmpr_igg:auto_generated.dataa[9]
dataa[10] => cmpr_igg:auto_generated.dataa[10]
dataa[11] => cmpr_igg:auto_generated.dataa[11]
dataa[12] => cmpr_igg:auto_generated.dataa[12]
dataa[13] => cmpr_igg:auto_generated.dataa[13]
dataa[14] => cmpr_igg:auto_generated.dataa[14]
dataa[15] => cmpr_igg:auto_generated.dataa[15]
datab[0] => cmpr_igg:auto_generated.datab[0]
datab[1] => cmpr_igg:auto_generated.datab[1]
datab[2] => cmpr_igg:auto_generated.datab[2]
datab[3] => cmpr_igg:auto_generated.datab[3]
datab[4] => cmpr_igg:auto_generated.datab[4]
datab[5] => cmpr_igg:auto_generated.datab[5]
datab[6] => cmpr_igg:auto_generated.datab[6]
datab[7] => cmpr_igg:auto_generated.datab[7]
datab[8] => cmpr_igg:auto_generated.datab[8]
datab[9] => cmpr_igg:auto_generated.datab[9]
datab[10] => cmpr_igg:auto_generated.datab[10]
datab[11] => cmpr_igg:auto_generated.datab[11]
datab[12] => cmpr_igg:auto_generated.datab[12]
datab[13] => cmpr_igg:auto_generated.datab[13]
datab[14] => cmpr_igg:auto_generated.datab[14]
datab[15] => cmpr_igg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_igg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c3|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
dataa[15] => dataa_int[15].IN0
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
datab[15] => datab_int[15].IN0


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c4|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_igg:auto_generated.dataa[0]
dataa[1] => cmpr_igg:auto_generated.dataa[1]
dataa[2] => cmpr_igg:auto_generated.dataa[2]
dataa[3] => cmpr_igg:auto_generated.dataa[3]
dataa[4] => cmpr_igg:auto_generated.dataa[4]
dataa[5] => cmpr_igg:auto_generated.dataa[5]
dataa[6] => cmpr_igg:auto_generated.dataa[6]
dataa[7] => cmpr_igg:auto_generated.dataa[7]
dataa[8] => cmpr_igg:auto_generated.dataa[8]
dataa[9] => cmpr_igg:auto_generated.dataa[9]
dataa[10] => cmpr_igg:auto_generated.dataa[10]
dataa[11] => cmpr_igg:auto_generated.dataa[11]
dataa[12] => cmpr_igg:auto_generated.dataa[12]
dataa[13] => cmpr_igg:auto_generated.dataa[13]
dataa[14] => cmpr_igg:auto_generated.dataa[14]
dataa[15] => cmpr_igg:auto_generated.dataa[15]
datab[0] => cmpr_igg:auto_generated.datab[0]
datab[1] => cmpr_igg:auto_generated.datab[1]
datab[2] => cmpr_igg:auto_generated.datab[2]
datab[3] => cmpr_igg:auto_generated.datab[3]
datab[4] => cmpr_igg:auto_generated.datab[4]
datab[5] => cmpr_igg:auto_generated.datab[5]
datab[6] => cmpr_igg:auto_generated.datab[6]
datab[7] => cmpr_igg:auto_generated.datab[7]
datab[8] => cmpr_igg:auto_generated.datab[8]
datab[9] => cmpr_igg:auto_generated.datab[9]
datab[10] => cmpr_igg:auto_generated.datab[10]
datab[11] => cmpr_igg:auto_generated.datab[11]
datab[12] => cmpr_igg:auto_generated.datab[12]
datab[13] => cmpr_igg:auto_generated.datab[13]
datab[14] => cmpr_igg:auto_generated.datab[14]
datab[15] => cmpr_igg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_igg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c4|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
dataa[15] => dataa_int[15].IN0
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
datab[15] => datab_int[15].IN0


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c5
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c5|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_igg:auto_generated.dataa[0]
dataa[1] => cmpr_igg:auto_generated.dataa[1]
dataa[2] => cmpr_igg:auto_generated.dataa[2]
dataa[3] => cmpr_igg:auto_generated.dataa[3]
dataa[4] => cmpr_igg:auto_generated.dataa[4]
dataa[5] => cmpr_igg:auto_generated.dataa[5]
dataa[6] => cmpr_igg:auto_generated.dataa[6]
dataa[7] => cmpr_igg:auto_generated.dataa[7]
dataa[8] => cmpr_igg:auto_generated.dataa[8]
dataa[9] => cmpr_igg:auto_generated.dataa[9]
dataa[10] => cmpr_igg:auto_generated.dataa[10]
dataa[11] => cmpr_igg:auto_generated.dataa[11]
dataa[12] => cmpr_igg:auto_generated.dataa[12]
dataa[13] => cmpr_igg:auto_generated.dataa[13]
dataa[14] => cmpr_igg:auto_generated.dataa[14]
dataa[15] => cmpr_igg:auto_generated.dataa[15]
datab[0] => cmpr_igg:auto_generated.datab[0]
datab[1] => cmpr_igg:auto_generated.datab[1]
datab[2] => cmpr_igg:auto_generated.datab[2]
datab[3] => cmpr_igg:auto_generated.datab[3]
datab[4] => cmpr_igg:auto_generated.datab[4]
datab[5] => cmpr_igg:auto_generated.datab[5]
datab[6] => cmpr_igg:auto_generated.datab[6]
datab[7] => cmpr_igg:auto_generated.datab[7]
datab[8] => cmpr_igg:auto_generated.datab[8]
datab[9] => cmpr_igg:auto_generated.datab[9]
datab[10] => cmpr_igg:auto_generated.datab[10]
datab[11] => cmpr_igg:auto_generated.datab[11]
datab[12] => cmpr_igg:auto_generated.datab[12]
datab[13] => cmpr_igg:auto_generated.datab[13]
datab[14] => cmpr_igg:auto_generated.datab[14]
datab[15] => cmpr_igg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_igg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c5|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
dataa[15] => dataa_int[15].IN0
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
datab[15] => datab_int[15].IN0


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c6
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c6|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_igg:auto_generated.dataa[0]
dataa[1] => cmpr_igg:auto_generated.dataa[1]
dataa[2] => cmpr_igg:auto_generated.dataa[2]
dataa[3] => cmpr_igg:auto_generated.dataa[3]
dataa[4] => cmpr_igg:auto_generated.dataa[4]
dataa[5] => cmpr_igg:auto_generated.dataa[5]
dataa[6] => cmpr_igg:auto_generated.dataa[6]
dataa[7] => cmpr_igg:auto_generated.dataa[7]
dataa[8] => cmpr_igg:auto_generated.dataa[8]
dataa[9] => cmpr_igg:auto_generated.dataa[9]
dataa[10] => cmpr_igg:auto_generated.dataa[10]
dataa[11] => cmpr_igg:auto_generated.dataa[11]
dataa[12] => cmpr_igg:auto_generated.dataa[12]
dataa[13] => cmpr_igg:auto_generated.dataa[13]
dataa[14] => cmpr_igg:auto_generated.dataa[14]
dataa[15] => cmpr_igg:auto_generated.dataa[15]
datab[0] => cmpr_igg:auto_generated.datab[0]
datab[1] => cmpr_igg:auto_generated.datab[1]
datab[2] => cmpr_igg:auto_generated.datab[2]
datab[3] => cmpr_igg:auto_generated.datab[3]
datab[4] => cmpr_igg:auto_generated.datab[4]
datab[5] => cmpr_igg:auto_generated.datab[5]
datab[6] => cmpr_igg:auto_generated.datab[6]
datab[7] => cmpr_igg:auto_generated.datab[7]
datab[8] => cmpr_igg:auto_generated.datab[8]
datab[9] => cmpr_igg:auto_generated.datab[9]
datab[10] => cmpr_igg:auto_generated.datab[10]
datab[11] => cmpr_igg:auto_generated.datab[11]
datab[12] => cmpr_igg:auto_generated.datab[12]
datab[13] => cmpr_igg:auto_generated.datab[13]
datab[14] => cmpr_igg:auto_generated.datab[14]
datab[15] => cmpr_igg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_igg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c6|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
dataa[15] => dataa_int[15].IN0
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
datab[15] => datab_int[15].IN0


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c7
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c7|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_igg:auto_generated.dataa[0]
dataa[1] => cmpr_igg:auto_generated.dataa[1]
dataa[2] => cmpr_igg:auto_generated.dataa[2]
dataa[3] => cmpr_igg:auto_generated.dataa[3]
dataa[4] => cmpr_igg:auto_generated.dataa[4]
dataa[5] => cmpr_igg:auto_generated.dataa[5]
dataa[6] => cmpr_igg:auto_generated.dataa[6]
dataa[7] => cmpr_igg:auto_generated.dataa[7]
dataa[8] => cmpr_igg:auto_generated.dataa[8]
dataa[9] => cmpr_igg:auto_generated.dataa[9]
dataa[10] => cmpr_igg:auto_generated.dataa[10]
dataa[11] => cmpr_igg:auto_generated.dataa[11]
dataa[12] => cmpr_igg:auto_generated.dataa[12]
dataa[13] => cmpr_igg:auto_generated.dataa[13]
dataa[14] => cmpr_igg:auto_generated.dataa[14]
dataa[15] => cmpr_igg:auto_generated.dataa[15]
datab[0] => cmpr_igg:auto_generated.datab[0]
datab[1] => cmpr_igg:auto_generated.datab[1]
datab[2] => cmpr_igg:auto_generated.datab[2]
datab[3] => cmpr_igg:auto_generated.datab[3]
datab[4] => cmpr_igg:auto_generated.datab[4]
datab[5] => cmpr_igg:auto_generated.datab[5]
datab[6] => cmpr_igg:auto_generated.datab[6]
datab[7] => cmpr_igg:auto_generated.datab[7]
datab[8] => cmpr_igg:auto_generated.datab[8]
datab[9] => cmpr_igg:auto_generated.datab[9]
datab[10] => cmpr_igg:auto_generated.datab[10]
datab[11] => cmpr_igg:auto_generated.datab[11]
datab[12] => cmpr_igg:auto_generated.datab[12]
datab[13] => cmpr_igg:auto_generated.datab[13]
datab[14] => cmpr_igg:auto_generated.datab[14]
datab[15] => cmpr_igg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_igg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c7|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
dataa[15] => dataa_int[15].IN0
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
datab[15] => datab_int[15].IN0


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c8
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
alb <= lpm_compare:LPM_COMPARE_component.alb


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c8|lpm_compare:LPM_COMPARE_component
dataa[0] => cmpr_igg:auto_generated.dataa[0]
dataa[1] => cmpr_igg:auto_generated.dataa[1]
dataa[2] => cmpr_igg:auto_generated.dataa[2]
dataa[3] => cmpr_igg:auto_generated.dataa[3]
dataa[4] => cmpr_igg:auto_generated.dataa[4]
dataa[5] => cmpr_igg:auto_generated.dataa[5]
dataa[6] => cmpr_igg:auto_generated.dataa[6]
dataa[7] => cmpr_igg:auto_generated.dataa[7]
dataa[8] => cmpr_igg:auto_generated.dataa[8]
dataa[9] => cmpr_igg:auto_generated.dataa[9]
dataa[10] => cmpr_igg:auto_generated.dataa[10]
dataa[11] => cmpr_igg:auto_generated.dataa[11]
dataa[12] => cmpr_igg:auto_generated.dataa[12]
dataa[13] => cmpr_igg:auto_generated.dataa[13]
dataa[14] => cmpr_igg:auto_generated.dataa[14]
dataa[15] => cmpr_igg:auto_generated.dataa[15]
datab[0] => cmpr_igg:auto_generated.datab[0]
datab[1] => cmpr_igg:auto_generated.datab[1]
datab[2] => cmpr_igg:auto_generated.datab[2]
datab[3] => cmpr_igg:auto_generated.datab[3]
datab[4] => cmpr_igg:auto_generated.datab[4]
datab[5] => cmpr_igg:auto_generated.datab[5]
datab[6] => cmpr_igg:auto_generated.datab[6]
datab[7] => cmpr_igg:auto_generated.datab[7]
datab[8] => cmpr_igg:auto_generated.datab[8]
datab[9] => cmpr_igg:auto_generated.datab[9]
datab[10] => cmpr_igg:auto_generated.datab[10]
datab[11] => cmpr_igg:auto_generated.datab[11]
datab[12] => cmpr_igg:auto_generated.datab[12]
datab[13] => cmpr_igg:auto_generated.datab[13]
datab[14] => cmpr_igg:auto_generated.datab[14]
datab[15] => cmpr_igg:auto_generated.datab[15]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_igg:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c8|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN31
dataa[1] => op_1.IN29
dataa[2] => op_1.IN27
dataa[3] => op_1.IN25
dataa[4] => op_1.IN23
dataa[5] => op_1.IN21
dataa[6] => op_1.IN19
dataa[7] => op_1.IN17
dataa[8] => op_1.IN15
dataa[9] => op_1.IN13
dataa[10] => op_1.IN11
dataa[11] => op_1.IN9
dataa[12] => op_1.IN7
dataa[13] => op_1.IN5
dataa[14] => op_1.IN3
dataa[15] => dataa_int[15].IN0
datab[0] => op_1.IN32
datab[1] => op_1.IN30
datab[2] => op_1.IN28
datab[3] => op_1.IN26
datab[4] => op_1.IN24
datab[5] => op_1.IN22
datab[6] => op_1.IN20
datab[7] => op_1.IN18
datab[8] => op_1.IN16
datab[9] => op_1.IN14
datab[10] => op_1.IN12
datab[11] => op_1.IN10
datab[12] => op_1.IN8
datab[13] => op_1.IN6
datab[14] => op_1.IN4
datab[15] => datab_int[15].IN0


|DE2_CCD|train:training_unit
clk => train_state_machine:train_unit.clk
reset => train_state_machine:train_unit.reset
start_stream => train_state_machine:train_unit.start_stream
train_label_b[0] => SW_b_to_dec:switch_unit.train_label_b[0]
train_label_b[1] => SW_b_to_dec:switch_unit.train_label_b[1]
train_label_b[2] => SW_b_to_dec:switch_unit.train_label_b[2]
train_label_b[3] => SW_b_to_dec:switch_unit.train_label_b[3]
start_train_sw => train_state_machine:train_unit.start_train_sw
start_pixel => train_state_machine:train_unit.start_pixel
pixel => train_state_machine:train_unit.pixel
weights_in[0][0] => train_state_machine:train_unit.weights[0][0]
weights_in[0][1] => train_state_machine:train_unit.weights[0][1]
weights_in[0][2] => train_state_machine:train_unit.weights[0][2]
weights_in[0][3] => train_state_machine:train_unit.weights[0][3]
weights_in[0][4] => train_state_machine:train_unit.weights[0][4]
weights_in[0][5] => train_state_machine:train_unit.weights[0][5]
weights_in[0][6] => train_state_machine:train_unit.weights[0][6]
weights_in[0][7] => train_state_machine:train_unit.weights[0][7]
weights_in[0][8] => train_state_machine:train_unit.weights[0][8]
weights_in[0][9] => train_state_machine:train_unit.weights[0][9]
weights_in[0][10] => train_state_machine:train_unit.weights[0][10]
weights_in[0][11] => train_state_machine:train_unit.weights[0][11]
weights_in[0][12] => train_state_machine:train_unit.weights[0][12]
weights_in[0][13] => train_state_machine:train_unit.weights[0][13]
weights_in[0][14] => train_state_machine:train_unit.weights[0][14]
weights_in[0][15] => train_state_machine:train_unit.weights[0][15]
weights_in[1][0] => train_state_machine:train_unit.weights[1][0]
weights_in[1][1] => train_state_machine:train_unit.weights[1][1]
weights_in[1][2] => train_state_machine:train_unit.weights[1][2]
weights_in[1][3] => train_state_machine:train_unit.weights[1][3]
weights_in[1][4] => train_state_machine:train_unit.weights[1][4]
weights_in[1][5] => train_state_machine:train_unit.weights[1][5]
weights_in[1][6] => train_state_machine:train_unit.weights[1][6]
weights_in[1][7] => train_state_machine:train_unit.weights[1][7]
weights_in[1][8] => train_state_machine:train_unit.weights[1][8]
weights_in[1][9] => train_state_machine:train_unit.weights[1][9]
weights_in[1][10] => train_state_machine:train_unit.weights[1][10]
weights_in[1][11] => train_state_machine:train_unit.weights[1][11]
weights_in[1][12] => train_state_machine:train_unit.weights[1][12]
weights_in[1][13] => train_state_machine:train_unit.weights[1][13]
weights_in[1][14] => train_state_machine:train_unit.weights[1][14]
weights_in[1][15] => train_state_machine:train_unit.weights[1][15]
weights_in[2][0] => train_state_machine:train_unit.weights[2][0]
weights_in[2][1] => train_state_machine:train_unit.weights[2][1]
weights_in[2][2] => train_state_machine:train_unit.weights[2][2]
weights_in[2][3] => train_state_machine:train_unit.weights[2][3]
weights_in[2][4] => train_state_machine:train_unit.weights[2][4]
weights_in[2][5] => train_state_machine:train_unit.weights[2][5]
weights_in[2][6] => train_state_machine:train_unit.weights[2][6]
weights_in[2][7] => train_state_machine:train_unit.weights[2][7]
weights_in[2][8] => train_state_machine:train_unit.weights[2][8]
weights_in[2][9] => train_state_machine:train_unit.weights[2][9]
weights_in[2][10] => train_state_machine:train_unit.weights[2][10]
weights_in[2][11] => train_state_machine:train_unit.weights[2][11]
weights_in[2][12] => train_state_machine:train_unit.weights[2][12]
weights_in[2][13] => train_state_machine:train_unit.weights[2][13]
weights_in[2][14] => train_state_machine:train_unit.weights[2][14]
weights_in[2][15] => train_state_machine:train_unit.weights[2][15]
weights_in[3][0] => train_state_machine:train_unit.weights[3][0]
weights_in[3][1] => train_state_machine:train_unit.weights[3][1]
weights_in[3][2] => train_state_machine:train_unit.weights[3][2]
weights_in[3][3] => train_state_machine:train_unit.weights[3][3]
weights_in[3][4] => train_state_machine:train_unit.weights[3][4]
weights_in[3][5] => train_state_machine:train_unit.weights[3][5]
weights_in[3][6] => train_state_machine:train_unit.weights[3][6]
weights_in[3][7] => train_state_machine:train_unit.weights[3][7]
weights_in[3][8] => train_state_machine:train_unit.weights[3][8]
weights_in[3][9] => train_state_machine:train_unit.weights[3][9]
weights_in[3][10] => train_state_machine:train_unit.weights[3][10]
weights_in[3][11] => train_state_machine:train_unit.weights[3][11]
weights_in[3][12] => train_state_machine:train_unit.weights[3][12]
weights_in[3][13] => train_state_machine:train_unit.weights[3][13]
weights_in[3][14] => train_state_machine:train_unit.weights[3][14]
weights_in[3][15] => train_state_machine:train_unit.weights[3][15]
weights_in[4][0] => train_state_machine:train_unit.weights[4][0]
weights_in[4][1] => train_state_machine:train_unit.weights[4][1]
weights_in[4][2] => train_state_machine:train_unit.weights[4][2]
weights_in[4][3] => train_state_machine:train_unit.weights[4][3]
weights_in[4][4] => train_state_machine:train_unit.weights[4][4]
weights_in[4][5] => train_state_machine:train_unit.weights[4][5]
weights_in[4][6] => train_state_machine:train_unit.weights[4][6]
weights_in[4][7] => train_state_machine:train_unit.weights[4][7]
weights_in[4][8] => train_state_machine:train_unit.weights[4][8]
weights_in[4][9] => train_state_machine:train_unit.weights[4][9]
weights_in[4][10] => train_state_machine:train_unit.weights[4][10]
weights_in[4][11] => train_state_machine:train_unit.weights[4][11]
weights_in[4][12] => train_state_machine:train_unit.weights[4][12]
weights_in[4][13] => train_state_machine:train_unit.weights[4][13]
weights_in[4][14] => train_state_machine:train_unit.weights[4][14]
weights_in[4][15] => train_state_machine:train_unit.weights[4][15]
weights_in[5][0] => train_state_machine:train_unit.weights[5][0]
weights_in[5][1] => train_state_machine:train_unit.weights[5][1]
weights_in[5][2] => train_state_machine:train_unit.weights[5][2]
weights_in[5][3] => train_state_machine:train_unit.weights[5][3]
weights_in[5][4] => train_state_machine:train_unit.weights[5][4]
weights_in[5][5] => train_state_machine:train_unit.weights[5][5]
weights_in[5][6] => train_state_machine:train_unit.weights[5][6]
weights_in[5][7] => train_state_machine:train_unit.weights[5][7]
weights_in[5][8] => train_state_machine:train_unit.weights[5][8]
weights_in[5][9] => train_state_machine:train_unit.weights[5][9]
weights_in[5][10] => train_state_machine:train_unit.weights[5][10]
weights_in[5][11] => train_state_machine:train_unit.weights[5][11]
weights_in[5][12] => train_state_machine:train_unit.weights[5][12]
weights_in[5][13] => train_state_machine:train_unit.weights[5][13]
weights_in[5][14] => train_state_machine:train_unit.weights[5][14]
weights_in[5][15] => train_state_machine:train_unit.weights[5][15]
weights_in[6][0] => train_state_machine:train_unit.weights[6][0]
weights_in[6][1] => train_state_machine:train_unit.weights[6][1]
weights_in[6][2] => train_state_machine:train_unit.weights[6][2]
weights_in[6][3] => train_state_machine:train_unit.weights[6][3]
weights_in[6][4] => train_state_machine:train_unit.weights[6][4]
weights_in[6][5] => train_state_machine:train_unit.weights[6][5]
weights_in[6][6] => train_state_machine:train_unit.weights[6][6]
weights_in[6][7] => train_state_machine:train_unit.weights[6][7]
weights_in[6][8] => train_state_machine:train_unit.weights[6][8]
weights_in[6][9] => train_state_machine:train_unit.weights[6][9]
weights_in[6][10] => train_state_machine:train_unit.weights[6][10]
weights_in[6][11] => train_state_machine:train_unit.weights[6][11]
weights_in[6][12] => train_state_machine:train_unit.weights[6][12]
weights_in[6][13] => train_state_machine:train_unit.weights[6][13]
weights_in[6][14] => train_state_machine:train_unit.weights[6][14]
weights_in[6][15] => train_state_machine:train_unit.weights[6][15]
weights_in[7][0] => train_state_machine:train_unit.weights[7][0]
weights_in[7][1] => train_state_machine:train_unit.weights[7][1]
weights_in[7][2] => train_state_machine:train_unit.weights[7][2]
weights_in[7][3] => train_state_machine:train_unit.weights[7][3]
weights_in[7][4] => train_state_machine:train_unit.weights[7][4]
weights_in[7][5] => train_state_machine:train_unit.weights[7][5]
weights_in[7][6] => train_state_machine:train_unit.weights[7][6]
weights_in[7][7] => train_state_machine:train_unit.weights[7][7]
weights_in[7][8] => train_state_machine:train_unit.weights[7][8]
weights_in[7][9] => train_state_machine:train_unit.weights[7][9]
weights_in[7][10] => train_state_machine:train_unit.weights[7][10]
weights_in[7][11] => train_state_machine:train_unit.weights[7][11]
weights_in[7][12] => train_state_machine:train_unit.weights[7][12]
weights_in[7][13] => train_state_machine:train_unit.weights[7][13]
weights_in[7][14] => train_state_machine:train_unit.weights[7][14]
weights_in[7][15] => train_state_machine:train_unit.weights[7][15]
weights_in[8][0] => train_state_machine:train_unit.weights[8][0]
weights_in[8][1] => train_state_machine:train_unit.weights[8][1]
weights_in[8][2] => train_state_machine:train_unit.weights[8][2]
weights_in[8][3] => train_state_machine:train_unit.weights[8][3]
weights_in[8][4] => train_state_machine:train_unit.weights[8][4]
weights_in[8][5] => train_state_machine:train_unit.weights[8][5]
weights_in[8][6] => train_state_machine:train_unit.weights[8][6]
weights_in[8][7] => train_state_machine:train_unit.weights[8][7]
weights_in[8][8] => train_state_machine:train_unit.weights[8][8]
weights_in[8][9] => train_state_machine:train_unit.weights[8][9]
weights_in[8][10] => train_state_machine:train_unit.weights[8][10]
weights_in[8][11] => train_state_machine:train_unit.weights[8][11]
weights_in[8][12] => train_state_machine:train_unit.weights[8][12]
weights_in[8][13] => train_state_machine:train_unit.weights[8][13]
weights_in[8][14] => train_state_machine:train_unit.weights[8][14]
weights_in[8][15] => train_state_machine:train_unit.weights[8][15]
weights_in[9][0] => train_state_machine:train_unit.weights[9][0]
weights_in[9][1] => train_state_machine:train_unit.weights[9][1]
weights_in[9][2] => train_state_machine:train_unit.weights[9][2]
weights_in[9][3] => train_state_machine:train_unit.weights[9][3]
weights_in[9][4] => train_state_machine:train_unit.weights[9][4]
weights_in[9][5] => train_state_machine:train_unit.weights[9][5]
weights_in[9][6] => train_state_machine:train_unit.weights[9][6]
weights_in[9][7] => train_state_machine:train_unit.weights[9][7]
weights_in[9][8] => train_state_machine:train_unit.weights[9][8]
weights_in[9][9] => train_state_machine:train_unit.weights[9][9]
weights_in[9][10] => train_state_machine:train_unit.weights[9][10]
weights_in[9][11] => train_state_machine:train_unit.weights[9][11]
weights_in[9][12] => train_state_machine:train_unit.weights[9][12]
weights_in[9][13] => train_state_machine:train_unit.weights[9][13]
weights_in[9][14] => train_state_machine:train_unit.weights[9][14]
weights_in[9][15] => train_state_machine:train_unit.weights[9][15]
output_test[0][0] => MSE_derivative:computer_derivative.output_test[0][0]
output_test[0][1] => MSE_derivative:computer_derivative.output_test[0][1]
output_test[0][2] => MSE_derivative:computer_derivative.output_test[0][2]
output_test[0][3] => MSE_derivative:computer_derivative.output_test[0][3]
output_test[0][4] => MSE_derivative:computer_derivative.output_test[0][4]
output_test[0][5] => MSE_derivative:computer_derivative.output_test[0][5]
output_test[0][6] => MSE_derivative:computer_derivative.output_test[0][6]
output_test[0][7] => MSE_derivative:computer_derivative.output_test[0][7]
output_test[0][8] => MSE_derivative:computer_derivative.output_test[0][8]
output_test[0][9] => MSE_derivative:computer_derivative.output_test[0][9]
output_test[0][10] => MSE_derivative:computer_derivative.output_test[0][10]
output_test[0][11] => MSE_derivative:computer_derivative.output_test[0][11]
output_test[0][12] => MSE_derivative:computer_derivative.output_test[0][12]
output_test[0][13] => MSE_derivative:computer_derivative.output_test[0][13]
output_test[0][14] => MSE_derivative:computer_derivative.output_test[0][14]
output_test[0][15] => MSE_derivative:computer_derivative.output_test[0][15]
output_test[1][0] => MSE_derivative:computer_derivative.output_test[1][0]
output_test[1][1] => MSE_derivative:computer_derivative.output_test[1][1]
output_test[1][2] => MSE_derivative:computer_derivative.output_test[1][2]
output_test[1][3] => MSE_derivative:computer_derivative.output_test[1][3]
output_test[1][4] => MSE_derivative:computer_derivative.output_test[1][4]
output_test[1][5] => MSE_derivative:computer_derivative.output_test[1][5]
output_test[1][6] => MSE_derivative:computer_derivative.output_test[1][6]
output_test[1][7] => MSE_derivative:computer_derivative.output_test[1][7]
output_test[1][8] => MSE_derivative:computer_derivative.output_test[1][8]
output_test[1][9] => MSE_derivative:computer_derivative.output_test[1][9]
output_test[1][10] => MSE_derivative:computer_derivative.output_test[1][10]
output_test[1][11] => MSE_derivative:computer_derivative.output_test[1][11]
output_test[1][12] => MSE_derivative:computer_derivative.output_test[1][12]
output_test[1][13] => MSE_derivative:computer_derivative.output_test[1][13]
output_test[1][14] => MSE_derivative:computer_derivative.output_test[1][14]
output_test[1][15] => MSE_derivative:computer_derivative.output_test[1][15]
output_test[2][0] => MSE_derivative:computer_derivative.output_test[2][0]
output_test[2][1] => MSE_derivative:computer_derivative.output_test[2][1]
output_test[2][2] => MSE_derivative:computer_derivative.output_test[2][2]
output_test[2][3] => MSE_derivative:computer_derivative.output_test[2][3]
output_test[2][4] => MSE_derivative:computer_derivative.output_test[2][4]
output_test[2][5] => MSE_derivative:computer_derivative.output_test[2][5]
output_test[2][6] => MSE_derivative:computer_derivative.output_test[2][6]
output_test[2][7] => MSE_derivative:computer_derivative.output_test[2][7]
output_test[2][8] => MSE_derivative:computer_derivative.output_test[2][8]
output_test[2][9] => MSE_derivative:computer_derivative.output_test[2][9]
output_test[2][10] => MSE_derivative:computer_derivative.output_test[2][10]
output_test[2][11] => MSE_derivative:computer_derivative.output_test[2][11]
output_test[2][12] => MSE_derivative:computer_derivative.output_test[2][12]
output_test[2][13] => MSE_derivative:computer_derivative.output_test[2][13]
output_test[2][14] => MSE_derivative:computer_derivative.output_test[2][14]
output_test[2][15] => MSE_derivative:computer_derivative.output_test[2][15]
output_test[3][0] => MSE_derivative:computer_derivative.output_test[3][0]
output_test[3][1] => MSE_derivative:computer_derivative.output_test[3][1]
output_test[3][2] => MSE_derivative:computer_derivative.output_test[3][2]
output_test[3][3] => MSE_derivative:computer_derivative.output_test[3][3]
output_test[3][4] => MSE_derivative:computer_derivative.output_test[3][4]
output_test[3][5] => MSE_derivative:computer_derivative.output_test[3][5]
output_test[3][6] => MSE_derivative:computer_derivative.output_test[3][6]
output_test[3][7] => MSE_derivative:computer_derivative.output_test[3][7]
output_test[3][8] => MSE_derivative:computer_derivative.output_test[3][8]
output_test[3][9] => MSE_derivative:computer_derivative.output_test[3][9]
output_test[3][10] => MSE_derivative:computer_derivative.output_test[3][10]
output_test[3][11] => MSE_derivative:computer_derivative.output_test[3][11]
output_test[3][12] => MSE_derivative:computer_derivative.output_test[3][12]
output_test[3][13] => MSE_derivative:computer_derivative.output_test[3][13]
output_test[3][14] => MSE_derivative:computer_derivative.output_test[3][14]
output_test[3][15] => MSE_derivative:computer_derivative.output_test[3][15]
output_test[4][0] => MSE_derivative:computer_derivative.output_test[4][0]
output_test[4][1] => MSE_derivative:computer_derivative.output_test[4][1]
output_test[4][2] => MSE_derivative:computer_derivative.output_test[4][2]
output_test[4][3] => MSE_derivative:computer_derivative.output_test[4][3]
output_test[4][4] => MSE_derivative:computer_derivative.output_test[4][4]
output_test[4][5] => MSE_derivative:computer_derivative.output_test[4][5]
output_test[4][6] => MSE_derivative:computer_derivative.output_test[4][6]
output_test[4][7] => MSE_derivative:computer_derivative.output_test[4][7]
output_test[4][8] => MSE_derivative:computer_derivative.output_test[4][8]
output_test[4][9] => MSE_derivative:computer_derivative.output_test[4][9]
output_test[4][10] => MSE_derivative:computer_derivative.output_test[4][10]
output_test[4][11] => MSE_derivative:computer_derivative.output_test[4][11]
output_test[4][12] => MSE_derivative:computer_derivative.output_test[4][12]
output_test[4][13] => MSE_derivative:computer_derivative.output_test[4][13]
output_test[4][14] => MSE_derivative:computer_derivative.output_test[4][14]
output_test[4][15] => MSE_derivative:computer_derivative.output_test[4][15]
output_test[5][0] => MSE_derivative:computer_derivative.output_test[5][0]
output_test[5][1] => MSE_derivative:computer_derivative.output_test[5][1]
output_test[5][2] => MSE_derivative:computer_derivative.output_test[5][2]
output_test[5][3] => MSE_derivative:computer_derivative.output_test[5][3]
output_test[5][4] => MSE_derivative:computer_derivative.output_test[5][4]
output_test[5][5] => MSE_derivative:computer_derivative.output_test[5][5]
output_test[5][6] => MSE_derivative:computer_derivative.output_test[5][6]
output_test[5][7] => MSE_derivative:computer_derivative.output_test[5][7]
output_test[5][8] => MSE_derivative:computer_derivative.output_test[5][8]
output_test[5][9] => MSE_derivative:computer_derivative.output_test[5][9]
output_test[5][10] => MSE_derivative:computer_derivative.output_test[5][10]
output_test[5][11] => MSE_derivative:computer_derivative.output_test[5][11]
output_test[5][12] => MSE_derivative:computer_derivative.output_test[5][12]
output_test[5][13] => MSE_derivative:computer_derivative.output_test[5][13]
output_test[5][14] => MSE_derivative:computer_derivative.output_test[5][14]
output_test[5][15] => MSE_derivative:computer_derivative.output_test[5][15]
output_test[6][0] => MSE_derivative:computer_derivative.output_test[6][0]
output_test[6][1] => MSE_derivative:computer_derivative.output_test[6][1]
output_test[6][2] => MSE_derivative:computer_derivative.output_test[6][2]
output_test[6][3] => MSE_derivative:computer_derivative.output_test[6][3]
output_test[6][4] => MSE_derivative:computer_derivative.output_test[6][4]
output_test[6][5] => MSE_derivative:computer_derivative.output_test[6][5]
output_test[6][6] => MSE_derivative:computer_derivative.output_test[6][6]
output_test[6][7] => MSE_derivative:computer_derivative.output_test[6][7]
output_test[6][8] => MSE_derivative:computer_derivative.output_test[6][8]
output_test[6][9] => MSE_derivative:computer_derivative.output_test[6][9]
output_test[6][10] => MSE_derivative:computer_derivative.output_test[6][10]
output_test[6][11] => MSE_derivative:computer_derivative.output_test[6][11]
output_test[6][12] => MSE_derivative:computer_derivative.output_test[6][12]
output_test[6][13] => MSE_derivative:computer_derivative.output_test[6][13]
output_test[6][14] => MSE_derivative:computer_derivative.output_test[6][14]
output_test[6][15] => MSE_derivative:computer_derivative.output_test[6][15]
output_test[7][0] => MSE_derivative:computer_derivative.output_test[7][0]
output_test[7][1] => MSE_derivative:computer_derivative.output_test[7][1]
output_test[7][2] => MSE_derivative:computer_derivative.output_test[7][2]
output_test[7][3] => MSE_derivative:computer_derivative.output_test[7][3]
output_test[7][4] => MSE_derivative:computer_derivative.output_test[7][4]
output_test[7][5] => MSE_derivative:computer_derivative.output_test[7][5]
output_test[7][6] => MSE_derivative:computer_derivative.output_test[7][6]
output_test[7][7] => MSE_derivative:computer_derivative.output_test[7][7]
output_test[7][8] => MSE_derivative:computer_derivative.output_test[7][8]
output_test[7][9] => MSE_derivative:computer_derivative.output_test[7][9]
output_test[7][10] => MSE_derivative:computer_derivative.output_test[7][10]
output_test[7][11] => MSE_derivative:computer_derivative.output_test[7][11]
output_test[7][12] => MSE_derivative:computer_derivative.output_test[7][12]
output_test[7][13] => MSE_derivative:computer_derivative.output_test[7][13]
output_test[7][14] => MSE_derivative:computer_derivative.output_test[7][14]
output_test[7][15] => MSE_derivative:computer_derivative.output_test[7][15]
output_test[8][0] => MSE_derivative:computer_derivative.output_test[8][0]
output_test[8][1] => MSE_derivative:computer_derivative.output_test[8][1]
output_test[8][2] => MSE_derivative:computer_derivative.output_test[8][2]
output_test[8][3] => MSE_derivative:computer_derivative.output_test[8][3]
output_test[8][4] => MSE_derivative:computer_derivative.output_test[8][4]
output_test[8][5] => MSE_derivative:computer_derivative.output_test[8][5]
output_test[8][6] => MSE_derivative:computer_derivative.output_test[8][6]
output_test[8][7] => MSE_derivative:computer_derivative.output_test[8][7]
output_test[8][8] => MSE_derivative:computer_derivative.output_test[8][8]
output_test[8][9] => MSE_derivative:computer_derivative.output_test[8][9]
output_test[8][10] => MSE_derivative:computer_derivative.output_test[8][10]
output_test[8][11] => MSE_derivative:computer_derivative.output_test[8][11]
output_test[8][12] => MSE_derivative:computer_derivative.output_test[8][12]
output_test[8][13] => MSE_derivative:computer_derivative.output_test[8][13]
output_test[8][14] => MSE_derivative:computer_derivative.output_test[8][14]
output_test[8][15] => MSE_derivative:computer_derivative.output_test[8][15]
output_test[9][0] => MSE_derivative:computer_derivative.output_test[9][0]
output_test[9][1] => MSE_derivative:computer_derivative.output_test[9][1]
output_test[9][2] => MSE_derivative:computer_derivative.output_test[9][2]
output_test[9][3] => MSE_derivative:computer_derivative.output_test[9][3]
output_test[9][4] => MSE_derivative:computer_derivative.output_test[9][4]
output_test[9][5] => MSE_derivative:computer_derivative.output_test[9][5]
output_test[9][6] => MSE_derivative:computer_derivative.output_test[9][6]
output_test[9][7] => MSE_derivative:computer_derivative.output_test[9][7]
output_test[9][8] => MSE_derivative:computer_derivative.output_test[9][8]
output_test[9][9] => MSE_derivative:computer_derivative.output_test[9][9]
output_test[9][10] => MSE_derivative:computer_derivative.output_test[9][10]
output_test[9][11] => MSE_derivative:computer_derivative.output_test[9][11]
output_test[9][12] => MSE_derivative:computer_derivative.output_test[9][12]
output_test[9][13] => MSE_derivative:computer_derivative.output_test[9][13]
output_test[9][14] => MSE_derivative:computer_derivative.output_test[9][14]
output_test[9][15] => MSE_derivative:computer_derivative.output_test[9][15]
new_weights[0][0] <= train_state_machine:train_unit.new_weights[0][0]
new_weights[0][1] <= train_state_machine:train_unit.new_weights[0][1]
new_weights[0][2] <= train_state_machine:train_unit.new_weights[0][2]
new_weights[0][3] <= train_state_machine:train_unit.new_weights[0][3]
new_weights[0][4] <= train_state_machine:train_unit.new_weights[0][4]
new_weights[0][5] <= train_state_machine:train_unit.new_weights[0][5]
new_weights[0][6] <= train_state_machine:train_unit.new_weights[0][6]
new_weights[0][7] <= train_state_machine:train_unit.new_weights[0][7]
new_weights[0][8] <= train_state_machine:train_unit.new_weights[0][8]
new_weights[0][9] <= train_state_machine:train_unit.new_weights[0][9]
new_weights[0][10] <= train_state_machine:train_unit.new_weights[0][10]
new_weights[0][11] <= train_state_machine:train_unit.new_weights[0][11]
new_weights[0][12] <= train_state_machine:train_unit.new_weights[0][12]
new_weights[0][13] <= train_state_machine:train_unit.new_weights[0][13]
new_weights[0][14] <= train_state_machine:train_unit.new_weights[0][14]
new_weights[0][15] <= train_state_machine:train_unit.new_weights[0][15]
new_weights[1][0] <= train_state_machine:train_unit.new_weights[1][0]
new_weights[1][1] <= train_state_machine:train_unit.new_weights[1][1]
new_weights[1][2] <= train_state_machine:train_unit.new_weights[1][2]
new_weights[1][3] <= train_state_machine:train_unit.new_weights[1][3]
new_weights[1][4] <= train_state_machine:train_unit.new_weights[1][4]
new_weights[1][5] <= train_state_machine:train_unit.new_weights[1][5]
new_weights[1][6] <= train_state_machine:train_unit.new_weights[1][6]
new_weights[1][7] <= train_state_machine:train_unit.new_weights[1][7]
new_weights[1][8] <= train_state_machine:train_unit.new_weights[1][8]
new_weights[1][9] <= train_state_machine:train_unit.new_weights[1][9]
new_weights[1][10] <= train_state_machine:train_unit.new_weights[1][10]
new_weights[1][11] <= train_state_machine:train_unit.new_weights[1][11]
new_weights[1][12] <= train_state_machine:train_unit.new_weights[1][12]
new_weights[1][13] <= train_state_machine:train_unit.new_weights[1][13]
new_weights[1][14] <= train_state_machine:train_unit.new_weights[1][14]
new_weights[1][15] <= train_state_machine:train_unit.new_weights[1][15]
new_weights[2][0] <= train_state_machine:train_unit.new_weights[2][0]
new_weights[2][1] <= train_state_machine:train_unit.new_weights[2][1]
new_weights[2][2] <= train_state_machine:train_unit.new_weights[2][2]
new_weights[2][3] <= train_state_machine:train_unit.new_weights[2][3]
new_weights[2][4] <= train_state_machine:train_unit.new_weights[2][4]
new_weights[2][5] <= train_state_machine:train_unit.new_weights[2][5]
new_weights[2][6] <= train_state_machine:train_unit.new_weights[2][6]
new_weights[2][7] <= train_state_machine:train_unit.new_weights[2][7]
new_weights[2][8] <= train_state_machine:train_unit.new_weights[2][8]
new_weights[2][9] <= train_state_machine:train_unit.new_weights[2][9]
new_weights[2][10] <= train_state_machine:train_unit.new_weights[2][10]
new_weights[2][11] <= train_state_machine:train_unit.new_weights[2][11]
new_weights[2][12] <= train_state_machine:train_unit.new_weights[2][12]
new_weights[2][13] <= train_state_machine:train_unit.new_weights[2][13]
new_weights[2][14] <= train_state_machine:train_unit.new_weights[2][14]
new_weights[2][15] <= train_state_machine:train_unit.new_weights[2][15]
new_weights[3][0] <= train_state_machine:train_unit.new_weights[3][0]
new_weights[3][1] <= train_state_machine:train_unit.new_weights[3][1]
new_weights[3][2] <= train_state_machine:train_unit.new_weights[3][2]
new_weights[3][3] <= train_state_machine:train_unit.new_weights[3][3]
new_weights[3][4] <= train_state_machine:train_unit.new_weights[3][4]
new_weights[3][5] <= train_state_machine:train_unit.new_weights[3][5]
new_weights[3][6] <= train_state_machine:train_unit.new_weights[3][6]
new_weights[3][7] <= train_state_machine:train_unit.new_weights[3][7]
new_weights[3][8] <= train_state_machine:train_unit.new_weights[3][8]
new_weights[3][9] <= train_state_machine:train_unit.new_weights[3][9]
new_weights[3][10] <= train_state_machine:train_unit.new_weights[3][10]
new_weights[3][11] <= train_state_machine:train_unit.new_weights[3][11]
new_weights[3][12] <= train_state_machine:train_unit.new_weights[3][12]
new_weights[3][13] <= train_state_machine:train_unit.new_weights[3][13]
new_weights[3][14] <= train_state_machine:train_unit.new_weights[3][14]
new_weights[3][15] <= train_state_machine:train_unit.new_weights[3][15]
new_weights[4][0] <= train_state_machine:train_unit.new_weights[4][0]
new_weights[4][1] <= train_state_machine:train_unit.new_weights[4][1]
new_weights[4][2] <= train_state_machine:train_unit.new_weights[4][2]
new_weights[4][3] <= train_state_machine:train_unit.new_weights[4][3]
new_weights[4][4] <= train_state_machine:train_unit.new_weights[4][4]
new_weights[4][5] <= train_state_machine:train_unit.new_weights[4][5]
new_weights[4][6] <= train_state_machine:train_unit.new_weights[4][6]
new_weights[4][7] <= train_state_machine:train_unit.new_weights[4][7]
new_weights[4][8] <= train_state_machine:train_unit.new_weights[4][8]
new_weights[4][9] <= train_state_machine:train_unit.new_weights[4][9]
new_weights[4][10] <= train_state_machine:train_unit.new_weights[4][10]
new_weights[4][11] <= train_state_machine:train_unit.new_weights[4][11]
new_weights[4][12] <= train_state_machine:train_unit.new_weights[4][12]
new_weights[4][13] <= train_state_machine:train_unit.new_weights[4][13]
new_weights[4][14] <= train_state_machine:train_unit.new_weights[4][14]
new_weights[4][15] <= train_state_machine:train_unit.new_weights[4][15]
new_weights[5][0] <= train_state_machine:train_unit.new_weights[5][0]
new_weights[5][1] <= train_state_machine:train_unit.new_weights[5][1]
new_weights[5][2] <= train_state_machine:train_unit.new_weights[5][2]
new_weights[5][3] <= train_state_machine:train_unit.new_weights[5][3]
new_weights[5][4] <= train_state_machine:train_unit.new_weights[5][4]
new_weights[5][5] <= train_state_machine:train_unit.new_weights[5][5]
new_weights[5][6] <= train_state_machine:train_unit.new_weights[5][6]
new_weights[5][7] <= train_state_machine:train_unit.new_weights[5][7]
new_weights[5][8] <= train_state_machine:train_unit.new_weights[5][8]
new_weights[5][9] <= train_state_machine:train_unit.new_weights[5][9]
new_weights[5][10] <= train_state_machine:train_unit.new_weights[5][10]
new_weights[5][11] <= train_state_machine:train_unit.new_weights[5][11]
new_weights[5][12] <= train_state_machine:train_unit.new_weights[5][12]
new_weights[5][13] <= train_state_machine:train_unit.new_weights[5][13]
new_weights[5][14] <= train_state_machine:train_unit.new_weights[5][14]
new_weights[5][15] <= train_state_machine:train_unit.new_weights[5][15]
new_weights[6][0] <= train_state_machine:train_unit.new_weights[6][0]
new_weights[6][1] <= train_state_machine:train_unit.new_weights[6][1]
new_weights[6][2] <= train_state_machine:train_unit.new_weights[6][2]
new_weights[6][3] <= train_state_machine:train_unit.new_weights[6][3]
new_weights[6][4] <= train_state_machine:train_unit.new_weights[6][4]
new_weights[6][5] <= train_state_machine:train_unit.new_weights[6][5]
new_weights[6][6] <= train_state_machine:train_unit.new_weights[6][6]
new_weights[6][7] <= train_state_machine:train_unit.new_weights[6][7]
new_weights[6][8] <= train_state_machine:train_unit.new_weights[6][8]
new_weights[6][9] <= train_state_machine:train_unit.new_weights[6][9]
new_weights[6][10] <= train_state_machine:train_unit.new_weights[6][10]
new_weights[6][11] <= train_state_machine:train_unit.new_weights[6][11]
new_weights[6][12] <= train_state_machine:train_unit.new_weights[6][12]
new_weights[6][13] <= train_state_machine:train_unit.new_weights[6][13]
new_weights[6][14] <= train_state_machine:train_unit.new_weights[6][14]
new_weights[6][15] <= train_state_machine:train_unit.new_weights[6][15]
new_weights[7][0] <= train_state_machine:train_unit.new_weights[7][0]
new_weights[7][1] <= train_state_machine:train_unit.new_weights[7][1]
new_weights[7][2] <= train_state_machine:train_unit.new_weights[7][2]
new_weights[7][3] <= train_state_machine:train_unit.new_weights[7][3]
new_weights[7][4] <= train_state_machine:train_unit.new_weights[7][4]
new_weights[7][5] <= train_state_machine:train_unit.new_weights[7][5]
new_weights[7][6] <= train_state_machine:train_unit.new_weights[7][6]
new_weights[7][7] <= train_state_machine:train_unit.new_weights[7][7]
new_weights[7][8] <= train_state_machine:train_unit.new_weights[7][8]
new_weights[7][9] <= train_state_machine:train_unit.new_weights[7][9]
new_weights[7][10] <= train_state_machine:train_unit.new_weights[7][10]
new_weights[7][11] <= train_state_machine:train_unit.new_weights[7][11]
new_weights[7][12] <= train_state_machine:train_unit.new_weights[7][12]
new_weights[7][13] <= train_state_machine:train_unit.new_weights[7][13]
new_weights[7][14] <= train_state_machine:train_unit.new_weights[7][14]
new_weights[7][15] <= train_state_machine:train_unit.new_weights[7][15]
new_weights[8][0] <= train_state_machine:train_unit.new_weights[8][0]
new_weights[8][1] <= train_state_machine:train_unit.new_weights[8][1]
new_weights[8][2] <= train_state_machine:train_unit.new_weights[8][2]
new_weights[8][3] <= train_state_machine:train_unit.new_weights[8][3]
new_weights[8][4] <= train_state_machine:train_unit.new_weights[8][4]
new_weights[8][5] <= train_state_machine:train_unit.new_weights[8][5]
new_weights[8][6] <= train_state_machine:train_unit.new_weights[8][6]
new_weights[8][7] <= train_state_machine:train_unit.new_weights[8][7]
new_weights[8][8] <= train_state_machine:train_unit.new_weights[8][8]
new_weights[8][9] <= train_state_machine:train_unit.new_weights[8][9]
new_weights[8][10] <= train_state_machine:train_unit.new_weights[8][10]
new_weights[8][11] <= train_state_machine:train_unit.new_weights[8][11]
new_weights[8][12] <= train_state_machine:train_unit.new_weights[8][12]
new_weights[8][13] <= train_state_machine:train_unit.new_weights[8][13]
new_weights[8][14] <= train_state_machine:train_unit.new_weights[8][14]
new_weights[8][15] <= train_state_machine:train_unit.new_weights[8][15]
new_weights[9][0] <= train_state_machine:train_unit.new_weights[9][0]
new_weights[9][1] <= train_state_machine:train_unit.new_weights[9][1]
new_weights[9][2] <= train_state_machine:train_unit.new_weights[9][2]
new_weights[9][3] <= train_state_machine:train_unit.new_weights[9][3]
new_weights[9][4] <= train_state_machine:train_unit.new_weights[9][4]
new_weights[9][5] <= train_state_machine:train_unit.new_weights[9][5]
new_weights[9][6] <= train_state_machine:train_unit.new_weights[9][6]
new_weights[9][7] <= train_state_machine:train_unit.new_weights[9][7]
new_weights[9][8] <= train_state_machine:train_unit.new_weights[9][8]
new_weights[9][9] <= train_state_machine:train_unit.new_weights[9][9]
new_weights[9][10] <= train_state_machine:train_unit.new_weights[9][10]
new_weights[9][11] <= train_state_machine:train_unit.new_weights[9][11]
new_weights[9][12] <= train_state_machine:train_unit.new_weights[9][12]
new_weights[9][13] <= train_state_machine:train_unit.new_weights[9][13]
new_weights[9][14] <= train_state_machine:train_unit.new_weights[9][14]
new_weights[9][15] <= train_state_machine:train_unit.new_weights[9][15]
W_en <= train_state_machine:train_unit.W_en


|DE2_CCD|train:training_unit|SW_b_to_dec:switch_unit
train_label_b[0] => Decoder0.IN3
train_label_b[1] => Decoder0.IN2
train_label_b[2] => Decoder0.IN1
train_label_b[3] => Decoder0.IN0
train_label_dec[0][0] <= <GND>
train_label_dec[0][1] <= <GND>
train_label_dec[0][2] <= <GND>
train_label_dec[0][3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[0][4] <= <GND>
train_label_dec[0][5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[0][6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[0][7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[0][8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[0][9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[0][10] <= <GND>
train_label_dec[0][11] <= <GND>
train_label_dec[0][12] <= <GND>
train_label_dec[0][13] <= <GND>
train_label_dec[0][14] <= <GND>
train_label_dec[0][15] <= <GND>
train_label_dec[1][0] <= <GND>
train_label_dec[1][1] <= <GND>
train_label_dec[1][2] <= <GND>
train_label_dec[1][3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[1][4] <= <GND>
train_label_dec[1][5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[1][6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[1][7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[1][8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[1][9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[1][10] <= <GND>
train_label_dec[1][11] <= <GND>
train_label_dec[1][12] <= <GND>
train_label_dec[1][13] <= <GND>
train_label_dec[1][14] <= <GND>
train_label_dec[1][15] <= <GND>
train_label_dec[2][0] <= <GND>
train_label_dec[2][1] <= <GND>
train_label_dec[2][2] <= <GND>
train_label_dec[2][3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[2][4] <= <GND>
train_label_dec[2][5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[2][6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[2][7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[2][8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[2][9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[2][10] <= <GND>
train_label_dec[2][11] <= <GND>
train_label_dec[2][12] <= <GND>
train_label_dec[2][13] <= <GND>
train_label_dec[2][14] <= <GND>
train_label_dec[2][15] <= <GND>
train_label_dec[3][0] <= <GND>
train_label_dec[3][1] <= <GND>
train_label_dec[3][2] <= <GND>
train_label_dec[3][3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[3][4] <= <GND>
train_label_dec[3][5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[3][6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[3][7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[3][8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[3][9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[3][10] <= <GND>
train_label_dec[3][11] <= <GND>
train_label_dec[3][12] <= <GND>
train_label_dec[3][13] <= <GND>
train_label_dec[3][14] <= <GND>
train_label_dec[3][15] <= <GND>
train_label_dec[4][0] <= <GND>
train_label_dec[4][1] <= <GND>
train_label_dec[4][2] <= <GND>
train_label_dec[4][3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[4][4] <= <GND>
train_label_dec[4][5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[4][6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[4][7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[4][8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[4][9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[4][10] <= <GND>
train_label_dec[4][11] <= <GND>
train_label_dec[4][12] <= <GND>
train_label_dec[4][13] <= <GND>
train_label_dec[4][14] <= <GND>
train_label_dec[4][15] <= <GND>
train_label_dec[5][0] <= <GND>
train_label_dec[5][1] <= <GND>
train_label_dec[5][2] <= <GND>
train_label_dec[5][3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[5][4] <= <GND>
train_label_dec[5][5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[5][6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[5][7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[5][8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[5][9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[5][10] <= <GND>
train_label_dec[5][11] <= <GND>
train_label_dec[5][12] <= <GND>
train_label_dec[5][13] <= <GND>
train_label_dec[5][14] <= <GND>
train_label_dec[5][15] <= <GND>
train_label_dec[6][0] <= <GND>
train_label_dec[6][1] <= <GND>
train_label_dec[6][2] <= <GND>
train_label_dec[6][3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[6][4] <= <GND>
train_label_dec[6][5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[6][6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[6][7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[6][8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[6][9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[6][10] <= <GND>
train_label_dec[6][11] <= <GND>
train_label_dec[6][12] <= <GND>
train_label_dec[6][13] <= <GND>
train_label_dec[6][14] <= <GND>
train_label_dec[6][15] <= <GND>
train_label_dec[7][0] <= <GND>
train_label_dec[7][1] <= <GND>
train_label_dec[7][2] <= <GND>
train_label_dec[7][3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[7][4] <= <GND>
train_label_dec[7][5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[7][6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[7][7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[7][8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[7][9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[7][10] <= <GND>
train_label_dec[7][11] <= <GND>
train_label_dec[7][12] <= <GND>
train_label_dec[7][13] <= <GND>
train_label_dec[7][14] <= <GND>
train_label_dec[7][15] <= <GND>
train_label_dec[8][0] <= <GND>
train_label_dec[8][1] <= <GND>
train_label_dec[8][2] <= <GND>
train_label_dec[8][3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[8][4] <= <GND>
train_label_dec[8][5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[8][6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[8][7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[8][8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[8][9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[8][10] <= <GND>
train_label_dec[8][11] <= <GND>
train_label_dec[8][12] <= <GND>
train_label_dec[8][13] <= <GND>
train_label_dec[8][14] <= <GND>
train_label_dec[8][15] <= <GND>
train_label_dec[9][0] <= <GND>
train_label_dec[9][1] <= <GND>
train_label_dec[9][2] <= <GND>
train_label_dec[9][3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[9][4] <= <GND>
train_label_dec[9][5] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[9][6] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[9][7] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[9][8] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[9][9] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
train_label_dec[9][10] <= <GND>
train_label_dec[9][11] <= <GND>
train_label_dec[9][12] <= <GND>
train_label_dec[9][13] <= <GND>
train_label_dec[9][14] <= <GND>
train_label_dec[9][15] <= <GND>


|DE2_CCD|train:training_unit|MSE_derivative:computer_derivative
train_label_dec[0][0] => Add0.IN16
train_label_dec[0][1] => Add0.IN15
train_label_dec[0][2] => Add0.IN14
train_label_dec[0][3] => Add0.IN13
train_label_dec[0][4] => Add0.IN12
train_label_dec[0][5] => Add0.IN11
train_label_dec[0][6] => Add0.IN10
train_label_dec[0][7] => Add0.IN9
train_label_dec[0][8] => Add0.IN8
train_label_dec[0][9] => Add0.IN7
train_label_dec[0][10] => Add0.IN6
train_label_dec[0][11] => Add0.IN5
train_label_dec[0][12] => Add0.IN4
train_label_dec[0][13] => Add0.IN3
train_label_dec[0][14] => Add0.IN2
train_label_dec[0][15] => Add0.IN1
train_label_dec[1][0] => Add1.IN16
train_label_dec[1][1] => Add1.IN15
train_label_dec[1][2] => Add1.IN14
train_label_dec[1][3] => Add1.IN13
train_label_dec[1][4] => Add1.IN12
train_label_dec[1][5] => Add1.IN11
train_label_dec[1][6] => Add1.IN10
train_label_dec[1][7] => Add1.IN9
train_label_dec[1][8] => Add1.IN8
train_label_dec[1][9] => Add1.IN7
train_label_dec[1][10] => Add1.IN6
train_label_dec[1][11] => Add1.IN5
train_label_dec[1][12] => Add1.IN4
train_label_dec[1][13] => Add1.IN3
train_label_dec[1][14] => Add1.IN2
train_label_dec[1][15] => Add1.IN1
train_label_dec[2][0] => Add2.IN16
train_label_dec[2][1] => Add2.IN15
train_label_dec[2][2] => Add2.IN14
train_label_dec[2][3] => Add2.IN13
train_label_dec[2][4] => Add2.IN12
train_label_dec[2][5] => Add2.IN11
train_label_dec[2][6] => Add2.IN10
train_label_dec[2][7] => Add2.IN9
train_label_dec[2][8] => Add2.IN8
train_label_dec[2][9] => Add2.IN7
train_label_dec[2][10] => Add2.IN6
train_label_dec[2][11] => Add2.IN5
train_label_dec[2][12] => Add2.IN4
train_label_dec[2][13] => Add2.IN3
train_label_dec[2][14] => Add2.IN2
train_label_dec[2][15] => Add2.IN1
train_label_dec[3][0] => Add3.IN16
train_label_dec[3][1] => Add3.IN15
train_label_dec[3][2] => Add3.IN14
train_label_dec[3][3] => Add3.IN13
train_label_dec[3][4] => Add3.IN12
train_label_dec[3][5] => Add3.IN11
train_label_dec[3][6] => Add3.IN10
train_label_dec[3][7] => Add3.IN9
train_label_dec[3][8] => Add3.IN8
train_label_dec[3][9] => Add3.IN7
train_label_dec[3][10] => Add3.IN6
train_label_dec[3][11] => Add3.IN5
train_label_dec[3][12] => Add3.IN4
train_label_dec[3][13] => Add3.IN3
train_label_dec[3][14] => Add3.IN2
train_label_dec[3][15] => Add3.IN1
train_label_dec[4][0] => Add4.IN16
train_label_dec[4][1] => Add4.IN15
train_label_dec[4][2] => Add4.IN14
train_label_dec[4][3] => Add4.IN13
train_label_dec[4][4] => Add4.IN12
train_label_dec[4][5] => Add4.IN11
train_label_dec[4][6] => Add4.IN10
train_label_dec[4][7] => Add4.IN9
train_label_dec[4][8] => Add4.IN8
train_label_dec[4][9] => Add4.IN7
train_label_dec[4][10] => Add4.IN6
train_label_dec[4][11] => Add4.IN5
train_label_dec[4][12] => Add4.IN4
train_label_dec[4][13] => Add4.IN3
train_label_dec[4][14] => Add4.IN2
train_label_dec[4][15] => Add4.IN1
train_label_dec[5][0] => Add5.IN16
train_label_dec[5][1] => Add5.IN15
train_label_dec[5][2] => Add5.IN14
train_label_dec[5][3] => Add5.IN13
train_label_dec[5][4] => Add5.IN12
train_label_dec[5][5] => Add5.IN11
train_label_dec[5][6] => Add5.IN10
train_label_dec[5][7] => Add5.IN9
train_label_dec[5][8] => Add5.IN8
train_label_dec[5][9] => Add5.IN7
train_label_dec[5][10] => Add5.IN6
train_label_dec[5][11] => Add5.IN5
train_label_dec[5][12] => Add5.IN4
train_label_dec[5][13] => Add5.IN3
train_label_dec[5][14] => Add5.IN2
train_label_dec[5][15] => Add5.IN1
train_label_dec[6][0] => Add6.IN16
train_label_dec[6][1] => Add6.IN15
train_label_dec[6][2] => Add6.IN14
train_label_dec[6][3] => Add6.IN13
train_label_dec[6][4] => Add6.IN12
train_label_dec[6][5] => Add6.IN11
train_label_dec[6][6] => Add6.IN10
train_label_dec[6][7] => Add6.IN9
train_label_dec[6][8] => Add6.IN8
train_label_dec[6][9] => Add6.IN7
train_label_dec[6][10] => Add6.IN6
train_label_dec[6][11] => Add6.IN5
train_label_dec[6][12] => Add6.IN4
train_label_dec[6][13] => Add6.IN3
train_label_dec[6][14] => Add6.IN2
train_label_dec[6][15] => Add6.IN1
train_label_dec[7][0] => Add7.IN16
train_label_dec[7][1] => Add7.IN15
train_label_dec[7][2] => Add7.IN14
train_label_dec[7][3] => Add7.IN13
train_label_dec[7][4] => Add7.IN12
train_label_dec[7][5] => Add7.IN11
train_label_dec[7][6] => Add7.IN10
train_label_dec[7][7] => Add7.IN9
train_label_dec[7][8] => Add7.IN8
train_label_dec[7][9] => Add7.IN7
train_label_dec[7][10] => Add7.IN6
train_label_dec[7][11] => Add7.IN5
train_label_dec[7][12] => Add7.IN4
train_label_dec[7][13] => Add7.IN3
train_label_dec[7][14] => Add7.IN2
train_label_dec[7][15] => Add7.IN1
train_label_dec[8][0] => Add8.IN16
train_label_dec[8][1] => Add8.IN15
train_label_dec[8][2] => Add8.IN14
train_label_dec[8][3] => Add8.IN13
train_label_dec[8][4] => Add8.IN12
train_label_dec[8][5] => Add8.IN11
train_label_dec[8][6] => Add8.IN10
train_label_dec[8][7] => Add8.IN9
train_label_dec[8][8] => Add8.IN8
train_label_dec[8][9] => Add8.IN7
train_label_dec[8][10] => Add8.IN6
train_label_dec[8][11] => Add8.IN5
train_label_dec[8][12] => Add8.IN4
train_label_dec[8][13] => Add8.IN3
train_label_dec[8][14] => Add8.IN2
train_label_dec[8][15] => Add8.IN1
train_label_dec[9][0] => Add9.IN16
train_label_dec[9][1] => Add9.IN15
train_label_dec[9][2] => Add9.IN14
train_label_dec[9][3] => Add9.IN13
train_label_dec[9][4] => Add9.IN12
train_label_dec[9][5] => Add9.IN11
train_label_dec[9][6] => Add9.IN10
train_label_dec[9][7] => Add9.IN9
train_label_dec[9][8] => Add9.IN8
train_label_dec[9][9] => Add9.IN7
train_label_dec[9][10] => Add9.IN6
train_label_dec[9][11] => Add9.IN5
train_label_dec[9][12] => Add9.IN4
train_label_dec[9][13] => Add9.IN3
train_label_dec[9][14] => Add9.IN2
train_label_dec[9][15] => Add9.IN1
output_test[0][0] => Add0.IN32
output_test[0][1] => Add0.IN31
output_test[0][2] => Add0.IN30
output_test[0][3] => Add0.IN29
output_test[0][4] => Add0.IN28
output_test[0][5] => Add0.IN27
output_test[0][6] => Add0.IN26
output_test[0][7] => Add0.IN25
output_test[0][8] => Add0.IN24
output_test[0][9] => Add0.IN23
output_test[0][10] => Add0.IN22
output_test[0][11] => Add0.IN21
output_test[0][12] => Add0.IN20
output_test[0][13] => Add0.IN19
output_test[0][14] => Add0.IN18
output_test[0][15] => Add0.IN17
output_test[1][0] => Add1.IN32
output_test[1][1] => Add1.IN31
output_test[1][2] => Add1.IN30
output_test[1][3] => Add1.IN29
output_test[1][4] => Add1.IN28
output_test[1][5] => Add1.IN27
output_test[1][6] => Add1.IN26
output_test[1][7] => Add1.IN25
output_test[1][8] => Add1.IN24
output_test[1][9] => Add1.IN23
output_test[1][10] => Add1.IN22
output_test[1][11] => Add1.IN21
output_test[1][12] => Add1.IN20
output_test[1][13] => Add1.IN19
output_test[1][14] => Add1.IN18
output_test[1][15] => Add1.IN17
output_test[2][0] => Add2.IN32
output_test[2][1] => Add2.IN31
output_test[2][2] => Add2.IN30
output_test[2][3] => Add2.IN29
output_test[2][4] => Add2.IN28
output_test[2][5] => Add2.IN27
output_test[2][6] => Add2.IN26
output_test[2][7] => Add2.IN25
output_test[2][8] => Add2.IN24
output_test[2][9] => Add2.IN23
output_test[2][10] => Add2.IN22
output_test[2][11] => Add2.IN21
output_test[2][12] => Add2.IN20
output_test[2][13] => Add2.IN19
output_test[2][14] => Add2.IN18
output_test[2][15] => Add2.IN17
output_test[3][0] => Add3.IN32
output_test[3][1] => Add3.IN31
output_test[3][2] => Add3.IN30
output_test[3][3] => Add3.IN29
output_test[3][4] => Add3.IN28
output_test[3][5] => Add3.IN27
output_test[3][6] => Add3.IN26
output_test[3][7] => Add3.IN25
output_test[3][8] => Add3.IN24
output_test[3][9] => Add3.IN23
output_test[3][10] => Add3.IN22
output_test[3][11] => Add3.IN21
output_test[3][12] => Add3.IN20
output_test[3][13] => Add3.IN19
output_test[3][14] => Add3.IN18
output_test[3][15] => Add3.IN17
output_test[4][0] => Add4.IN32
output_test[4][1] => Add4.IN31
output_test[4][2] => Add4.IN30
output_test[4][3] => Add4.IN29
output_test[4][4] => Add4.IN28
output_test[4][5] => Add4.IN27
output_test[4][6] => Add4.IN26
output_test[4][7] => Add4.IN25
output_test[4][8] => Add4.IN24
output_test[4][9] => Add4.IN23
output_test[4][10] => Add4.IN22
output_test[4][11] => Add4.IN21
output_test[4][12] => Add4.IN20
output_test[4][13] => Add4.IN19
output_test[4][14] => Add4.IN18
output_test[4][15] => Add4.IN17
output_test[5][0] => Add5.IN32
output_test[5][1] => Add5.IN31
output_test[5][2] => Add5.IN30
output_test[5][3] => Add5.IN29
output_test[5][4] => Add5.IN28
output_test[5][5] => Add5.IN27
output_test[5][6] => Add5.IN26
output_test[5][7] => Add5.IN25
output_test[5][8] => Add5.IN24
output_test[5][9] => Add5.IN23
output_test[5][10] => Add5.IN22
output_test[5][11] => Add5.IN21
output_test[5][12] => Add5.IN20
output_test[5][13] => Add5.IN19
output_test[5][14] => Add5.IN18
output_test[5][15] => Add5.IN17
output_test[6][0] => Add6.IN32
output_test[6][1] => Add6.IN31
output_test[6][2] => Add6.IN30
output_test[6][3] => Add6.IN29
output_test[6][4] => Add6.IN28
output_test[6][5] => Add6.IN27
output_test[6][6] => Add6.IN26
output_test[6][7] => Add6.IN25
output_test[6][8] => Add6.IN24
output_test[6][9] => Add6.IN23
output_test[6][10] => Add6.IN22
output_test[6][11] => Add6.IN21
output_test[6][12] => Add6.IN20
output_test[6][13] => Add6.IN19
output_test[6][14] => Add6.IN18
output_test[6][15] => Add6.IN17
output_test[7][0] => Add7.IN32
output_test[7][1] => Add7.IN31
output_test[7][2] => Add7.IN30
output_test[7][3] => Add7.IN29
output_test[7][4] => Add7.IN28
output_test[7][5] => Add7.IN27
output_test[7][6] => Add7.IN26
output_test[7][7] => Add7.IN25
output_test[7][8] => Add7.IN24
output_test[7][9] => Add7.IN23
output_test[7][10] => Add7.IN22
output_test[7][11] => Add7.IN21
output_test[7][12] => Add7.IN20
output_test[7][13] => Add7.IN19
output_test[7][14] => Add7.IN18
output_test[7][15] => Add7.IN17
output_test[8][0] => Add8.IN32
output_test[8][1] => Add8.IN31
output_test[8][2] => Add8.IN30
output_test[8][3] => Add8.IN29
output_test[8][4] => Add8.IN28
output_test[8][5] => Add8.IN27
output_test[8][6] => Add8.IN26
output_test[8][7] => Add8.IN25
output_test[8][8] => Add8.IN24
output_test[8][9] => Add8.IN23
output_test[8][10] => Add8.IN22
output_test[8][11] => Add8.IN21
output_test[8][12] => Add8.IN20
output_test[8][13] => Add8.IN19
output_test[8][14] => Add8.IN18
output_test[8][15] => Add8.IN17
output_test[9][0] => Add9.IN32
output_test[9][1] => Add9.IN31
output_test[9][2] => Add9.IN30
output_test[9][3] => Add9.IN29
output_test[9][4] => Add9.IN28
output_test[9][5] => Add9.IN27
output_test[9][6] => Add9.IN26
output_test[9][7] => Add9.IN25
output_test[9][8] => Add9.IN24
output_test[9][9] => Add9.IN23
output_test[9][10] => Add9.IN22
output_test[9][11] => Add9.IN21
output_test[9][12] => Add9.IN20
output_test[9][13] => Add9.IN19
output_test[9][14] => Add9.IN18
output_test[9][15] => Add9.IN17
result[0][0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[0][15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1][0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[1][15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
result[2][0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[2][15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
result[3][0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][11] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][12] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][14] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[3][15] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
result[4][0] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][1] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][2] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][3] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][4] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][5] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][6] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][7] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][8] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][9] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][10] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][11] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][12] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][13] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][14] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[4][15] <= Add4.DB_MAX_OUTPUT_PORT_TYPE
result[5][0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][12] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][13] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][14] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[5][15] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
result[6][0] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][1] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][2] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][3] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][4] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][5] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][6] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][7] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][8] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][9] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][10] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][11] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][12] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][13] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][14] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[6][15] <= Add6.DB_MAX_OUTPUT_PORT_TYPE
result[7][0] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][1] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][2] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][3] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][4] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][5] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][6] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][12] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][13] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][14] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[7][15] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
result[8][0] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][1] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][2] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][3] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][4] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][5] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][6] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][7] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][8] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][9] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][10] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][11] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][12] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][13] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][14] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[8][15] <= Add8.DB_MAX_OUTPUT_PORT_TYPE
result[9][0] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][1] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][2] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][3] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][4] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][5] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][6] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][7] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][8] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][9] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][10] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][11] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][12] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][13] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][14] <= Add9.DB_MAX_OUTPUT_PORT_TYPE
result[9][15] <= Add9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit
clk => new_weights[0][0]~reg0.CLK
clk => new_weights[0][1]~reg0.CLK
clk => new_weights[0][2]~reg0.CLK
clk => new_weights[0][3]~reg0.CLK
clk => new_weights[0][4]~reg0.CLK
clk => new_weights[0][5]~reg0.CLK
clk => new_weights[0][6]~reg0.CLK
clk => new_weights[0][7]~reg0.CLK
clk => new_weights[0][8]~reg0.CLK
clk => new_weights[0][9]~reg0.CLK
clk => new_weights[0][10]~reg0.CLK
clk => new_weights[0][11]~reg0.CLK
clk => new_weights[0][12]~reg0.CLK
clk => new_weights[0][13]~reg0.CLK
clk => new_weights[0][14]~reg0.CLK
clk => new_weights[0][15]~reg0.CLK
clk => new_weights[1][0]~reg0.CLK
clk => new_weights[1][1]~reg0.CLK
clk => new_weights[1][2]~reg0.CLK
clk => new_weights[1][3]~reg0.CLK
clk => new_weights[1][4]~reg0.CLK
clk => new_weights[1][5]~reg0.CLK
clk => new_weights[1][6]~reg0.CLK
clk => new_weights[1][7]~reg0.CLK
clk => new_weights[1][8]~reg0.CLK
clk => new_weights[1][9]~reg0.CLK
clk => new_weights[1][10]~reg0.CLK
clk => new_weights[1][11]~reg0.CLK
clk => new_weights[1][12]~reg0.CLK
clk => new_weights[1][13]~reg0.CLK
clk => new_weights[1][14]~reg0.CLK
clk => new_weights[1][15]~reg0.CLK
clk => new_weights[2][0]~reg0.CLK
clk => new_weights[2][1]~reg0.CLK
clk => new_weights[2][2]~reg0.CLK
clk => new_weights[2][3]~reg0.CLK
clk => new_weights[2][4]~reg0.CLK
clk => new_weights[2][5]~reg0.CLK
clk => new_weights[2][6]~reg0.CLK
clk => new_weights[2][7]~reg0.CLK
clk => new_weights[2][8]~reg0.CLK
clk => new_weights[2][9]~reg0.CLK
clk => new_weights[2][10]~reg0.CLK
clk => new_weights[2][11]~reg0.CLK
clk => new_weights[2][12]~reg0.CLK
clk => new_weights[2][13]~reg0.CLK
clk => new_weights[2][14]~reg0.CLK
clk => new_weights[2][15]~reg0.CLK
clk => new_weights[3][0]~reg0.CLK
clk => new_weights[3][1]~reg0.CLK
clk => new_weights[3][2]~reg0.CLK
clk => new_weights[3][3]~reg0.CLK
clk => new_weights[3][4]~reg0.CLK
clk => new_weights[3][5]~reg0.CLK
clk => new_weights[3][6]~reg0.CLK
clk => new_weights[3][7]~reg0.CLK
clk => new_weights[3][8]~reg0.CLK
clk => new_weights[3][9]~reg0.CLK
clk => new_weights[3][10]~reg0.CLK
clk => new_weights[3][11]~reg0.CLK
clk => new_weights[3][12]~reg0.CLK
clk => new_weights[3][13]~reg0.CLK
clk => new_weights[3][14]~reg0.CLK
clk => new_weights[3][15]~reg0.CLK
clk => new_weights[4][0]~reg0.CLK
clk => new_weights[4][1]~reg0.CLK
clk => new_weights[4][2]~reg0.CLK
clk => new_weights[4][3]~reg0.CLK
clk => new_weights[4][4]~reg0.CLK
clk => new_weights[4][5]~reg0.CLK
clk => new_weights[4][6]~reg0.CLK
clk => new_weights[4][7]~reg0.CLK
clk => new_weights[4][8]~reg0.CLK
clk => new_weights[4][9]~reg0.CLK
clk => new_weights[4][10]~reg0.CLK
clk => new_weights[4][11]~reg0.CLK
clk => new_weights[4][12]~reg0.CLK
clk => new_weights[4][13]~reg0.CLK
clk => new_weights[4][14]~reg0.CLK
clk => new_weights[4][15]~reg0.CLK
clk => new_weights[5][0]~reg0.CLK
clk => new_weights[5][1]~reg0.CLK
clk => new_weights[5][2]~reg0.CLK
clk => new_weights[5][3]~reg0.CLK
clk => new_weights[5][4]~reg0.CLK
clk => new_weights[5][5]~reg0.CLK
clk => new_weights[5][6]~reg0.CLK
clk => new_weights[5][7]~reg0.CLK
clk => new_weights[5][8]~reg0.CLK
clk => new_weights[5][9]~reg0.CLK
clk => new_weights[5][10]~reg0.CLK
clk => new_weights[5][11]~reg0.CLK
clk => new_weights[5][12]~reg0.CLK
clk => new_weights[5][13]~reg0.CLK
clk => new_weights[5][14]~reg0.CLK
clk => new_weights[5][15]~reg0.CLK
clk => new_weights[6][0]~reg0.CLK
clk => new_weights[6][1]~reg0.CLK
clk => new_weights[6][2]~reg0.CLK
clk => new_weights[6][3]~reg0.CLK
clk => new_weights[6][4]~reg0.CLK
clk => new_weights[6][5]~reg0.CLK
clk => new_weights[6][6]~reg0.CLK
clk => new_weights[6][7]~reg0.CLK
clk => new_weights[6][8]~reg0.CLK
clk => new_weights[6][9]~reg0.CLK
clk => new_weights[6][10]~reg0.CLK
clk => new_weights[6][11]~reg0.CLK
clk => new_weights[6][12]~reg0.CLK
clk => new_weights[6][13]~reg0.CLK
clk => new_weights[6][14]~reg0.CLK
clk => new_weights[6][15]~reg0.CLK
clk => new_weights[7][0]~reg0.CLK
clk => new_weights[7][1]~reg0.CLK
clk => new_weights[7][2]~reg0.CLK
clk => new_weights[7][3]~reg0.CLK
clk => new_weights[7][4]~reg0.CLK
clk => new_weights[7][5]~reg0.CLK
clk => new_weights[7][6]~reg0.CLK
clk => new_weights[7][7]~reg0.CLK
clk => new_weights[7][8]~reg0.CLK
clk => new_weights[7][9]~reg0.CLK
clk => new_weights[7][10]~reg0.CLK
clk => new_weights[7][11]~reg0.CLK
clk => new_weights[7][12]~reg0.CLK
clk => new_weights[7][13]~reg0.CLK
clk => new_weights[7][14]~reg0.CLK
clk => new_weights[7][15]~reg0.CLK
clk => new_weights[8][0]~reg0.CLK
clk => new_weights[8][1]~reg0.CLK
clk => new_weights[8][2]~reg0.CLK
clk => new_weights[8][3]~reg0.CLK
clk => new_weights[8][4]~reg0.CLK
clk => new_weights[8][5]~reg0.CLK
clk => new_weights[8][6]~reg0.CLK
clk => new_weights[8][7]~reg0.CLK
clk => new_weights[8][8]~reg0.CLK
clk => new_weights[8][9]~reg0.CLK
clk => new_weights[8][10]~reg0.CLK
clk => new_weights[8][11]~reg0.CLK
clk => new_weights[8][12]~reg0.CLK
clk => new_weights[8][13]~reg0.CLK
clk => new_weights[8][14]~reg0.CLK
clk => new_weights[8][15]~reg0.CLK
clk => new_weights[9][0]~reg0.CLK
clk => new_weights[9][1]~reg0.CLK
clk => new_weights[9][2]~reg0.CLK
clk => new_weights[9][3]~reg0.CLK
clk => new_weights[9][4]~reg0.CLK
clk => new_weights[9][5]~reg0.CLK
clk => new_weights[9][6]~reg0.CLK
clk => new_weights[9][7]~reg0.CLK
clk => new_weights[9][8]~reg0.CLK
clk => new_weights[9][9]~reg0.CLK
clk => new_weights[9][10]~reg0.CLK
clk => new_weights[9][11]~reg0.CLK
clk => new_weights[9][12]~reg0.CLK
clk => new_weights[9][13]~reg0.CLK
clk => new_weights[9][14]~reg0.CLK
clk => new_weights[9][15]~reg0.CLK
clk => W_en~reg0.CLK
clk => delay[0].CLK
clk => delay[1].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => mult_accum:ma0.clock0
clk => mult_accum:ma1.clock0
clk => mult_accum:ma2.clock0
clk => mult_accum:ma3.clock0
clk => mult_accum:ma4.clock0
clk => mult_accum:ma5.clock0
clk => mult_accum:ma6.clock0
clk => mult_accum:ma7.clock0
clk => mult_accum:ma8.clock0
clk => mult_accum:ma9.clock0
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
start_stream => next_state.OUTPUTSELECT
result_prev[0][0] => mult_accum:ma0.dataa[0]
result_prev[0][1] => mult_accum:ma0.dataa[1]
result_prev[0][2] => mult_accum:ma0.dataa[2]
result_prev[0][3] => mult_accum:ma0.dataa[3]
result_prev[0][4] => mult_accum:ma0.dataa[4]
result_prev[0][5] => mult_accum:ma0.dataa[5]
result_prev[0][6] => mult_accum:ma0.dataa[6]
result_prev[0][7] => mult_accum:ma0.dataa[7]
result_prev[0][8] => mult_accum:ma0.dataa[8]
result_prev[0][9] => mult_accum:ma0.dataa[9]
result_prev[0][10] => mult_accum:ma0.dataa[10]
result_prev[0][11] => mult_accum:ma0.dataa[11]
result_prev[0][12] => mult_accum:ma0.dataa[12]
result_prev[0][13] => mult_accum:ma0.dataa[13]
result_prev[0][14] => mult_accum:ma0.dataa[14]
result_prev[0][15] => mult_accum:ma0.dataa[15]
result_prev[1][0] => mult_accum:ma1.dataa[0]
result_prev[1][1] => mult_accum:ma1.dataa[1]
result_prev[1][2] => mult_accum:ma1.dataa[2]
result_prev[1][3] => mult_accum:ma1.dataa[3]
result_prev[1][4] => mult_accum:ma1.dataa[4]
result_prev[1][5] => mult_accum:ma1.dataa[5]
result_prev[1][6] => mult_accum:ma1.dataa[6]
result_prev[1][7] => mult_accum:ma1.dataa[7]
result_prev[1][8] => mult_accum:ma1.dataa[8]
result_prev[1][9] => mult_accum:ma1.dataa[9]
result_prev[1][10] => mult_accum:ma1.dataa[10]
result_prev[1][11] => mult_accum:ma1.dataa[11]
result_prev[1][12] => mult_accum:ma1.dataa[12]
result_prev[1][13] => mult_accum:ma1.dataa[13]
result_prev[1][14] => mult_accum:ma1.dataa[14]
result_prev[1][15] => mult_accum:ma1.dataa[15]
result_prev[2][0] => mult_accum:ma2.dataa[0]
result_prev[2][1] => mult_accum:ma2.dataa[1]
result_prev[2][2] => mult_accum:ma2.dataa[2]
result_prev[2][3] => mult_accum:ma2.dataa[3]
result_prev[2][4] => mult_accum:ma2.dataa[4]
result_prev[2][5] => mult_accum:ma2.dataa[5]
result_prev[2][6] => mult_accum:ma2.dataa[6]
result_prev[2][7] => mult_accum:ma2.dataa[7]
result_prev[2][8] => mult_accum:ma2.dataa[8]
result_prev[2][9] => mult_accum:ma2.dataa[9]
result_prev[2][10] => mult_accum:ma2.dataa[10]
result_prev[2][11] => mult_accum:ma2.dataa[11]
result_prev[2][12] => mult_accum:ma2.dataa[12]
result_prev[2][13] => mult_accum:ma2.dataa[13]
result_prev[2][14] => mult_accum:ma2.dataa[14]
result_prev[2][15] => mult_accum:ma2.dataa[15]
result_prev[3][0] => mult_accum:ma3.dataa[0]
result_prev[3][1] => mult_accum:ma3.dataa[1]
result_prev[3][2] => mult_accum:ma3.dataa[2]
result_prev[3][3] => mult_accum:ma3.dataa[3]
result_prev[3][4] => mult_accum:ma3.dataa[4]
result_prev[3][5] => mult_accum:ma3.dataa[5]
result_prev[3][6] => mult_accum:ma3.dataa[6]
result_prev[3][7] => mult_accum:ma3.dataa[7]
result_prev[3][8] => mult_accum:ma3.dataa[8]
result_prev[3][9] => mult_accum:ma3.dataa[9]
result_prev[3][10] => mult_accum:ma3.dataa[10]
result_prev[3][11] => mult_accum:ma3.dataa[11]
result_prev[3][12] => mult_accum:ma3.dataa[12]
result_prev[3][13] => mult_accum:ma3.dataa[13]
result_prev[3][14] => mult_accum:ma3.dataa[14]
result_prev[3][15] => mult_accum:ma3.dataa[15]
result_prev[4][0] => mult_accum:ma4.dataa[0]
result_prev[4][1] => mult_accum:ma4.dataa[1]
result_prev[4][2] => mult_accum:ma4.dataa[2]
result_prev[4][3] => mult_accum:ma4.dataa[3]
result_prev[4][4] => mult_accum:ma4.dataa[4]
result_prev[4][5] => mult_accum:ma4.dataa[5]
result_prev[4][6] => mult_accum:ma4.dataa[6]
result_prev[4][7] => mult_accum:ma4.dataa[7]
result_prev[4][8] => mult_accum:ma4.dataa[8]
result_prev[4][9] => mult_accum:ma4.dataa[9]
result_prev[4][10] => mult_accum:ma4.dataa[10]
result_prev[4][11] => mult_accum:ma4.dataa[11]
result_prev[4][12] => mult_accum:ma4.dataa[12]
result_prev[4][13] => mult_accum:ma4.dataa[13]
result_prev[4][14] => mult_accum:ma4.dataa[14]
result_prev[4][15] => mult_accum:ma4.dataa[15]
result_prev[5][0] => mult_accum:ma5.dataa[0]
result_prev[5][1] => mult_accum:ma5.dataa[1]
result_prev[5][2] => mult_accum:ma5.dataa[2]
result_prev[5][3] => mult_accum:ma5.dataa[3]
result_prev[5][4] => mult_accum:ma5.dataa[4]
result_prev[5][5] => mult_accum:ma5.dataa[5]
result_prev[5][6] => mult_accum:ma5.dataa[6]
result_prev[5][7] => mult_accum:ma5.dataa[7]
result_prev[5][8] => mult_accum:ma5.dataa[8]
result_prev[5][9] => mult_accum:ma5.dataa[9]
result_prev[5][10] => mult_accum:ma5.dataa[10]
result_prev[5][11] => mult_accum:ma5.dataa[11]
result_prev[5][12] => mult_accum:ma5.dataa[12]
result_prev[5][13] => mult_accum:ma5.dataa[13]
result_prev[5][14] => mult_accum:ma5.dataa[14]
result_prev[5][15] => mult_accum:ma5.dataa[15]
result_prev[6][0] => mult_accum:ma6.dataa[0]
result_prev[6][1] => mult_accum:ma6.dataa[1]
result_prev[6][2] => mult_accum:ma6.dataa[2]
result_prev[6][3] => mult_accum:ma6.dataa[3]
result_prev[6][4] => mult_accum:ma6.dataa[4]
result_prev[6][5] => mult_accum:ma6.dataa[5]
result_prev[6][6] => mult_accum:ma6.dataa[6]
result_prev[6][7] => mult_accum:ma6.dataa[7]
result_prev[6][8] => mult_accum:ma6.dataa[8]
result_prev[6][9] => mult_accum:ma6.dataa[9]
result_prev[6][10] => mult_accum:ma6.dataa[10]
result_prev[6][11] => mult_accum:ma6.dataa[11]
result_prev[6][12] => mult_accum:ma6.dataa[12]
result_prev[6][13] => mult_accum:ma6.dataa[13]
result_prev[6][14] => mult_accum:ma6.dataa[14]
result_prev[6][15] => mult_accum:ma6.dataa[15]
result_prev[7][0] => mult_accum:ma7.dataa[0]
result_prev[7][1] => mult_accum:ma7.dataa[1]
result_prev[7][2] => mult_accum:ma7.dataa[2]
result_prev[7][3] => mult_accum:ma7.dataa[3]
result_prev[7][4] => mult_accum:ma7.dataa[4]
result_prev[7][5] => mult_accum:ma7.dataa[5]
result_prev[7][6] => mult_accum:ma7.dataa[6]
result_prev[7][7] => mult_accum:ma7.dataa[7]
result_prev[7][8] => mult_accum:ma7.dataa[8]
result_prev[7][9] => mult_accum:ma7.dataa[9]
result_prev[7][10] => mult_accum:ma7.dataa[10]
result_prev[7][11] => mult_accum:ma7.dataa[11]
result_prev[7][12] => mult_accum:ma7.dataa[12]
result_prev[7][13] => mult_accum:ma7.dataa[13]
result_prev[7][14] => mult_accum:ma7.dataa[14]
result_prev[7][15] => mult_accum:ma7.dataa[15]
result_prev[8][0] => mult_accum:ma8.dataa[0]
result_prev[8][1] => mult_accum:ma8.dataa[1]
result_prev[8][2] => mult_accum:ma8.dataa[2]
result_prev[8][3] => mult_accum:ma8.dataa[3]
result_prev[8][4] => mult_accum:ma8.dataa[4]
result_prev[8][5] => mult_accum:ma8.dataa[5]
result_prev[8][6] => mult_accum:ma8.dataa[6]
result_prev[8][7] => mult_accum:ma8.dataa[7]
result_prev[8][8] => mult_accum:ma8.dataa[8]
result_prev[8][9] => mult_accum:ma8.dataa[9]
result_prev[8][10] => mult_accum:ma8.dataa[10]
result_prev[8][11] => mult_accum:ma8.dataa[11]
result_prev[8][12] => mult_accum:ma8.dataa[12]
result_prev[8][13] => mult_accum:ma8.dataa[13]
result_prev[8][14] => mult_accum:ma8.dataa[14]
result_prev[8][15] => mult_accum:ma8.dataa[15]
result_prev[9][0] => mult_accum:ma9.dataa[0]
result_prev[9][1] => mult_accum:ma9.dataa[1]
result_prev[9][2] => mult_accum:ma9.dataa[2]
result_prev[9][3] => mult_accum:ma9.dataa[3]
result_prev[9][4] => mult_accum:ma9.dataa[4]
result_prev[9][5] => mult_accum:ma9.dataa[5]
result_prev[9][6] => mult_accum:ma9.dataa[6]
result_prev[9][7] => mult_accum:ma9.dataa[7]
result_prev[9][8] => mult_accum:ma9.dataa[8]
result_prev[9][9] => mult_accum:ma9.dataa[9]
result_prev[9][10] => mult_accum:ma9.dataa[10]
result_prev[9][11] => mult_accum:ma9.dataa[11]
result_prev[9][12] => mult_accum:ma9.dataa[12]
result_prev[9][13] => mult_accum:ma9.dataa[13]
result_prev[9][14] => mult_accum:ma9.dataa[14]
result_prev[9][15] => mult_accum:ma9.dataa[15]
pixel => datab[0].DATAB
start_train_sw => next_state.OUTPUTSELECT
start_train_sw => next_state.OUTPUTSELECT
start_train_sw => next_state.OUTPUTSELECT
start_train_sw => next_state.OUTPUTSELECT
start_train_sw => next_state.OUTPUTSELECT
start_train_sw => next_state.OUTPUTSELECT
start_train_sw => next_state.OUTPUTSELECT
start_train_sw => next_state.DATAB
start_train_sw => next_state.DATAB
start_pixel => next_state.OUTPUTSELECT
start_pixel => next_state.OUTPUTSELECT
start_pixel => next_state.OUTPUTSELECT
start_pixel => next_state.OUTPUTSELECT
start_pixel => next_state.OUTPUTSELECT
start_pixel => next_state.OUTPUTSELECT
start_pixel => next_state.OUTPUTSELECT
weights[0][0] => Add2.IN32
weights[0][1] => Add2.IN31
weights[0][2] => Add2.IN30
weights[0][3] => Add2.IN29
weights[0][4] => Add2.IN28
weights[0][5] => Add2.IN27
weights[0][6] => Add2.IN26
weights[0][7] => Add2.IN25
weights[0][8] => Add2.IN24
weights[0][9] => Add2.IN23
weights[0][10] => Add2.IN22
weights[0][11] => Add2.IN21
weights[0][12] => Add2.IN20
weights[0][13] => Add2.IN19
weights[0][14] => Add2.IN18
weights[0][15] => Add2.IN17
weights[1][0] => Add3.IN32
weights[1][1] => Add3.IN31
weights[1][2] => Add3.IN30
weights[1][3] => Add3.IN29
weights[1][4] => Add3.IN28
weights[1][5] => Add3.IN27
weights[1][6] => Add3.IN26
weights[1][7] => Add3.IN25
weights[1][8] => Add3.IN24
weights[1][9] => Add3.IN23
weights[1][10] => Add3.IN22
weights[1][11] => Add3.IN21
weights[1][12] => Add3.IN20
weights[1][13] => Add3.IN19
weights[1][14] => Add3.IN18
weights[1][15] => Add3.IN17
weights[2][0] => Add4.IN32
weights[2][1] => Add4.IN31
weights[2][2] => Add4.IN30
weights[2][3] => Add4.IN29
weights[2][4] => Add4.IN28
weights[2][5] => Add4.IN27
weights[2][6] => Add4.IN26
weights[2][7] => Add4.IN25
weights[2][8] => Add4.IN24
weights[2][9] => Add4.IN23
weights[2][10] => Add4.IN22
weights[2][11] => Add4.IN21
weights[2][12] => Add4.IN20
weights[2][13] => Add4.IN19
weights[2][14] => Add4.IN18
weights[2][15] => Add4.IN17
weights[3][0] => Add5.IN32
weights[3][1] => Add5.IN31
weights[3][2] => Add5.IN30
weights[3][3] => Add5.IN29
weights[3][4] => Add5.IN28
weights[3][5] => Add5.IN27
weights[3][6] => Add5.IN26
weights[3][7] => Add5.IN25
weights[3][8] => Add5.IN24
weights[3][9] => Add5.IN23
weights[3][10] => Add5.IN22
weights[3][11] => Add5.IN21
weights[3][12] => Add5.IN20
weights[3][13] => Add5.IN19
weights[3][14] => Add5.IN18
weights[3][15] => Add5.IN17
weights[4][0] => Add6.IN32
weights[4][1] => Add6.IN31
weights[4][2] => Add6.IN30
weights[4][3] => Add6.IN29
weights[4][4] => Add6.IN28
weights[4][5] => Add6.IN27
weights[4][6] => Add6.IN26
weights[4][7] => Add6.IN25
weights[4][8] => Add6.IN24
weights[4][9] => Add6.IN23
weights[4][10] => Add6.IN22
weights[4][11] => Add6.IN21
weights[4][12] => Add6.IN20
weights[4][13] => Add6.IN19
weights[4][14] => Add6.IN18
weights[4][15] => Add6.IN17
weights[5][0] => Add7.IN32
weights[5][1] => Add7.IN31
weights[5][2] => Add7.IN30
weights[5][3] => Add7.IN29
weights[5][4] => Add7.IN28
weights[5][5] => Add7.IN27
weights[5][6] => Add7.IN26
weights[5][7] => Add7.IN25
weights[5][8] => Add7.IN24
weights[5][9] => Add7.IN23
weights[5][10] => Add7.IN22
weights[5][11] => Add7.IN21
weights[5][12] => Add7.IN20
weights[5][13] => Add7.IN19
weights[5][14] => Add7.IN18
weights[5][15] => Add7.IN17
weights[6][0] => Add8.IN32
weights[6][1] => Add8.IN31
weights[6][2] => Add8.IN30
weights[6][3] => Add8.IN29
weights[6][4] => Add8.IN28
weights[6][5] => Add8.IN27
weights[6][6] => Add8.IN26
weights[6][7] => Add8.IN25
weights[6][8] => Add8.IN24
weights[6][9] => Add8.IN23
weights[6][10] => Add8.IN22
weights[6][11] => Add8.IN21
weights[6][12] => Add8.IN20
weights[6][13] => Add8.IN19
weights[6][14] => Add8.IN18
weights[6][15] => Add8.IN17
weights[7][0] => Add9.IN32
weights[7][1] => Add9.IN31
weights[7][2] => Add9.IN30
weights[7][3] => Add9.IN29
weights[7][4] => Add9.IN28
weights[7][5] => Add9.IN27
weights[7][6] => Add9.IN26
weights[7][7] => Add9.IN25
weights[7][8] => Add9.IN24
weights[7][9] => Add9.IN23
weights[7][10] => Add9.IN22
weights[7][11] => Add9.IN21
weights[7][12] => Add9.IN20
weights[7][13] => Add9.IN19
weights[7][14] => Add9.IN18
weights[7][15] => Add9.IN17
weights[8][0] => Add10.IN32
weights[8][1] => Add10.IN31
weights[8][2] => Add10.IN30
weights[8][3] => Add10.IN29
weights[8][4] => Add10.IN28
weights[8][5] => Add10.IN27
weights[8][6] => Add10.IN26
weights[8][7] => Add10.IN25
weights[8][8] => Add10.IN24
weights[8][9] => Add10.IN23
weights[8][10] => Add10.IN22
weights[8][11] => Add10.IN21
weights[8][12] => Add10.IN20
weights[8][13] => Add10.IN19
weights[8][14] => Add10.IN18
weights[8][15] => Add10.IN17
weights[9][0] => Add11.IN32
weights[9][1] => Add11.IN31
weights[9][2] => Add11.IN30
weights[9][3] => Add11.IN29
weights[9][4] => Add11.IN28
weights[9][5] => Add11.IN27
weights[9][6] => Add11.IN26
weights[9][7] => Add11.IN25
weights[9][8] => Add11.IN24
weights[9][9] => Add11.IN23
weights[9][10] => Add11.IN22
weights[9][11] => Add11.IN21
weights[9][12] => Add11.IN20
weights[9][13] => Add11.IN19
weights[9][14] => Add11.IN18
weights[9][15] => Add11.IN17
new_weights[0][0] <= new_weights[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][1] <= new_weights[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][2] <= new_weights[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][3] <= new_weights[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][4] <= new_weights[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][5] <= new_weights[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][6] <= new_weights[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][7] <= new_weights[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][8] <= new_weights[0][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][9] <= new_weights[0][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][10] <= new_weights[0][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][11] <= new_weights[0][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][12] <= new_weights[0][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][13] <= new_weights[0][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][14] <= new_weights[0][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[0][15] <= new_weights[0][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][0] <= new_weights[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][1] <= new_weights[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][2] <= new_weights[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][3] <= new_weights[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][4] <= new_weights[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][5] <= new_weights[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][6] <= new_weights[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][7] <= new_weights[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][8] <= new_weights[1][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][9] <= new_weights[1][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][10] <= new_weights[1][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][11] <= new_weights[1][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][12] <= new_weights[1][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][13] <= new_weights[1][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][14] <= new_weights[1][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[1][15] <= new_weights[1][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][0] <= new_weights[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][1] <= new_weights[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][2] <= new_weights[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][3] <= new_weights[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][4] <= new_weights[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][5] <= new_weights[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][6] <= new_weights[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][7] <= new_weights[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][8] <= new_weights[2][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][9] <= new_weights[2][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][10] <= new_weights[2][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][11] <= new_weights[2][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][12] <= new_weights[2][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][13] <= new_weights[2][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][14] <= new_weights[2][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[2][15] <= new_weights[2][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][0] <= new_weights[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][1] <= new_weights[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][2] <= new_weights[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][3] <= new_weights[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][4] <= new_weights[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][5] <= new_weights[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][6] <= new_weights[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][7] <= new_weights[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][8] <= new_weights[3][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][9] <= new_weights[3][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][10] <= new_weights[3][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][11] <= new_weights[3][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][12] <= new_weights[3][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][13] <= new_weights[3][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][14] <= new_weights[3][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[3][15] <= new_weights[3][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][0] <= new_weights[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][1] <= new_weights[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][2] <= new_weights[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][3] <= new_weights[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][4] <= new_weights[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][5] <= new_weights[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][6] <= new_weights[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][7] <= new_weights[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][8] <= new_weights[4][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][9] <= new_weights[4][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][10] <= new_weights[4][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][11] <= new_weights[4][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][12] <= new_weights[4][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][13] <= new_weights[4][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][14] <= new_weights[4][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[4][15] <= new_weights[4][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][0] <= new_weights[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][1] <= new_weights[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][2] <= new_weights[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][3] <= new_weights[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][4] <= new_weights[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][5] <= new_weights[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][6] <= new_weights[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][7] <= new_weights[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][8] <= new_weights[5][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][9] <= new_weights[5][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][10] <= new_weights[5][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][11] <= new_weights[5][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][12] <= new_weights[5][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][13] <= new_weights[5][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][14] <= new_weights[5][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[5][15] <= new_weights[5][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][0] <= new_weights[6][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][1] <= new_weights[6][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][2] <= new_weights[6][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][3] <= new_weights[6][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][4] <= new_weights[6][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][5] <= new_weights[6][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][6] <= new_weights[6][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][7] <= new_weights[6][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][8] <= new_weights[6][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][9] <= new_weights[6][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][10] <= new_weights[6][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][11] <= new_weights[6][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][12] <= new_weights[6][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][13] <= new_weights[6][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][14] <= new_weights[6][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[6][15] <= new_weights[6][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][0] <= new_weights[7][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][1] <= new_weights[7][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][2] <= new_weights[7][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][3] <= new_weights[7][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][4] <= new_weights[7][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][5] <= new_weights[7][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][6] <= new_weights[7][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][7] <= new_weights[7][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][8] <= new_weights[7][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][9] <= new_weights[7][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][10] <= new_weights[7][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][11] <= new_weights[7][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][12] <= new_weights[7][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][13] <= new_weights[7][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][14] <= new_weights[7][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[7][15] <= new_weights[7][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][0] <= new_weights[8][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][1] <= new_weights[8][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][2] <= new_weights[8][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][3] <= new_weights[8][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][4] <= new_weights[8][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][5] <= new_weights[8][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][6] <= new_weights[8][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][7] <= new_weights[8][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][8] <= new_weights[8][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][9] <= new_weights[8][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][10] <= new_weights[8][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][11] <= new_weights[8][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][12] <= new_weights[8][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][13] <= new_weights[8][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][14] <= new_weights[8][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[8][15] <= new_weights[8][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][0] <= new_weights[9][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][1] <= new_weights[9][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][2] <= new_weights[9][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][3] <= new_weights[9][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][4] <= new_weights[9][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][5] <= new_weights[9][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][6] <= new_weights[9][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][7] <= new_weights[9][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][8] <= new_weights[9][8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][9] <= new_weights[9][9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][10] <= new_weights[9][10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][11] <= new_weights[9][11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][12] <= new_weights[9][12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][13] <= new_weights[9][13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][14] <= new_weights[9][14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
new_weights[9][15] <= new_weights[9][15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_en <= W_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
dataa[9] => dataa[9].IN1
dataa[10] => dataa[10].IN1
dataa[11] => dataa[11].IN1
dataa[12] => dataa[12].IN1
dataa[13] => dataa[13].IN1
dataa[14] => dataa[14].IN1
dataa[15] => dataa[15].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
datab[9] => datab[9].IN1
datab[10] => datab[10].IN1
datab[11] => datab[11].IN1
datab[12] => datab[12].IN1
datab[13] => datab[13].IN1
datab[14] => datab[14].IN1
datab[15] => datab[15].IN1
accum_start => _.IN1
enable_clk => enable_clk.IN1
result[0] <= altmult_accum:altmult_accum_component.result
result[1] <= altmult_accum:altmult_accum_component.result
result[2] <= altmult_accum:altmult_accum_component.result
result[3] <= altmult_accum:altmult_accum_component.result
result[4] <= altmult_accum:altmult_accum_component.result
result[5] <= altmult_accum:altmult_accum_component.result
result[6] <= altmult_accum:altmult_accum_component.result
result[7] <= altmult_accum:altmult_accum_component.result
result[8] <= altmult_accum:altmult_accum_component.result
result[9] <= altmult_accum:altmult_accum_component.result
result[10] <= altmult_accum:altmult_accum_component.result
result[11] <= altmult_accum:altmult_accum_component.result
result[12] <= altmult_accum:altmult_accum_component.result
result[13] <= altmult_accum:altmult_accum_component.result
result[14] <= altmult_accum:altmult_accum_component.result
result[15] <= altmult_accum:altmult_accum_component.result
result[16] <= altmult_accum:altmult_accum_component.result
result[17] <= altmult_accum:altmult_accum_component.result
result[18] <= altmult_accum:altmult_accum_component.result
result[19] <= altmult_accum:altmult_accum_component.result
result[20] <= altmult_accum:altmult_accum_component.result
result[21] <= altmult_accum:altmult_accum_component.result
result[22] <= altmult_accum:altmult_accum_component.result
result[23] <= altmult_accum:altmult_accum_component.result
result[24] <= altmult_accum:altmult_accum_component.result
result[25] <= altmult_accum:altmult_accum_component.result
result[26] <= altmult_accum:altmult_accum_component.result
result[27] <= altmult_accum:altmult_accum_component.result
result[28] <= altmult_accum:altmult_accum_component.result
result[29] <= altmult_accum:altmult_accum_component.result
result[30] <= altmult_accum:altmult_accum_component.result
result[31] <= altmult_accum:altmult_accum_component.result


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component
accum_is_saturated <= <GND>
accum_round => ~NO_FANOUT~
accum_saturation => ~NO_FANOUT~
accum_sload => mult_accum_anp2:auto_generated.accum_sload
accum_sload_upper_data[0] => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_accum_anp2:auto_generated.aclr3
addnsub => ~NO_FANOUT~
clock0 => mult_accum_anp2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => mult_accum_anp2:auto_generated.dataa[0]
dataa[1] => mult_accum_anp2:auto_generated.dataa[1]
dataa[2] => mult_accum_anp2:auto_generated.dataa[2]
dataa[3] => mult_accum_anp2:auto_generated.dataa[3]
dataa[4] => mult_accum_anp2:auto_generated.dataa[4]
dataa[5] => mult_accum_anp2:auto_generated.dataa[5]
dataa[6] => mult_accum_anp2:auto_generated.dataa[6]
dataa[7] => mult_accum_anp2:auto_generated.dataa[7]
dataa[8] => mult_accum_anp2:auto_generated.dataa[8]
dataa[9] => mult_accum_anp2:auto_generated.dataa[9]
dataa[10] => mult_accum_anp2:auto_generated.dataa[10]
dataa[11] => mult_accum_anp2:auto_generated.dataa[11]
dataa[12] => mult_accum_anp2:auto_generated.dataa[12]
dataa[13] => mult_accum_anp2:auto_generated.dataa[13]
dataa[14] => mult_accum_anp2:auto_generated.dataa[14]
dataa[15] => mult_accum_anp2:auto_generated.dataa[15]
datab[0] => mult_accum_anp2:auto_generated.datab[0]
datab[1] => mult_accum_anp2:auto_generated.datab[1]
datab[2] => mult_accum_anp2:auto_generated.datab[2]
datab[3] => mult_accum_anp2:auto_generated.datab[3]
datab[4] => mult_accum_anp2:auto_generated.datab[4]
datab[5] => mult_accum_anp2:auto_generated.datab[5]
datab[6] => mult_accum_anp2:auto_generated.datab[6]
datab[7] => mult_accum_anp2:auto_generated.datab[7]
datab[8] => mult_accum_anp2:auto_generated.datab[8]
datab[9] => mult_accum_anp2:auto_generated.datab[9]
datab[10] => mult_accum_anp2:auto_generated.datab[10]
datab[11] => mult_accum_anp2:auto_generated.datab[11]
datab[12] => mult_accum_anp2:auto_generated.datab[12]
datab[13] => mult_accum_anp2:auto_generated.datab[13]
datab[14] => mult_accum_anp2:auto_generated.datab[14]
datab[15] => mult_accum_anp2:auto_generated.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => mult_accum_anp2:auto_generated.ena0
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult_is_saturated <= <GND>
mult_round => ~NO_FANOUT~
mult_saturation => ~NO_FANOUT~
overflow <= <GND>
result[0] <= mult_accum_anp2:auto_generated.result[0]
result[1] <= mult_accum_anp2:auto_generated.result[1]
result[2] <= mult_accum_anp2:auto_generated.result[2]
result[3] <= mult_accum_anp2:auto_generated.result[3]
result[4] <= mult_accum_anp2:auto_generated.result[4]
result[5] <= mult_accum_anp2:auto_generated.result[5]
result[6] <= mult_accum_anp2:auto_generated.result[6]
result[7] <= mult_accum_anp2:auto_generated.result[7]
result[8] <= mult_accum_anp2:auto_generated.result[8]
result[9] <= mult_accum_anp2:auto_generated.result[9]
result[10] <= mult_accum_anp2:auto_generated.result[10]
result[11] <= mult_accum_anp2:auto_generated.result[11]
result[12] <= mult_accum_anp2:auto_generated.result[12]
result[13] <= mult_accum_anp2:auto_generated.result[13]
result[14] <= mult_accum_anp2:auto_generated.result[14]
result[15] <= mult_accum_anp2:auto_generated.result[15]
result[16] <= mult_accum_anp2:auto_generated.result[16]
result[17] <= mult_accum_anp2:auto_generated.result[17]
result[18] <= mult_accum_anp2:auto_generated.result[18]
result[19] <= mult_accum_anp2:auto_generated.result[19]
result[20] <= mult_accum_anp2:auto_generated.result[20]
result[21] <= mult_accum_anp2:auto_generated.result[21]
result[22] <= mult_accum_anp2:auto_generated.result[22]
result[23] <= mult_accum_anp2:auto_generated.result[23]
result[24] <= mult_accum_anp2:auto_generated.result[24]
result[25] <= mult_accum_anp2:auto_generated.result[25]
result[26] <= mult_accum_anp2:auto_generated.result[26]
result[27] <= mult_accum_anp2:auto_generated.result[27]
result[28] <= mult_accum_anp2:auto_generated.result[28]
result[29] <= mult_accum_anp2:auto_generated.result[29]
result[30] <= mult_accum_anp2:auto_generated.result[30]
result[31] <= mult_accum_anp2:auto_generated.result[31]
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scanina[12] => ~NO_FANOUT~
scanina[13] => ~NO_FANOUT~
scanina[14] => ~NO_FANOUT~
scanina[15] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scaninb[12] => ~NO_FANOUT~
scaninb[13] => ~NO_FANOUT~
scaninb[14] => ~NO_FANOUT~
scaninb[15] => ~NO_FANOUT~
scanouta[0] <= <GND>
scanouta[1] <= <GND>
scanouta[2] <= <GND>
scanouta[3] <= <GND>
scanouta[4] <= <GND>
scanouta[5] <= <GND>
scanouta[6] <= <GND>
scanouta[7] <= <GND>
scanouta[8] <= <GND>
scanouta[9] <= <GND>
scanouta[10] <= <GND>
scanouta[11] <= <GND>
scanouta[12] <= <GND>
scanouta[13] <= <GND>
scanouta[14] <= <GND>
scanouta[15] <= <GND>
scanoutb[0] <= <GND>
scanoutb[1] <= <GND>
scanoutb[2] <= <GND>
scanoutb[3] <= <GND>
scanoutb[4] <= <GND>
scanoutb[5] <= <GND>
scanoutb[6] <= <GND>
scanoutb[7] <= <GND>
scanoutb[8] <= <GND>
scanoutb[9] <= <GND>
scanoutb[10] <= <GND>
scanoutb[11] <= <GND>
scanoutb[12] <= <GND>
scanoutb[13] <= <GND>
scanoutb[14] <= <GND>
scanoutb[15] <= <GND>
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea => ~NO_FANOUT~
sourceb => ~NO_FANOUT~


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated
accum_sload => accum_sload_reg.DATAIN
aclr3 => ded_mult_1a81:ded_mult1.aclr[3]
aclr3 => zaccum_19l:zaccum2.aclr
clock0 => ded_mult_1a81:ded_mult1.clock[0]
clock0 => zaccum_19l:zaccum2.clock
clock0 => accum_sload_pipe_reg.CLK
clock0 => accum_sload_reg.CLK
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
dataa[0] => ded_mult_1a81:ded_mult1.dataa[0]
dataa[1] => ded_mult_1a81:ded_mult1.dataa[1]
dataa[2] => ded_mult_1a81:ded_mult1.dataa[2]
dataa[3] => ded_mult_1a81:ded_mult1.dataa[3]
dataa[4] => ded_mult_1a81:ded_mult1.dataa[4]
dataa[5] => ded_mult_1a81:ded_mult1.dataa[5]
dataa[6] => ded_mult_1a81:ded_mult1.dataa[6]
dataa[7] => ded_mult_1a81:ded_mult1.dataa[7]
dataa[8] => ded_mult_1a81:ded_mult1.dataa[8]
dataa[9] => ded_mult_1a81:ded_mult1.dataa[9]
dataa[10] => ded_mult_1a81:ded_mult1.dataa[10]
dataa[11] => ded_mult_1a81:ded_mult1.dataa[11]
dataa[12] => ded_mult_1a81:ded_mult1.dataa[12]
dataa[13] => ded_mult_1a81:ded_mult1.dataa[13]
dataa[14] => ded_mult_1a81:ded_mult1.dataa[14]
dataa[15] => ded_mult_1a81:ded_mult1.dataa[15]
datab[0] => ded_mult_1a81:ded_mult1.datab[0]
datab[1] => ded_mult_1a81:ded_mult1.datab[1]
datab[2] => ded_mult_1a81:ded_mult1.datab[2]
datab[3] => ded_mult_1a81:ded_mult1.datab[3]
datab[4] => ded_mult_1a81:ded_mult1.datab[4]
datab[5] => ded_mult_1a81:ded_mult1.datab[5]
datab[6] => ded_mult_1a81:ded_mult1.datab[6]
datab[7] => ded_mult_1a81:ded_mult1.datab[7]
datab[8] => ded_mult_1a81:ded_mult1.datab[8]
datab[9] => ded_mult_1a81:ded_mult1.datab[9]
datab[10] => ded_mult_1a81:ded_mult1.datab[10]
datab[11] => ded_mult_1a81:ded_mult1.datab[11]
datab[12] => ded_mult_1a81:ded_mult1.datab[12]
datab[13] => ded_mult_1a81:ded_mult1.datab[13]
datab[14] => ded_mult_1a81:ded_mult1.datab[14]
datab[15] => ded_mult_1a81:ded_mult1.datab[15]
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
ena0 => ded_mult_1a81:ded_mult1.ena[0]
ena0 => zaccum_19l:zaccum2.clken
ena0 => accum_sload_pipe_reg.ENA
ena0 => accum_sload_reg.ENA
result[0] <= zaccum_19l:zaccum2.result[0]
result[1] <= zaccum_19l:zaccum2.result[1]
result[2] <= zaccum_19l:zaccum2.result[2]
result[3] <= zaccum_19l:zaccum2.result[3]
result[4] <= zaccum_19l:zaccum2.result[4]
result[5] <= zaccum_19l:zaccum2.result[5]
result[6] <= zaccum_19l:zaccum2.result[6]
result[7] <= zaccum_19l:zaccum2.result[7]
result[8] <= zaccum_19l:zaccum2.result[8]
result[9] <= zaccum_19l:zaccum2.result[9]
result[10] <= zaccum_19l:zaccum2.result[10]
result[11] <= zaccum_19l:zaccum2.result[11]
result[12] <= zaccum_19l:zaccum2.result[12]
result[13] <= zaccum_19l:zaccum2.result[13]
result[14] <= zaccum_19l:zaccum2.result[14]
result[15] <= zaccum_19l:zaccum2.result[15]
result[16] <= zaccum_19l:zaccum2.result[16]
result[17] <= zaccum_19l:zaccum2.result[17]
result[18] <= zaccum_19l:zaccum2.result[18]
result[19] <= zaccum_19l:zaccum2.result[19]
result[20] <= zaccum_19l:zaccum2.result[20]
result[21] <= zaccum_19l:zaccum2.result[21]
result[22] <= zaccum_19l:zaccum2.result[22]
result[23] <= zaccum_19l:zaccum2.result[23]
result[24] <= zaccum_19l:zaccum2.result[24]
result[25] <= zaccum_19l:zaccum2.result[25]
result[26] <= zaccum_19l:zaccum2.result[26]
result[27] <= zaccum_19l:zaccum2.result[27]
result[28] <= zaccum_19l:zaccum2.result[28]
result[29] <= zaccum_19l:zaccum2.result[29]
result[30] <= zaccum_19l:zaccum2.result[30]
result[31] <= zaccum_19l:zaccum2.result[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult3.ACLR
aclr[3] => mac_out4.ACLR
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
dataa[12] => mac_mult3.DATAA12
dataa[13] => mac_mult3.DATAA13
dataa[14] => mac_mult3.DATAA14
dataa[15] => mac_mult3.DATAA15
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
datab[12] => mac_mult3.DATAB12
datab[13] => mac_mult3.DATAB13
datab[14] => mac_mult3.DATAB14
datab[15] => mac_mult3.DATAB15
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_93c:pre_result.q[0]
result[1] <= dffpipe_93c:pre_result.q[1]
result[2] <= dffpipe_93c:pre_result.q[2]
result[3] <= dffpipe_93c:pre_result.q[3]
result[4] <= dffpipe_93c:pre_result.q[4]
result[5] <= dffpipe_93c:pre_result.q[5]
result[6] <= dffpipe_93c:pre_result.q[6]
result[7] <= dffpipe_93c:pre_result.q[7]
result[8] <= dffpipe_93c:pre_result.q[8]
result[9] <= dffpipe_93c:pre_result.q[9]
result[10] <= dffpipe_93c:pre_result.q[10]
result[11] <= dffpipe_93c:pre_result.q[11]
result[12] <= dffpipe_93c:pre_result.q[12]
result[13] <= dffpipe_93c:pre_result.q[13]
result[14] <= dffpipe_93c:pre_result.q[14]
result[15] <= dffpipe_93c:pre_result.q[15]
result[16] <= dffpipe_93c:pre_result.q[16]
result[17] <= dffpipe_93c:pre_result.q[17]
result[18] <= dffpipe_93c:pre_result.q[18]
result[19] <= dffpipe_93c:pre_result.q[19]
result[20] <= dffpipe_93c:pre_result.q[20]
result[21] <= dffpipe_93c:pre_result.q[21]
result[22] <= dffpipe_93c:pre_result.q[22]
result[23] <= dffpipe_93c:pre_result.q[23]
result[24] <= dffpipe_93c:pre_result.q[24]
result[25] <= dffpipe_93c:pre_result.q[25]
result[26] <= dffpipe_93c:pre_result.q[26]
result[27] <= dffpipe_93c:pre_result.q[27]
result[28] <= dffpipe_93c:pre_result.q[28]
result[29] <= dffpipe_93c:pre_result.q[29]
result[30] <= dffpipe_93c:pre_result.q[30]
result[31] <= dffpipe_93c:pre_result.q[31]


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
d[24] => q[24].DATAIN
d[25] => q[25].DATAIN
d[26] => q[26].DATAIN
d[27] => q[27].DATAIN
d[28] => q[28].DATAIN
d[29] => q[29].DATAIN
d[30] => q[30].DATAIN
d[31] => q[31].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= d[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= d[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= d[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= d[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= d[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= d[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= d[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= d[31].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2
aclr => accum_e2l:accum.aclr
clken => accum_e2l:accum.clken
clock => accum_e2l:accum.clock
data[0] => accum_e2l:accum.data[0]
data[1] => accum_e2l:accum.data[1]
data[2] => accum_e2l:accum.data[2]
data[3] => accum_e2l:accum.data[3]
data[4] => accum_e2l:accum.data[4]
data[5] => accum_e2l:accum.data[5]
data[6] => accum_e2l:accum.data[6]
data[7] => accum_e2l:accum.data[7]
data[8] => accum_e2l:accum.data[8]
data[9] => accum_e2l:accum.data[9]
data[10] => accum_e2l:accum.data[10]
data[11] => accum_e2l:accum.data[11]
data[12] => accum_e2l:accum.data[12]
data[13] => accum_e2l:accum.data[13]
data[14] => accum_e2l:accum.data[14]
data[15] => accum_e2l:accum.data[15]
data[16] => accum_e2l:accum.data[16]
data[17] => accum_e2l:accum.data[17]
data[18] => accum_e2l:accum.data[18]
data[19] => accum_e2l:accum.data[19]
data[20] => accum_e2l:accum.data[20]
data[21] => accum_e2l:accum.data[21]
data[22] => accum_e2l:accum.data[22]
data[23] => accum_e2l:accum.data[23]
data[24] => accum_e2l:accum.data[24]
data[25] => accum_e2l:accum.data[25]
data[26] => accum_e2l:accum.data[26]
data[27] => accum_e2l:accum.data[27]
data[28] => accum_e2l:accum.data[28]
data[29] => accum_e2l:accum.data[29]
data[30] => accum_e2l:accum.data[30]
data[31] => accum_e2l:accum.data[31]
result[0] <= accum_e2l:accum.result[0]
result[1] <= accum_e2l:accum.result[1]
result[2] <= accum_e2l:accum.result[2]
result[3] <= accum_e2l:accum.result[3]
result[4] <= accum_e2l:accum.result[4]
result[5] <= accum_e2l:accum.result[5]
result[6] <= accum_e2l:accum.result[6]
result[7] <= accum_e2l:accum.result[7]
result[8] <= accum_e2l:accum.result[8]
result[9] <= accum_e2l:accum.result[9]
result[10] <= accum_e2l:accum.result[10]
result[11] <= accum_e2l:accum.result[11]
result[12] <= accum_e2l:accum.result[12]
result[13] <= accum_e2l:accum.result[13]
result[14] <= accum_e2l:accum.result[14]
result[15] <= accum_e2l:accum.result[15]
result[16] <= accum_e2l:accum.result[16]
result[17] <= accum_e2l:accum.result[17]
result[18] <= accum_e2l:accum.result[18]
result[19] <= accum_e2l:accum.result[19]
result[20] <= accum_e2l:accum.result[20]
result[21] <= accum_e2l:accum.result[21]
result[22] <= accum_e2l:accum.result[22]
result[23] <= accum_e2l:accum.result[23]
result[24] <= accum_e2l:accum.result[24]
result[25] <= accum_e2l:accum.result[25]
result[26] <= accum_e2l:accum.result[26]
result[27] <= accum_e2l:accum.result[27]
result[28] <= accum_e2l:accum.result[28]
result[29] <= accum_e2l:accum.result[29]
result[30] <= accum_e2l:accum.result[30]
result[31] <= accum_e2l:accum.result[31]
zero_accum => accum_e2l:accum.sload


|DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum
aclr => acc_ffa[31].IN0
clken => acc_ffa[31].ENA
clken => acc_ffa[30].ENA
clken => acc_ffa[29].ENA
clken => acc_ffa[28].ENA
clken => acc_ffa[27].ENA
clken => acc_ffa[26].ENA
clken => acc_ffa[25].ENA
clken => acc_ffa[24].ENA
clken => acc_ffa[23].ENA
clken => acc_ffa[22].ENA
clken => acc_ffa[21].ENA
clken => acc_ffa[20].ENA
clken => acc_ffa[19].ENA
clken => acc_ffa[18].ENA
clken => acc_ffa[17].ENA
clken => acc_ffa[16].ENA
clken => acc_ffa[15].ENA
clken => acc_ffa[14].ENA
clken => acc_ffa[13].ENA
clken => acc_ffa[12].ENA
clken => acc_ffa[11].ENA
clken => acc_ffa[10].ENA
clken => acc_ffa[9].ENA
clken => acc_ffa[8].ENA
clken => acc_ffa[7].ENA
clken => acc_ffa[6].ENA
clken => acc_ffa[5].ENA
clken => acc_ffa[4].ENA
clken => acc_ffa[3].ENA
clken => acc_ffa[2].ENA
clken => acc_ffa[1].ENA
clken => acc_ffa[0].ENA
clock => acc_ffa[31].CLK
clock => acc_ffa[30].CLK
clock => acc_ffa[29].CLK
clock => acc_ffa[28].CLK
clock => acc_ffa[27].CLK
clock => acc_ffa[26].CLK
clock => acc_ffa[25].CLK
clock => acc_ffa[24].CLK
clock => acc_ffa[23].CLK
clock => acc_ffa[22].CLK
clock => acc_ffa[21].CLK
clock => acc_ffa[20].CLK
clock => acc_ffa[19].CLK
clock => acc_ffa[18].CLK
clock => acc_ffa[17].CLK
clock => acc_ffa[16].CLK
clock => acc_ffa[15].CLK
clock => acc_ffa[14].CLK
clock => acc_ffa[13].CLK
clock => acc_ffa[12].CLK
clock => acc_ffa[11].CLK
clock => acc_ffa[10].CLK
clock => acc_ffa[9].CLK
clock => acc_ffa[8].CLK
clock => acc_ffa[7].CLK
clock => acc_ffa[6].CLK
clock => acc_ffa[5].CLK
clock => acc_ffa[4].CLK
clock => acc_ffa[3].CLK
clock => acc_ffa[2].CLK
clock => acc_ffa[1].CLK
clock => acc_ffa[0].CLK
data[0] => acc_ffa[0].ADATA
data[0] => acc_cella[0].DATAB
data[1] => acc_ffa[1].ADATA
data[1] => acc_cella[1].DATAB
data[2] => acc_ffa[2].ADATA
data[2] => acc_cella[2].DATAB
data[3] => acc_ffa[3].ADATA
data[3] => acc_cella[3].DATAB
data[4] => acc_ffa[4].ADATA
data[4] => acc_cella[4].DATAB
data[5] => acc_ffa[5].ADATA
data[5] => acc_cella[5].DATAB
data[6] => acc_ffa[6].ADATA
data[6] => acc_cella[6].DATAB
data[7] => acc_ffa[7].ADATA
data[7] => acc_cella[7].DATAB
data[8] => acc_ffa[8].ADATA
data[8] => acc_cella[8].DATAB
data[9] => acc_ffa[9].ADATA
data[9] => acc_cella[9].DATAB
data[10] => acc_ffa[10].ADATA
data[10] => acc_cella[10].DATAB
data[11] => acc_ffa[11].ADATA
data[11] => acc_cella[11].DATAB
data[12] => acc_ffa[12].ADATA
data[12] => acc_cella[12].DATAB
data[13] => acc_ffa[13].ADATA
data[13] => acc_cella[13].DATAB
data[14] => acc_ffa[14].ADATA
data[14] => acc_cella[14].DATAB
data[15] => acc_ffa[15].ADATA
data[15] => acc_cella[15].DATAB
data[16] => acc_ffa[16].ADATA
data[16] => acc_cella[16].DATAB
data[17] => acc_ffa[17].ADATA
data[17] => acc_cella[17].DATAB
data[18] => acc_ffa[18].ADATA
data[18] => acc_cella[18].DATAB
data[19] => acc_ffa[19].ADATA
data[19] => acc_cella[19].DATAB
data[20] => acc_ffa[20].ADATA
data[20] => acc_cella[20].DATAB
data[21] => acc_ffa[21].ADATA
data[21] => acc_cella[21].DATAB
data[22] => acc_ffa[22].ADATA
data[22] => acc_cella[22].DATAB
data[23] => acc_ffa[23].ADATA
data[23] => acc_cella[23].DATAB
data[24] => acc_ffa[24].ADATA
data[24] => acc_cella[24].DATAB
data[25] => acc_ffa[25].ADATA
data[25] => acc_cella[25].DATAB
data[26] => acc_ffa[26].ADATA
data[26] => acc_cella[26].DATAB
data[27] => acc_ffa[27].ADATA
data[27] => acc_cella[27].DATAB
data[28] => acc_ffa[28].ADATA
data[28] => acc_cella[28].DATAB
data[29] => acc_ffa[29].ADATA
data[29] => acc_cella[29].DATAB
data[30] => acc_ffa[30].ADATA
data[30] => acc_cella[30].DATAB
data[31] => acc_ffa[31].ADATA
data[31] => acc_cella[31].DATAB
result[0] <= acc_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= acc_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= acc_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= acc_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= acc_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= acc_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= acc_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= acc_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= acc_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= acc_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= acc_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= acc_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= acc_ffa[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= acc_ffa[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= acc_ffa[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= acc_ffa[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= acc_ffa[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= acc_ffa[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= acc_ffa[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= acc_ffa[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= acc_ffa[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= acc_ffa[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= acc_ffa[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= acc_ffa[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= acc_ffa[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= acc_ffa[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= acc_ffa[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= acc_ffa[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= acc_ffa[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= acc_ffa[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= acc_ffa[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= acc_ffa[31].DB_MAX_OUTPUT_PORT_TYPE
sload => acc_ffa[31].SLOAD
sload => acc_ffa[30].SLOAD
sload => acc_ffa[29].SLOAD
sload => acc_ffa[28].SLOAD
sload => acc_ffa[27].SLOAD
sload => acc_ffa[26].SLOAD
sload => acc_ffa[25].SLOAD
sload => acc_ffa[24].SLOAD
sload => acc_ffa[23].SLOAD
sload => acc_ffa[22].SLOAD
sload => acc_ffa[21].SLOAD
sload => acc_ffa[20].SLOAD
sload => acc_ffa[19].SLOAD
sload => acc_ffa[18].SLOAD
sload => acc_ffa[17].SLOAD
sload => acc_ffa[16].SLOAD
sload => acc_ffa[15].SLOAD
sload => acc_ffa[14].SLOAD
sload => acc_ffa[13].SLOAD
sload => acc_ffa[12].SLOAD
sload => acc_ffa[11].SLOAD
sload => acc_ffa[10].SLOAD
sload => acc_ffa[9].SLOAD
sload => acc_ffa[8].SLOAD
sload => acc_ffa[7].SLOAD
sload => acc_ffa[6].SLOAD
sload => acc_ffa[5].SLOAD
sload => acc_ffa[4].SLOAD
sload => acc_ffa[3].SLOAD
sload => acc_ffa[2].SLOAD
sload => acc_ffa[1].SLOAD
sload => acc_ffa[0].SLOAD


|DE2_CCD|SEG7_LUT_8:u5
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1
iDIG[24] => iDIG[24].IN1
iDIG[25] => iDIG[25].IN1
iDIG[26] => iDIG[26].IN1
iDIG[27] => iDIG[27].IN1
iDIG[28] => iDIG[28].IN1
iDIG[29] => iDIG[29].IN1
iDIG[30] => iDIG[30].IN1
iDIG[31] => iDIG[31].IN1


|DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_CCD|Reset_Delay:u2
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA[0].DATAIN
iDATA[1] => mCCD_DATA[1].DATAIN
iDATA[2] => mCCD_DATA[2].DATAIN
iDATA[3] => mCCD_DATA[3].DATAIN
iDATA[4] => mCCD_DATA[4].DATAIN
iDATA[5] => mCCD_DATA[5].DATAIN
iDATA[6] => mCCD_DATA[6].DATAIN
iDATA[7] => mCCD_DATA[7].DATAIN
iDATA[8] => mCCD_DATA[8].DATAIN
iDATA[9] => mCCD_DATA[9].DATAIN
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|DE2_CCD|RAW2RGB:u4
oRed[0] <= mCCD_R[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= mCCD_R[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= mCCD_R[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= mCCD_R[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= mCCD_R[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= mCCD_R[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= mCCD_R[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= mCCD_R[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= mCCD_R[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= mCCD_R[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= mCCD_G[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= mCCD_G[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= mCCD_G[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= mCCD_G[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= mCCD_G[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= mCCD_G[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= mCCD_G[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= mCCD_G[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= mCCD_G[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= mCCD_G[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= mCCD_B[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= mCCD_B[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= mCCD_B[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= mCCD_B[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= mCCD_B[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= mCCD_B[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= mCCD_B[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= mCCD_B[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= mCCD_B[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= mCCD_B[9].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= mDVAL.DB_MAX_OUTPUT_PORT_TYPE
iX_Cont[0] => mDVAL.IN0
iX_Cont[0] => Equal0.IN0
iX_Cont[0] => Equal1.IN1
iX_Cont[0] => Equal2.IN1
iX_Cont[0] => Equal3.IN1
iX_Cont[1] => ~NO_FANOUT~
iX_Cont[2] => ~NO_FANOUT~
iX_Cont[3] => ~NO_FANOUT~
iX_Cont[4] => ~NO_FANOUT~
iX_Cont[5] => ~NO_FANOUT~
iX_Cont[6] => ~NO_FANOUT~
iX_Cont[7] => ~NO_FANOUT~
iX_Cont[8] => ~NO_FANOUT~
iX_Cont[9] => ~NO_FANOUT~
iX_Cont[10] => ~NO_FANOUT~
iY_Cont[0] => mDVAL.IN1
iY_Cont[0] => Equal0.IN1
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal2.IN0
iY_Cont[0] => Equal3.IN0
iY_Cont[1] => ~NO_FANOUT~
iY_Cont[2] => ~NO_FANOUT~
iY_Cont[3] => ~NO_FANOUT~
iY_Cont[4] => ~NO_FANOUT~
iY_Cont[5] => ~NO_FANOUT~
iY_Cont[6] => ~NO_FANOUT~
iY_Cont[7] => ~NO_FANOUT~
iY_Cont[8] => ~NO_FANOUT~
iY_Cont[9] => ~NO_FANOUT~
iY_Cont[10] => ~NO_FANOUT~
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDVAL => iDVAL.IN1
iCLK => iCLK.IN1
iRST => mDVAL.ACLR
iRST => mDATAd_1[0].ACLR
iRST => mDATAd_1[1].ACLR
iRST => mDATAd_1[2].ACLR
iRST => mDATAd_1[3].ACLR
iRST => mDATAd_1[4].ACLR
iRST => mDATAd_1[5].ACLR
iRST => mDATAd_1[6].ACLR
iRST => mDATAd_1[7].ACLR
iRST => mDATAd_1[8].ACLR
iRST => mDATAd_1[9].ACLR
iRST => mDATAd_0[0].ACLR
iRST => mDATAd_0[1].ACLR
iRST => mDATAd_0[2].ACLR
iRST => mDATAd_0[3].ACLR
iRST => mDATAd_0[4].ACLR
iRST => mDATAd_0[5].ACLR
iRST => mDATAd_0[6].ACLR
iRST => mDATAd_0[7].ACLR
iRST => mDATAd_0[8].ACLR
iRST => mDATAd_0[9].ACLR
iRST => mCCD_B[0].ACLR
iRST => mCCD_B[1].ACLR
iRST => mCCD_B[2].ACLR
iRST => mCCD_B[3].ACLR
iRST => mCCD_B[4].ACLR
iRST => mCCD_B[5].ACLR
iRST => mCCD_B[6].ACLR
iRST => mCCD_B[7].ACLR
iRST => mCCD_B[8].ACLR
iRST => mCCD_B[9].ACLR
iRST => mCCD_G[1].ACLR
iRST => mCCD_G[2].ACLR
iRST => mCCD_G[3].ACLR
iRST => mCCD_G[4].ACLR
iRST => mCCD_G[5].ACLR
iRST => mCCD_G[6].ACLR
iRST => mCCD_G[7].ACLR
iRST => mCCD_G[8].ACLR
iRST => mCCD_G[9].ACLR
iRST => mCCD_G[10].ACLR
iRST => mCCD_R[0].ACLR
iRST => mCCD_R[1].ACLR
iRST => mCCD_R[2].ACLR
iRST => mCCD_R[3].ACLR
iRST => mCCD_R[4].ACLR
iRST => mCCD_R[5].ACLR
iRST => mCCD_R[6].ACLR
iRST => mCCD_R[7].ACLR
iRST => mCCD_R[8].ACLR
iRST => mCCD_R[9].ACLR


|DE2_CCD|RAW2RGB:u4|Line_Buffer:u0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps0x[8] <= altshift_taps:altshift_taps_component.taps
taps0x[9] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[8] <= altshift_taps:altshift_taps_component.taps
taps1x[9] <= altshift_taps:altshift_taps_component.taps


|DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_2pn:auto_generated.shiftin[0]
shiftin[1] => shift_taps_2pn:auto_generated.shiftin[1]
shiftin[2] => shift_taps_2pn:auto_generated.shiftin[2]
shiftin[3] => shift_taps_2pn:auto_generated.shiftin[3]
shiftin[4] => shift_taps_2pn:auto_generated.shiftin[4]
shiftin[5] => shift_taps_2pn:auto_generated.shiftin[5]
shiftin[6] => shift_taps_2pn:auto_generated.shiftin[6]
shiftin[7] => shift_taps_2pn:auto_generated.shiftin[7]
shiftin[8] => shift_taps_2pn:auto_generated.shiftin[8]
shiftin[9] => shift_taps_2pn:auto_generated.shiftin[9]
clock => shift_taps_2pn:auto_generated.clock
clken => shift_taps_2pn:auto_generated.clken
shiftout[0] <= shift_taps_2pn:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_2pn:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_2pn:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_2pn:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_2pn:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_2pn:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_2pn:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_2pn:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_2pn:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_2pn:auto_generated.shiftout[9]
taps[0] <= shift_taps_2pn:auto_generated.taps[0]
taps[1] <= shift_taps_2pn:auto_generated.taps[1]
taps[2] <= shift_taps_2pn:auto_generated.taps[2]
taps[3] <= shift_taps_2pn:auto_generated.taps[3]
taps[4] <= shift_taps_2pn:auto_generated.taps[4]
taps[5] <= shift_taps_2pn:auto_generated.taps[5]
taps[6] <= shift_taps_2pn:auto_generated.taps[6]
taps[7] <= shift_taps_2pn:auto_generated.taps[7]
taps[8] <= shift_taps_2pn:auto_generated.taps[8]
taps[9] <= shift_taps_2pn:auto_generated.taps[9]
taps[10] <= shift_taps_2pn:auto_generated.taps[10]
taps[11] <= shift_taps_2pn:auto_generated.taps[11]
taps[12] <= shift_taps_2pn:auto_generated.taps[12]
taps[13] <= shift_taps_2pn:auto_generated.taps[13]
taps[14] <= shift_taps_2pn:auto_generated.taps[14]
taps[15] <= shift_taps_2pn:auto_generated.taps[15]
taps[16] <= shift_taps_2pn:auto_generated.taps[16]
taps[17] <= shift_taps_2pn:auto_generated.taps[17]
taps[18] <= shift_taps_2pn:auto_generated.taps[18]
taps[19] <= shift_taps_2pn:auto_generated.taps[19]
aclr => ~NO_FANOUT~


|DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated
clken => altsyncram_mq81:altsyncram2.clocken0
clken => cntr_lvf:cntr1.clk_en
clock => altsyncram_mq81:altsyncram2.clock0
clock => cntr_lvf:cntr1.clock
shiftin[0] => altsyncram_mq81:altsyncram2.data_a[0]
shiftin[1] => altsyncram_mq81:altsyncram2.data_a[1]
shiftin[2] => altsyncram_mq81:altsyncram2.data_a[2]
shiftin[3] => altsyncram_mq81:altsyncram2.data_a[3]
shiftin[4] => altsyncram_mq81:altsyncram2.data_a[4]
shiftin[5] => altsyncram_mq81:altsyncram2.data_a[5]
shiftin[6] => altsyncram_mq81:altsyncram2.data_a[6]
shiftin[7] => altsyncram_mq81:altsyncram2.data_a[7]
shiftin[8] => altsyncram_mq81:altsyncram2.data_a[8]
shiftin[9] => altsyncram_mq81:altsyncram2.data_a[9]
shiftout[0] <= altsyncram_mq81:altsyncram2.q_b[10]
shiftout[1] <= altsyncram_mq81:altsyncram2.q_b[11]
shiftout[2] <= altsyncram_mq81:altsyncram2.q_b[12]
shiftout[3] <= altsyncram_mq81:altsyncram2.q_b[13]
shiftout[4] <= altsyncram_mq81:altsyncram2.q_b[14]
shiftout[5] <= altsyncram_mq81:altsyncram2.q_b[15]
shiftout[6] <= altsyncram_mq81:altsyncram2.q_b[16]
shiftout[7] <= altsyncram_mq81:altsyncram2.q_b[17]
shiftout[8] <= altsyncram_mq81:altsyncram2.q_b[18]
shiftout[9] <= altsyncram_mq81:altsyncram2.q_b[19]
taps[0] <= altsyncram_mq81:altsyncram2.q_b[0]
taps[1] <= altsyncram_mq81:altsyncram2.q_b[1]
taps[2] <= altsyncram_mq81:altsyncram2.q_b[2]
taps[3] <= altsyncram_mq81:altsyncram2.q_b[3]
taps[4] <= altsyncram_mq81:altsyncram2.q_b[4]
taps[5] <= altsyncram_mq81:altsyncram2.q_b[5]
taps[6] <= altsyncram_mq81:altsyncram2.q_b[6]
taps[7] <= altsyncram_mq81:altsyncram2.q_b[7]
taps[8] <= altsyncram_mq81:altsyncram2.q_b[8]
taps[9] <= altsyncram_mq81:altsyncram2.q_b[9]
taps[10] <= altsyncram_mq81:altsyncram2.q_b[10]
taps[11] <= altsyncram_mq81:altsyncram2.q_b[11]
taps[12] <= altsyncram_mq81:altsyncram2.q_b[12]
taps[13] <= altsyncram_mq81:altsyncram2.q_b[13]
taps[14] <= altsyncram_mq81:altsyncram2.q_b[14]
taps[15] <= altsyncram_mq81:altsyncram2.q_b[15]
taps[16] <= altsyncram_mq81:altsyncram2.q_b[16]
taps[17] <= altsyncram_mq81:altsyncram2.q_b[17]
taps[18] <= altsyncram_mq81:altsyncram2.q_b[18]
taps[19] <= altsyncram_mq81:altsyncram2.q_b[19]


|DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE


|DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1
clk_en => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|DE2_CCD|Sdram_Control_4Port:u6
REF_CLK => REF_CLK.IN1
RESET_N => RESET_N.IN3
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR.DATAB
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR.DATAB
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR.DATAB
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR.DATAB
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR.DATAB
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR.DATAB
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR.DATAB
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR.DATAB
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR.DATAB
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR.DATAB
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR.DATAB
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR.DATAB
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR.DATAB
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR.DATAB
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR.DATAB
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR.DATAB
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR.DATAB
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR.DATAB
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR.DATAB
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR.DATAB
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR.DATAB
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR.DATAB
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR.DATAB
WR1_MAX_ADDR[0] => ~NO_FANOUT~
WR1_MAX_ADDR[1] => ~NO_FANOUT~
WR1_MAX_ADDR[2] => ~NO_FANOUT~
WR1_MAX_ADDR[3] => ~NO_FANOUT~
WR1_MAX_ADDR[4] => ~NO_FANOUT~
WR1_MAX_ADDR[5] => ~NO_FANOUT~
WR1_MAX_ADDR[6] => ~NO_FANOUT~
WR1_MAX_ADDR[7] => ~NO_FANOUT~
WR1_MAX_ADDR[8] => ~NO_FANOUT~
WR1_MAX_ADDR[9] => ~NO_FANOUT~
WR1_MAX_ADDR[10] => ~NO_FANOUT~
WR1_MAX_ADDR[11] => ~NO_FANOUT~
WR1_MAX_ADDR[12] => ~NO_FANOUT~
WR1_MAX_ADDR[13] => ~NO_FANOUT~
WR1_MAX_ADDR[14] => ~NO_FANOUT~
WR1_MAX_ADDR[15] => ~NO_FANOUT~
WR1_MAX_ADDR[16] => ~NO_FANOUT~
WR1_MAX_ADDR[17] => ~NO_FANOUT~
WR1_MAX_ADDR[18] => ~NO_FANOUT~
WR1_MAX_ADDR[19] => ~NO_FANOUT~
WR1_MAX_ADDR[20] => ~NO_FANOUT~
WR1_MAX_ADDR[21] => ~NO_FANOUT~
WR1_MAX_ADDR[22] => ~NO_FANOUT~
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LENGTH[8] => rWR1_LENGTH[8].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR1_FULL <= Sdram_FIFO:write_fifo1.wrfull
WR1_USE[0] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[1] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[2] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[3] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[4] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[5] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[6] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[7] <= Sdram_FIFO:write_fifo1.wrusedw
WR1_USE[8] <= Sdram_FIFO:write_fifo1.wrusedw
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR.DATAB
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR.DATAB
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR.DATAB
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR.DATAB
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR.DATAB
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR.DATAB
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR.DATAB
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR.DATAB
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR.DATAB
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR.DATAB
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR.DATAB
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR.DATAB
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR.DATAB
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR.DATAB
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR.DATAB
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR.DATAB
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR.DATAB
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR.DATAB
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR.DATAB
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR.DATAB
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR.DATAB
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR.DATAB
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR.DATAB
WR2_MAX_ADDR[0] => ~NO_FANOUT~
WR2_MAX_ADDR[1] => ~NO_FANOUT~
WR2_MAX_ADDR[2] => ~NO_FANOUT~
WR2_MAX_ADDR[3] => ~NO_FANOUT~
WR2_MAX_ADDR[4] => ~NO_FANOUT~
WR2_MAX_ADDR[5] => ~NO_FANOUT~
WR2_MAX_ADDR[6] => ~NO_FANOUT~
WR2_MAX_ADDR[7] => ~NO_FANOUT~
WR2_MAX_ADDR[8] => ~NO_FANOUT~
WR2_MAX_ADDR[9] => ~NO_FANOUT~
WR2_MAX_ADDR[10] => ~NO_FANOUT~
WR2_MAX_ADDR[11] => ~NO_FANOUT~
WR2_MAX_ADDR[12] => ~NO_FANOUT~
WR2_MAX_ADDR[13] => ~NO_FANOUT~
WR2_MAX_ADDR[14] => ~NO_FANOUT~
WR2_MAX_ADDR[15] => ~NO_FANOUT~
WR2_MAX_ADDR[16] => ~NO_FANOUT~
WR2_MAX_ADDR[17] => ~NO_FANOUT~
WR2_MAX_ADDR[18] => ~NO_FANOUT~
WR2_MAX_ADDR[19] => ~NO_FANOUT~
WR2_MAX_ADDR[20] => ~NO_FANOUT~
WR2_MAX_ADDR[21] => ~NO_FANOUT~
WR2_MAX_ADDR[22] => ~NO_FANOUT~
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LENGTH[8] => rWR2_LENGTH[8].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
WR2_FULL <= Sdram_FIFO:write_fifo2.wrfull
WR2_USE[0] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[1] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[2] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[3] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[4] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[5] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[6] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[7] <= Sdram_FIFO:write_fifo2.wrusedw
WR2_USE[8] <= Sdram_FIFO:write_fifo2.wrusedw
RD1_DATA[0] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[1] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[2] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[3] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[4] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[5] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[6] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[7] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[8] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[9] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[10] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[11] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[12] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[13] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[14] <= Sdram_FIFO:read_fifo1.q
RD1_DATA[15] <= Sdram_FIFO:read_fifo1.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR.DATAB
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR.DATAB
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR.DATAB
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR.DATAB
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR.DATAB
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR.DATAB
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR.DATAB
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR.DATAB
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR.DATAB
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR.DATAB
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR.DATAB
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR.DATAB
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR.DATAB
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR.DATAB
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR.DATAB
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR.DATAB
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR.DATAB
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR.DATAB
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR.DATAB
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR.DATAB
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR.DATAB
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR.DATAB
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR.DATAB
RD1_MAX_ADDR[0] => ~NO_FANOUT~
RD1_MAX_ADDR[1] => ~NO_FANOUT~
RD1_MAX_ADDR[2] => ~NO_FANOUT~
RD1_MAX_ADDR[3] => ~NO_FANOUT~
RD1_MAX_ADDR[4] => ~NO_FANOUT~
RD1_MAX_ADDR[5] => ~NO_FANOUT~
RD1_MAX_ADDR[6] => ~NO_FANOUT~
RD1_MAX_ADDR[7] => ~NO_FANOUT~
RD1_MAX_ADDR[8] => ~NO_FANOUT~
RD1_MAX_ADDR[9] => ~NO_FANOUT~
RD1_MAX_ADDR[10] => ~NO_FANOUT~
RD1_MAX_ADDR[11] => ~NO_FANOUT~
RD1_MAX_ADDR[12] => ~NO_FANOUT~
RD1_MAX_ADDR[13] => ~NO_FANOUT~
RD1_MAX_ADDR[14] => ~NO_FANOUT~
RD1_MAX_ADDR[15] => ~NO_FANOUT~
RD1_MAX_ADDR[16] => ~NO_FANOUT~
RD1_MAX_ADDR[17] => ~NO_FANOUT~
RD1_MAX_ADDR[18] => ~NO_FANOUT~
RD1_MAX_ADDR[19] => ~NO_FANOUT~
RD1_MAX_ADDR[20] => ~NO_FANOUT~
RD1_MAX_ADDR[21] => ~NO_FANOUT~
RD1_MAX_ADDR[22] => ~NO_FANOUT~
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LENGTH[8] => rRD1_LENGTH[8].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD1_EMPTY <= Sdram_FIFO:read_fifo1.rdempty
RD1_USE[0] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[1] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[2] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[3] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[4] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[5] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[6] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[7] <= Sdram_FIFO:read_fifo1.rdusedw
RD1_USE[8] <= Sdram_FIFO:read_fifo1.rdusedw
RD2_DATA[0] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[1] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[2] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[3] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[4] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[5] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[6] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[7] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[8] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[9] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[10] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[11] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[12] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[13] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[14] <= Sdram_FIFO:read_fifo2.q
RD2_DATA[15] <= Sdram_FIFO:read_fifo2.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR.DATAB
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR.DATAB
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR.DATAB
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR.DATAB
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR.DATAB
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR.DATAB
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR.DATAB
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR.DATAB
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR.DATAB
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR.DATAB
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR.DATAB
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR.DATAB
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR.DATAB
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR.DATAB
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR.DATAB
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR.DATAB
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR.DATAB
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR.DATAB
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR.DATAB
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR.DATAB
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR.DATAB
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR.DATAB
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR.DATAB
RD2_MAX_ADDR[0] => ~NO_FANOUT~
RD2_MAX_ADDR[1] => ~NO_FANOUT~
RD2_MAX_ADDR[2] => ~NO_FANOUT~
RD2_MAX_ADDR[3] => ~NO_FANOUT~
RD2_MAX_ADDR[4] => ~NO_FANOUT~
RD2_MAX_ADDR[5] => ~NO_FANOUT~
RD2_MAX_ADDR[6] => ~NO_FANOUT~
RD2_MAX_ADDR[7] => ~NO_FANOUT~
RD2_MAX_ADDR[8] => ~NO_FANOUT~
RD2_MAX_ADDR[9] => ~NO_FANOUT~
RD2_MAX_ADDR[10] => ~NO_FANOUT~
RD2_MAX_ADDR[11] => ~NO_FANOUT~
RD2_MAX_ADDR[12] => ~NO_FANOUT~
RD2_MAX_ADDR[13] => ~NO_FANOUT~
RD2_MAX_ADDR[14] => ~NO_FANOUT~
RD2_MAX_ADDR[15] => ~NO_FANOUT~
RD2_MAX_ADDR[16] => ~NO_FANOUT~
RD2_MAX_ADDR[17] => ~NO_FANOUT~
RD2_MAX_ADDR[18] => ~NO_FANOUT~
RD2_MAX_ADDR[19] => ~NO_FANOUT~
RD2_MAX_ADDR[20] => ~NO_FANOUT~
RD2_MAX_ADDR[21] => ~NO_FANOUT~
RD2_MAX_ADDR[22] => ~NO_FANOUT~
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LENGTH[8] => rRD2_LENGTH[8].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
RD2_EMPTY <= Sdram_FIFO:read_fifo2.rdempty
RD2_USE[0] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[1] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[2] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[3] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[4] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[5] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[6] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[7] <= Sdram_FIFO:read_fifo2.rdusedw
RD2_USE[8] <= Sdram_FIFO:read_fifo2.rdusedw
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDR_CLK <= Sdram_PLL:sdram_pll1.c1


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|command:command1
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|sdr_data_path:data_path1
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_87o1:auto_generated.data[0]
data[1] => dcfifo_87o1:auto_generated.data[1]
data[2] => dcfifo_87o1:auto_generated.data[2]
data[3] => dcfifo_87o1:auto_generated.data[3]
data[4] => dcfifo_87o1:auto_generated.data[4]
data[5] => dcfifo_87o1:auto_generated.data[5]
data[6] => dcfifo_87o1:auto_generated.data[6]
data[7] => dcfifo_87o1:auto_generated.data[7]
data[8] => dcfifo_87o1:auto_generated.data[8]
data[9] => dcfifo_87o1:auto_generated.data[9]
data[10] => dcfifo_87o1:auto_generated.data[10]
data[11] => dcfifo_87o1:auto_generated.data[11]
data[12] => dcfifo_87o1:auto_generated.data[12]
data[13] => dcfifo_87o1:auto_generated.data[13]
data[14] => dcfifo_87o1:auto_generated.data[14]
data[15] => dcfifo_87o1:auto_generated.data[15]
q[0] <= dcfifo_87o1:auto_generated.q[0]
q[1] <= dcfifo_87o1:auto_generated.q[1]
q[2] <= dcfifo_87o1:auto_generated.q[2]
q[3] <= dcfifo_87o1:auto_generated.q[3]
q[4] <= dcfifo_87o1:auto_generated.q[4]
q[5] <= dcfifo_87o1:auto_generated.q[5]
q[6] <= dcfifo_87o1:auto_generated.q[6]
q[7] <= dcfifo_87o1:auto_generated.q[7]
q[8] <= dcfifo_87o1:auto_generated.q[8]
q[9] <= dcfifo_87o1:auto_generated.q[9]
q[10] <= dcfifo_87o1:auto_generated.q[10]
q[11] <= dcfifo_87o1:auto_generated.q[11]
q[12] <= dcfifo_87o1:auto_generated.q[12]
q[13] <= dcfifo_87o1:auto_generated.q[13]
q[14] <= dcfifo_87o1:auto_generated.q[14]
q[15] <= dcfifo_87o1:auto_generated.q[15]
rdclk => dcfifo_87o1:auto_generated.rdclk
rdreq => dcfifo_87o1:auto_generated.rdreq
wrclk => dcfifo_87o1:auto_generated.wrclk
wrreq => dcfifo_87o1:auto_generated.wrreq
aclr => dcfifo_87o1:auto_generated.aclr
rdempty <= dcfifo_87o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_87o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_87o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_87o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_87o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_87o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_87o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_87o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_87o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_87o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_87o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_87o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_87o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_87o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_87o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_87o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_87o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_87o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_87o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_87o1:auto_generated.wrusedw[8]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_mf51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mf51:fifo_ram.data_a[0]
data[1] => altsyncram_mf51:fifo_ram.data_a[1]
data[2] => altsyncram_mf51:fifo_ram.data_a[2]
data[3] => altsyncram_mf51:fifo_ram.data_a[3]
data[4] => altsyncram_mf51:fifo_ram.data_a[4]
data[5] => altsyncram_mf51:fifo_ram.data_a[5]
data[6] => altsyncram_mf51:fifo_ram.data_a[6]
data[7] => altsyncram_mf51:fifo_ram.data_a[7]
data[8] => altsyncram_mf51:fifo_ram.data_a[8]
data[9] => altsyncram_mf51:fifo_ram.data_a[9]
data[10] => altsyncram_mf51:fifo_ram.data_a[10]
data[11] => altsyncram_mf51:fifo_ram.data_a[11]
data[12] => altsyncram_mf51:fifo_ram.data_a[12]
data[13] => altsyncram_mf51:fifo_ram.data_a[13]
data[14] => altsyncram_mf51:fifo_ram.data_a[14]
data[15] => altsyncram_mf51:fifo_ram.data_a[15]
q[0] <= altsyncram_mf51:fifo_ram.q_b[0]
q[1] <= altsyncram_mf51:fifo_ram.q_b[1]
q[2] <= altsyncram_mf51:fifo_ram.q_b[2]
q[3] <= altsyncram_mf51:fifo_ram.q_b[3]
q[4] <= altsyncram_mf51:fifo_ram.q_b[4]
q[5] <= altsyncram_mf51:fifo_ram.q_b[5]
q[6] <= altsyncram_mf51:fifo_ram.q_b[6]
q[7] <= altsyncram_mf51:fifo_ram.q_b[7]
q[8] <= altsyncram_mf51:fifo_ram.q_b[8]
q[9] <= altsyncram_mf51:fifo_ram.q_b[9]
q[10] <= altsyncram_mf51:fifo_ram.q_b[10]
q[11] <= altsyncram_mf51:fifo_ram.q_b[11]
q[12] <= altsyncram_mf51:fifo_ram.q_b[12]
q[13] <= altsyncram_mf51:fifo_ram.q_b[13]
q[14] <= altsyncram_mf51:fifo_ram.q_b[14]
q[15] <= altsyncram_mf51:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_mf51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_mf51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_87o1:auto_generated.data[0]
data[1] => dcfifo_87o1:auto_generated.data[1]
data[2] => dcfifo_87o1:auto_generated.data[2]
data[3] => dcfifo_87o1:auto_generated.data[3]
data[4] => dcfifo_87o1:auto_generated.data[4]
data[5] => dcfifo_87o1:auto_generated.data[5]
data[6] => dcfifo_87o1:auto_generated.data[6]
data[7] => dcfifo_87o1:auto_generated.data[7]
data[8] => dcfifo_87o1:auto_generated.data[8]
data[9] => dcfifo_87o1:auto_generated.data[9]
data[10] => dcfifo_87o1:auto_generated.data[10]
data[11] => dcfifo_87o1:auto_generated.data[11]
data[12] => dcfifo_87o1:auto_generated.data[12]
data[13] => dcfifo_87o1:auto_generated.data[13]
data[14] => dcfifo_87o1:auto_generated.data[14]
data[15] => dcfifo_87o1:auto_generated.data[15]
q[0] <= dcfifo_87o1:auto_generated.q[0]
q[1] <= dcfifo_87o1:auto_generated.q[1]
q[2] <= dcfifo_87o1:auto_generated.q[2]
q[3] <= dcfifo_87o1:auto_generated.q[3]
q[4] <= dcfifo_87o1:auto_generated.q[4]
q[5] <= dcfifo_87o1:auto_generated.q[5]
q[6] <= dcfifo_87o1:auto_generated.q[6]
q[7] <= dcfifo_87o1:auto_generated.q[7]
q[8] <= dcfifo_87o1:auto_generated.q[8]
q[9] <= dcfifo_87o1:auto_generated.q[9]
q[10] <= dcfifo_87o1:auto_generated.q[10]
q[11] <= dcfifo_87o1:auto_generated.q[11]
q[12] <= dcfifo_87o1:auto_generated.q[12]
q[13] <= dcfifo_87o1:auto_generated.q[13]
q[14] <= dcfifo_87o1:auto_generated.q[14]
q[15] <= dcfifo_87o1:auto_generated.q[15]
rdclk => dcfifo_87o1:auto_generated.rdclk
rdreq => dcfifo_87o1:auto_generated.rdreq
wrclk => dcfifo_87o1:auto_generated.wrclk
wrreq => dcfifo_87o1:auto_generated.wrreq
aclr => dcfifo_87o1:auto_generated.aclr
rdempty <= dcfifo_87o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_87o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_87o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_87o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_87o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_87o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_87o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_87o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_87o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_87o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_87o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_87o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_87o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_87o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_87o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_87o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_87o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_87o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_87o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_87o1:auto_generated.wrusedw[8]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_mf51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mf51:fifo_ram.data_a[0]
data[1] => altsyncram_mf51:fifo_ram.data_a[1]
data[2] => altsyncram_mf51:fifo_ram.data_a[2]
data[3] => altsyncram_mf51:fifo_ram.data_a[3]
data[4] => altsyncram_mf51:fifo_ram.data_a[4]
data[5] => altsyncram_mf51:fifo_ram.data_a[5]
data[6] => altsyncram_mf51:fifo_ram.data_a[6]
data[7] => altsyncram_mf51:fifo_ram.data_a[7]
data[8] => altsyncram_mf51:fifo_ram.data_a[8]
data[9] => altsyncram_mf51:fifo_ram.data_a[9]
data[10] => altsyncram_mf51:fifo_ram.data_a[10]
data[11] => altsyncram_mf51:fifo_ram.data_a[11]
data[12] => altsyncram_mf51:fifo_ram.data_a[12]
data[13] => altsyncram_mf51:fifo_ram.data_a[13]
data[14] => altsyncram_mf51:fifo_ram.data_a[14]
data[15] => altsyncram_mf51:fifo_ram.data_a[15]
q[0] <= altsyncram_mf51:fifo_ram.q_b[0]
q[1] <= altsyncram_mf51:fifo_ram.q_b[1]
q[2] <= altsyncram_mf51:fifo_ram.q_b[2]
q[3] <= altsyncram_mf51:fifo_ram.q_b[3]
q[4] <= altsyncram_mf51:fifo_ram.q_b[4]
q[5] <= altsyncram_mf51:fifo_ram.q_b[5]
q[6] <= altsyncram_mf51:fifo_ram.q_b[6]
q[7] <= altsyncram_mf51:fifo_ram.q_b[7]
q[8] <= altsyncram_mf51:fifo_ram.q_b[8]
q[9] <= altsyncram_mf51:fifo_ram.q_b[9]
q[10] <= altsyncram_mf51:fifo_ram.q_b[10]
q[11] <= altsyncram_mf51:fifo_ram.q_b[11]
q[12] <= altsyncram_mf51:fifo_ram.q_b[12]
q[13] <= altsyncram_mf51:fifo_ram.q_b[13]
q[14] <= altsyncram_mf51:fifo_ram.q_b[14]
q[15] <= altsyncram_mf51:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_mf51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_mf51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
data[0] => dcfifo_87o1:auto_generated.data[0]
data[1] => dcfifo_87o1:auto_generated.data[1]
data[2] => dcfifo_87o1:auto_generated.data[2]
data[3] => dcfifo_87o1:auto_generated.data[3]
data[4] => dcfifo_87o1:auto_generated.data[4]
data[5] => dcfifo_87o1:auto_generated.data[5]
data[6] => dcfifo_87o1:auto_generated.data[6]
data[7] => dcfifo_87o1:auto_generated.data[7]
data[8] => dcfifo_87o1:auto_generated.data[8]
data[9] => dcfifo_87o1:auto_generated.data[9]
data[10] => dcfifo_87o1:auto_generated.data[10]
data[11] => dcfifo_87o1:auto_generated.data[11]
data[12] => dcfifo_87o1:auto_generated.data[12]
data[13] => dcfifo_87o1:auto_generated.data[13]
data[14] => dcfifo_87o1:auto_generated.data[14]
data[15] => dcfifo_87o1:auto_generated.data[15]
q[0] <= dcfifo_87o1:auto_generated.q[0]
q[1] <= dcfifo_87o1:auto_generated.q[1]
q[2] <= dcfifo_87o1:auto_generated.q[2]
q[3] <= dcfifo_87o1:auto_generated.q[3]
q[4] <= dcfifo_87o1:auto_generated.q[4]
q[5] <= dcfifo_87o1:auto_generated.q[5]
q[6] <= dcfifo_87o1:auto_generated.q[6]
q[7] <= dcfifo_87o1:auto_generated.q[7]
q[8] <= dcfifo_87o1:auto_generated.q[8]
q[9] <= dcfifo_87o1:auto_generated.q[9]
q[10] <= dcfifo_87o1:auto_generated.q[10]
q[11] <= dcfifo_87o1:auto_generated.q[11]
q[12] <= dcfifo_87o1:auto_generated.q[12]
q[13] <= dcfifo_87o1:auto_generated.q[13]
q[14] <= dcfifo_87o1:auto_generated.q[14]
q[15] <= dcfifo_87o1:auto_generated.q[15]
rdclk => dcfifo_87o1:auto_generated.rdclk
rdreq => dcfifo_87o1:auto_generated.rdreq
wrclk => dcfifo_87o1:auto_generated.wrclk
wrreq => dcfifo_87o1:auto_generated.wrreq
aclr => dcfifo_87o1:auto_generated.aclr
rdempty <= dcfifo_87o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_87o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_87o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_87o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_87o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_87o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_87o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_87o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_87o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_87o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_87o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_87o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_87o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_87o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_87o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_87o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_87o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_87o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_87o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_87o1:auto_generated.wrusedw[8]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_mf51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mf51:fifo_ram.data_a[0]
data[1] => altsyncram_mf51:fifo_ram.data_a[1]
data[2] => altsyncram_mf51:fifo_ram.data_a[2]
data[3] => altsyncram_mf51:fifo_ram.data_a[3]
data[4] => altsyncram_mf51:fifo_ram.data_a[4]
data[5] => altsyncram_mf51:fifo_ram.data_a[5]
data[6] => altsyncram_mf51:fifo_ram.data_a[6]
data[7] => altsyncram_mf51:fifo_ram.data_a[7]
data[8] => altsyncram_mf51:fifo_ram.data_a[8]
data[9] => altsyncram_mf51:fifo_ram.data_a[9]
data[10] => altsyncram_mf51:fifo_ram.data_a[10]
data[11] => altsyncram_mf51:fifo_ram.data_a[11]
data[12] => altsyncram_mf51:fifo_ram.data_a[12]
data[13] => altsyncram_mf51:fifo_ram.data_a[13]
data[14] => altsyncram_mf51:fifo_ram.data_a[14]
data[15] => altsyncram_mf51:fifo_ram.data_a[15]
q[0] <= altsyncram_mf51:fifo_ram.q_b[0]
q[1] <= altsyncram_mf51:fifo_ram.q_b[1]
q[2] <= altsyncram_mf51:fifo_ram.q_b[2]
q[3] <= altsyncram_mf51:fifo_ram.q_b[3]
q[4] <= altsyncram_mf51:fifo_ram.q_b[4]
q[5] <= altsyncram_mf51:fifo_ram.q_b[5]
q[6] <= altsyncram_mf51:fifo_ram.q_b[6]
q[7] <= altsyncram_mf51:fifo_ram.q_b[7]
q[8] <= altsyncram_mf51:fifo_ram.q_b[8]
q[9] <= altsyncram_mf51:fifo_ram.q_b[9]
q[10] <= altsyncram_mf51:fifo_ram.q_b[10]
q[11] <= altsyncram_mf51:fifo_ram.q_b[11]
q[12] <= altsyncram_mf51:fifo_ram.q_b[12]
q[13] <= altsyncram_mf51:fifo_ram.q_b[13]
q[14] <= altsyncram_mf51:fifo_ram.q_b[14]
q[15] <= altsyncram_mf51:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_mf51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_mf51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
data[0] => dcfifo_87o1:auto_generated.data[0]
data[1] => dcfifo_87o1:auto_generated.data[1]
data[2] => dcfifo_87o1:auto_generated.data[2]
data[3] => dcfifo_87o1:auto_generated.data[3]
data[4] => dcfifo_87o1:auto_generated.data[4]
data[5] => dcfifo_87o1:auto_generated.data[5]
data[6] => dcfifo_87o1:auto_generated.data[6]
data[7] => dcfifo_87o1:auto_generated.data[7]
data[8] => dcfifo_87o1:auto_generated.data[8]
data[9] => dcfifo_87o1:auto_generated.data[9]
data[10] => dcfifo_87o1:auto_generated.data[10]
data[11] => dcfifo_87o1:auto_generated.data[11]
data[12] => dcfifo_87o1:auto_generated.data[12]
data[13] => dcfifo_87o1:auto_generated.data[13]
data[14] => dcfifo_87o1:auto_generated.data[14]
data[15] => dcfifo_87o1:auto_generated.data[15]
q[0] <= dcfifo_87o1:auto_generated.q[0]
q[1] <= dcfifo_87o1:auto_generated.q[1]
q[2] <= dcfifo_87o1:auto_generated.q[2]
q[3] <= dcfifo_87o1:auto_generated.q[3]
q[4] <= dcfifo_87o1:auto_generated.q[4]
q[5] <= dcfifo_87o1:auto_generated.q[5]
q[6] <= dcfifo_87o1:auto_generated.q[6]
q[7] <= dcfifo_87o1:auto_generated.q[7]
q[8] <= dcfifo_87o1:auto_generated.q[8]
q[9] <= dcfifo_87o1:auto_generated.q[9]
q[10] <= dcfifo_87o1:auto_generated.q[10]
q[11] <= dcfifo_87o1:auto_generated.q[11]
q[12] <= dcfifo_87o1:auto_generated.q[12]
q[13] <= dcfifo_87o1:auto_generated.q[13]
q[14] <= dcfifo_87o1:auto_generated.q[14]
q[15] <= dcfifo_87o1:auto_generated.q[15]
rdclk => dcfifo_87o1:auto_generated.rdclk
rdreq => dcfifo_87o1:auto_generated.rdreq
wrclk => dcfifo_87o1:auto_generated.wrclk
wrreq => dcfifo_87o1:auto_generated.wrreq
aclr => dcfifo_87o1:auto_generated.aclr
rdempty <= dcfifo_87o1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_87o1:auto_generated.wrfull
rdusedw[0] <= dcfifo_87o1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_87o1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_87o1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_87o1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_87o1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_87o1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_87o1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_87o1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_87o1:auto_generated.rdusedw[8]
wrusedw[0] <= dcfifo_87o1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_87o1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_87o1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_87o1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_87o1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_87o1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_87o1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_87o1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_87o1:auto_generated.wrusedw[8]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
aclr => a_graycounter_577:rdptr_g1p.aclr
aclr => a_graycounter_1lc:wrptr_g1p.aclr
aclr => altsyncram_mf51:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_mf51:fifo_ram.data_a[0]
data[1] => altsyncram_mf51:fifo_ram.data_a[1]
data[2] => altsyncram_mf51:fifo_ram.data_a[2]
data[3] => altsyncram_mf51:fifo_ram.data_a[3]
data[4] => altsyncram_mf51:fifo_ram.data_a[4]
data[5] => altsyncram_mf51:fifo_ram.data_a[5]
data[6] => altsyncram_mf51:fifo_ram.data_a[6]
data[7] => altsyncram_mf51:fifo_ram.data_a[7]
data[8] => altsyncram_mf51:fifo_ram.data_a[8]
data[9] => altsyncram_mf51:fifo_ram.data_a[9]
data[10] => altsyncram_mf51:fifo_ram.data_a[10]
data[11] => altsyncram_mf51:fifo_ram.data_a[11]
data[12] => altsyncram_mf51:fifo_ram.data_a[12]
data[13] => altsyncram_mf51:fifo_ram.data_a[13]
data[14] => altsyncram_mf51:fifo_ram.data_a[14]
data[15] => altsyncram_mf51:fifo_ram.data_a[15]
q[0] <= altsyncram_mf51:fifo_ram.q_b[0]
q[1] <= altsyncram_mf51:fifo_ram.q_b[1]
q[2] <= altsyncram_mf51:fifo_ram.q_b[2]
q[3] <= altsyncram_mf51:fifo_ram.q_b[3]
q[4] <= altsyncram_mf51:fifo_ram.q_b[4]
q[5] <= altsyncram_mf51:fifo_ram.q_b[5]
q[6] <= altsyncram_mf51:fifo_ram.q_b[6]
q[7] <= altsyncram_mf51:fifo_ram.q_b[7]
q[8] <= altsyncram_mf51:fifo_ram.q_b[8]
q[9] <= altsyncram_mf51:fifo_ram.q_b[9]
q[10] <= altsyncram_mf51:fifo_ram.q_b[10]
q[11] <= altsyncram_mf51:fifo_ram.q_b[11]
q[12] <= altsyncram_mf51:fifo_ram.q_b[12]
q[13] <= altsyncram_mf51:fifo_ram.q_b[13]
q[14] <= altsyncram_mf51:fifo_ram.q_b[14]
q[15] <= altsyncram_mf51:fifo_ram.q_b[15]
rdclk => a_graycounter_577:rdptr_g1p.clock
rdclk => altsyncram_mf51:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_qld:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_1lc:wrptr_g1p.clock
wrclk => altsyncram_mf51:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_rld:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_CCD|I2C_CCD_Config:u7
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
iExposure[0] => Selector10.IN7
iExposure[1] => Selector9.IN7
iExposure[2] => Selector8.IN7
iExposure[3] => Selector7.IN7
iExposure[4] => Selector6.IN7
iExposure[5] => Selector5.IN7
iExposure[6] => Selector4.IN7
iExposure[7] => Selector3.IN7
iExposure[8] => Selector10.IN6
iExposure[9] => Selector9.IN6
iExposure[10] => Selector8.IN6
iExposure[11] => Selector7.IN6
iExposure[12] => Selector6.IN6
iExposure[13] => Selector5.IN6
iExposure[14] => Selector4.IN6
iExposure[15] => Selector3.IN6
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Mirror_Col:u8
iCCD_R[0] => iCCD_R[0].IN1
iCCD_R[1] => iCCD_R[1].IN1
iCCD_R[2] => iCCD_R[2].IN1
iCCD_R[3] => iCCD_R[3].IN1
iCCD_R[4] => iCCD_R[4].IN1
iCCD_R[5] => iCCD_R[5].IN1
iCCD_R[6] => iCCD_R[6].IN1
iCCD_R[7] => iCCD_R[7].IN1
iCCD_R[8] => iCCD_R[8].IN1
iCCD_R[9] => iCCD_R[9].IN1
iCCD_G[0] => iCCD_G[0].IN1
iCCD_G[1] => iCCD_G[1].IN1
iCCD_G[2] => iCCD_G[2].IN1
iCCD_G[3] => iCCD_G[3].IN1
iCCD_G[4] => iCCD_G[4].IN1
iCCD_G[5] => iCCD_G[5].IN1
iCCD_G[6] => iCCD_G[6].IN1
iCCD_G[7] => iCCD_G[7].IN1
iCCD_G[8] => iCCD_G[8].IN1
iCCD_G[9] => iCCD_G[9].IN1
iCCD_B[0] => iCCD_B[0].IN1
iCCD_B[1] => iCCD_B[1].IN1
iCCD_B[2] => iCCD_B[2].IN1
iCCD_B[3] => iCCD_B[3].IN1
iCCD_B[4] => iCCD_B[4].IN1
iCCD_B[5] => iCCD_B[5].IN1
iCCD_B[6] => iCCD_B[6].IN1
iCCD_B[7] => iCCD_B[7].IN1
iCCD_B[8] => iCCD_B[8].IN1
iCCD_B[9] => iCCD_B[9].IN1
iCCD_DVAL => iCCD_DVAL.IN3
iCCD_PIXCLK => iCCD_PIXCLK.IN3
iRST_N => Z_Cont[0].ACLR
iRST_N => Z_Cont[1].ACLR
iRST_N => Z_Cont[2].ACLR
iRST_N => Z_Cont[3].ACLR
iRST_N => Z_Cont[4].ACLR
iRST_N => Z_Cont[5].ACLR
iRST_N => Z_Cont[6].ACLR
iRST_N => Z_Cont[7].ACLR
iRST_N => Z_Cont[8].ACLR
iRST_N => Z_Cont[9].ACLR
iRST_N => mCCD_DVAL.ACLR
oCCD_R[0] <= Stack_RAM:comb_62.q
oCCD_R[1] <= Stack_RAM:comb_62.q
oCCD_R[2] <= Stack_RAM:comb_62.q
oCCD_R[3] <= Stack_RAM:comb_62.q
oCCD_R[4] <= Stack_RAM:comb_62.q
oCCD_R[5] <= Stack_RAM:comb_62.q
oCCD_R[6] <= Stack_RAM:comb_62.q
oCCD_R[7] <= Stack_RAM:comb_62.q
oCCD_R[8] <= Stack_RAM:comb_62.q
oCCD_R[9] <= Stack_RAM:comb_62.q
oCCD_G[0] <= Stack_RAM:comb_96.q
oCCD_G[1] <= Stack_RAM:comb_96.q
oCCD_G[2] <= Stack_RAM:comb_96.q
oCCD_G[3] <= Stack_RAM:comb_96.q
oCCD_G[4] <= Stack_RAM:comb_96.q
oCCD_G[5] <= Stack_RAM:comb_96.q
oCCD_G[6] <= Stack_RAM:comb_96.q
oCCD_G[7] <= Stack_RAM:comb_96.q
oCCD_G[8] <= Stack_RAM:comb_96.q
oCCD_G[9] <= Stack_RAM:comb_96.q
oCCD_B[0] <= Stack_RAM:comb_130.q
oCCD_B[1] <= Stack_RAM:comb_130.q
oCCD_B[2] <= Stack_RAM:comb_130.q
oCCD_B[3] <= Stack_RAM:comb_130.q
oCCD_B[4] <= Stack_RAM:comb_130.q
oCCD_B[5] <= Stack_RAM:comb_130.q
oCCD_B[6] <= Stack_RAM:comb_130.q
oCCD_B[7] <= Stack_RAM:comb_130.q
oCCD_B[8] <= Stack_RAM:comb_130.q
oCCD_B[9] <= Stack_RAM:comb_130.q
oCCD_DVAL <= mCCD_DVAL.DB_MAX_OUTPUT_PORT_TYPE


|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component
wren_a => altsyncram_rgn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rgn1:auto_generated.data_a[0]
data_a[1] => altsyncram_rgn1:auto_generated.data_a[1]
data_a[2] => altsyncram_rgn1:auto_generated.data_a[2]
data_a[3] => altsyncram_rgn1:auto_generated.data_a[3]
data_a[4] => altsyncram_rgn1:auto_generated.data_a[4]
data_a[5] => altsyncram_rgn1:auto_generated.data_a[5]
data_a[6] => altsyncram_rgn1:auto_generated.data_a[6]
data_a[7] => altsyncram_rgn1:auto_generated.data_a[7]
data_a[8] => altsyncram_rgn1:auto_generated.data_a[8]
data_a[9] => altsyncram_rgn1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_rgn1:auto_generated.address_a[0]
address_a[1] => altsyncram_rgn1:auto_generated.address_a[1]
address_a[2] => altsyncram_rgn1:auto_generated.address_a[2]
address_a[3] => altsyncram_rgn1:auto_generated.address_a[3]
address_a[4] => altsyncram_rgn1:auto_generated.address_a[4]
address_a[5] => altsyncram_rgn1:auto_generated.address_a[5]
address_a[6] => altsyncram_rgn1:auto_generated.address_a[6]
address_a[7] => altsyncram_rgn1:auto_generated.address_a[7]
address_a[8] => altsyncram_rgn1:auto_generated.address_a[8]
address_a[9] => altsyncram_rgn1:auto_generated.address_a[9]
address_b[0] => altsyncram_rgn1:auto_generated.address_b[0]
address_b[1] => altsyncram_rgn1:auto_generated.address_b[1]
address_b[2] => altsyncram_rgn1:auto_generated.address_b[2]
address_b[3] => altsyncram_rgn1:auto_generated.address_b[3]
address_b[4] => altsyncram_rgn1:auto_generated.address_b[4]
address_b[5] => altsyncram_rgn1:auto_generated.address_b[5]
address_b[6] => altsyncram_rgn1:auto_generated.address_b[6]
address_b[7] => altsyncram_rgn1:auto_generated.address_b[7]
address_b[8] => altsyncram_rgn1:auto_generated.address_b[8]
address_b[9] => altsyncram_rgn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rgn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_rgn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_rgn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_rgn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_rgn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_rgn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_rgn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_rgn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_rgn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_rgn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_rgn1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component
wren_a => altsyncram_rgn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rgn1:auto_generated.data_a[0]
data_a[1] => altsyncram_rgn1:auto_generated.data_a[1]
data_a[2] => altsyncram_rgn1:auto_generated.data_a[2]
data_a[3] => altsyncram_rgn1:auto_generated.data_a[3]
data_a[4] => altsyncram_rgn1:auto_generated.data_a[4]
data_a[5] => altsyncram_rgn1:auto_generated.data_a[5]
data_a[6] => altsyncram_rgn1:auto_generated.data_a[6]
data_a[7] => altsyncram_rgn1:auto_generated.data_a[7]
data_a[8] => altsyncram_rgn1:auto_generated.data_a[8]
data_a[9] => altsyncram_rgn1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_rgn1:auto_generated.address_a[0]
address_a[1] => altsyncram_rgn1:auto_generated.address_a[1]
address_a[2] => altsyncram_rgn1:auto_generated.address_a[2]
address_a[3] => altsyncram_rgn1:auto_generated.address_a[3]
address_a[4] => altsyncram_rgn1:auto_generated.address_a[4]
address_a[5] => altsyncram_rgn1:auto_generated.address_a[5]
address_a[6] => altsyncram_rgn1:auto_generated.address_a[6]
address_a[7] => altsyncram_rgn1:auto_generated.address_a[7]
address_a[8] => altsyncram_rgn1:auto_generated.address_a[8]
address_a[9] => altsyncram_rgn1:auto_generated.address_a[9]
address_b[0] => altsyncram_rgn1:auto_generated.address_b[0]
address_b[1] => altsyncram_rgn1:auto_generated.address_b[1]
address_b[2] => altsyncram_rgn1:auto_generated.address_b[2]
address_b[3] => altsyncram_rgn1:auto_generated.address_b[3]
address_b[4] => altsyncram_rgn1:auto_generated.address_b[4]
address_b[5] => altsyncram_rgn1:auto_generated.address_b[5]
address_b[6] => altsyncram_rgn1:auto_generated.address_b[6]
address_b[7] => altsyncram_rgn1:auto_generated.address_b[7]
address_b[8] => altsyncram_rgn1:auto_generated.address_b[8]
address_b[9] => altsyncram_rgn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rgn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_rgn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_rgn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_rgn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_rgn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_rgn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_rgn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_rgn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_rgn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_rgn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_rgn1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdaddress[5] => rdaddress[5].IN1
rdaddress[6] => rdaddress[6].IN1
rdaddress[7] => rdaddress[7].IN1
rdaddress[8] => rdaddress[8].IN1
rdaddress[9] => rdaddress[9].IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wraddress[5] => wraddress[5].IN1
wraddress[6] => wraddress[6].IN1
wraddress[7] => wraddress[7].IN1
wraddress[8] => wraddress[8].IN1
wraddress[9] => wraddress[9].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b


|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component
wren_a => altsyncram_rgn1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_rgn1:auto_generated.data_a[0]
data_a[1] => altsyncram_rgn1:auto_generated.data_a[1]
data_a[2] => altsyncram_rgn1:auto_generated.data_a[2]
data_a[3] => altsyncram_rgn1:auto_generated.data_a[3]
data_a[4] => altsyncram_rgn1:auto_generated.data_a[4]
data_a[5] => altsyncram_rgn1:auto_generated.data_a[5]
data_a[6] => altsyncram_rgn1:auto_generated.data_a[6]
data_a[7] => altsyncram_rgn1:auto_generated.data_a[7]
data_a[8] => altsyncram_rgn1:auto_generated.data_a[8]
data_a[9] => altsyncram_rgn1:auto_generated.data_a[9]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
address_a[0] => altsyncram_rgn1:auto_generated.address_a[0]
address_a[1] => altsyncram_rgn1:auto_generated.address_a[1]
address_a[2] => altsyncram_rgn1:auto_generated.address_a[2]
address_a[3] => altsyncram_rgn1:auto_generated.address_a[3]
address_a[4] => altsyncram_rgn1:auto_generated.address_a[4]
address_a[5] => altsyncram_rgn1:auto_generated.address_a[5]
address_a[6] => altsyncram_rgn1:auto_generated.address_a[6]
address_a[7] => altsyncram_rgn1:auto_generated.address_a[7]
address_a[8] => altsyncram_rgn1:auto_generated.address_a[8]
address_a[9] => altsyncram_rgn1:auto_generated.address_a[9]
address_b[0] => altsyncram_rgn1:auto_generated.address_b[0]
address_b[1] => altsyncram_rgn1:auto_generated.address_b[1]
address_b[2] => altsyncram_rgn1:auto_generated.address_b[2]
address_b[3] => altsyncram_rgn1:auto_generated.address_b[3]
address_b[4] => altsyncram_rgn1:auto_generated.address_b[4]
address_b[5] => altsyncram_rgn1:auto_generated.address_b[5]
address_b[6] => altsyncram_rgn1:auto_generated.address_b[6]
address_b[7] => altsyncram_rgn1:auto_generated.address_b[7]
address_b[8] => altsyncram_rgn1:auto_generated.address_b[8]
address_b[9] => altsyncram_rgn1:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_rgn1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_b[0] <= altsyncram_rgn1:auto_generated.q_b[0]
q_b[1] <= altsyncram_rgn1:auto_generated.q_b[1]
q_b[2] <= altsyncram_rgn1:auto_generated.q_b[2]
q_b[3] <= altsyncram_rgn1:auto_generated.q_b[3]
q_b[4] <= altsyncram_rgn1:auto_generated.q_b[4]
q_b[5] <= altsyncram_rgn1:auto_generated.q_b[5]
q_b[6] <= altsyncram_rgn1:auto_generated.q_b[6]
q_b[7] <= altsyncram_rgn1:auto_generated.q_b[7]
q_b[8] <= altsyncram_rgn1:auto_generated.q_b[8]
q_b[9] <= altsyncram_rgn1:auto_generated.q_b[9]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a0.CLK1
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a1.CLK1
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a2.CLK1
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a3.CLK1
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a4.CLK1
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a5.CLK1
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a6.CLK1
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a7.CLK1
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a8.CLK1
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a9.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0


