
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -69.59

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.61

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.61

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][15]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.w[1][15]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     5    0.05    0.21    0.40    0.40 ^ u0.w[1][15]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         u0.w[1][15] (net)
                  0.21    0.00    0.40 ^ _16675_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.00    0.06    0.05    0.45 v _16675_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _00327_ (net)
                  0.06    0.00    0.45 v u0.w[1][15]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.45   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][15]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.07    0.07   library hold time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa11_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa10_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa11_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     7    0.13    0.27    0.52    0.52 ^ sa11_sr[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         sa11_sr[0] (net)
                  0.27    0.00    0.52 ^ _20080_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.10    0.15    0.13    0.65 v _20080_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _11166_ (net)
                  0.15    0.00    0.65 v _20081_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.03    0.12    0.10    0.75 ^ _20081_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _11167_ (net)
                  0.12    0.00    0.75 ^ _20084_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.03    0.08    0.07    0.81 v _20084_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _11170_ (net)
                  0.08    0.00    0.81 v _23292_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.14    0.11    0.93 ^ _23292_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14322_ (net)
                  0.14    0.00    0.93 ^ _23293_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.16    1.09 ^ _23293_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _14323_ (net)
                  0.08    0.00    1.09 ^ _23294_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.06    1.15 v _23294_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14324_ (net)
                  0.08    0.00    1.15 v _23304_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.04    0.28    0.18    1.33 ^ _23304_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _14334_ (net)
                  0.28    0.00    1.33 ^ _23306_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.14    0.10    1.43 v _23306_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14336_ (net)
                  0.14    0.00    1.43 v _23419_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.22    0.18    1.61 ^ _23419_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14444_ (net)
                  0.22    0.00    1.61 ^ _23421_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     8    0.10    0.21    0.15    1.76 v _23421_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15834_ (net)
                  0.21    0.00    1.76 v _31991_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.19    0.44    2.20 ^ _31991_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15836_ (net)
                  0.19    0.00    2.20 ^ _23361_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     2    0.04    0.13    0.12    2.32 v _23361_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _14386_ (net)
                  0.13    0.00    2.32 v _23413_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     8    0.12    0.38    0.26    2.59 ^ _23413_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _14438_ (net)
                  0.38    0.00    2.59 ^ _23444_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.05    0.16    0.10    2.68 v _23444_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _14468_ (net)
                  0.16    0.00    2.68 v _23445_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     6    0.08    0.17    0.14    2.82 ^ _23445_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _14469_ (net)
                  0.17    0.00    2.82 ^ _23629_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.07    2.89 v _23629_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14652_ (net)
                  0.12    0.00    2.89 v _23632_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.18    0.10    2.99 ^ _23632_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _14655_ (net)
                  0.18    0.00    2.99 ^ _23637_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.16    0.09    3.08 v _23637_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _14660_ (net)
                  0.16    0.00    3.08 v _23638_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.10    3.19 ^ _23638_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14661_ (net)
                  0.12    0.00    3.19 ^ _23640_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.15    0.07    3.25 v _23640_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14663_ (net)
                  0.15    0.00    3.25 v _23641_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.10    3.35 ^ _23641_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14664_ (net)
                  0.13    0.00    3.35 ^ _23642_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.07    3.42 v _23642_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14665_ (net)
                  0.13    0.00    3.42 v _23680_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.07    3.49 ^ _23680_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00073_ (net)
                  0.09    0.00    3.49 ^ sa10_sr[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  3.49   data arrival time

                  0.00    3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ sa10_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                         -0.12    2.88   library setup time
                                  2.88   data required time
-----------------------------------------------------------------------------
                                  2.88   data required time
                                 -3.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa11_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa10_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa11_sr[0]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
     7    0.13    0.27    0.52    0.52 ^ sa11_sr[0]$_DFF_P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                         sa11_sr[0] (net)
                  0.27    0.00    0.52 ^ _20080_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
     5    0.10    0.15    0.13    0.65 v _20080_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_8)
                                         _11166_ (net)
                  0.15    0.00    0.65 v _20081_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     1    0.03    0.12    0.10    0.75 ^ _20081_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _11167_ (net)
                  0.12    0.00    0.75 ^ _20084_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     2    0.03    0.08    0.07    0.81 v _20084_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _11170_ (net)
                  0.08    0.00    0.81 v _23292_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.02    0.14    0.11    0.93 ^ _23292_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14322_ (net)
                  0.14    0.00    0.93 ^ _23293_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.08    0.16    1.09 ^ _23293_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _14323_ (net)
                  0.08    0.00    1.09 ^ _23294_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.08    0.06    1.15 v _23294_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14324_ (net)
                  0.08    0.00    1.15 v _23304_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     3    0.04    0.28    0.18    1.33 ^ _23304_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _14334_ (net)
                  0.28    0.00    1.33 ^ _23306_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.14    0.10    1.43 v _23306_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14336_ (net)
                  0.14    0.00    1.43 v _23419_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.04    0.22    0.18    1.61 ^ _23419_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14444_ (net)
                  0.22    0.00    1.61 ^ _23421_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     8    0.10    0.21    0.15    1.76 v _23421_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _15834_ (net)
                  0.21    0.00    1.76 v _31991_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.19    0.44    2.20 ^ _31991_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _15836_ (net)
                  0.19    0.00    2.20 ^ _23361_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     2    0.04    0.13    0.12    2.32 v _23361_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _14386_ (net)
                  0.13    0.00    2.32 v _23413_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     8    0.12    0.38    0.26    2.59 ^ _23413_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _14438_ (net)
                  0.38    0.00    2.59 ^ _23444_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
     4    0.05    0.16    0.10    2.68 v _23444_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_4)
                                         _14468_ (net)
                  0.16    0.00    2.68 v _23445_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
     6    0.08    0.17    0.14    2.82 ^ _23445_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_4)
                                         _14469_ (net)
                  0.17    0.00    2.82 ^ _23629_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.07    2.89 v _23629_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14652_ (net)
                  0.12    0.00    2.89 v _23632_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.18    0.10    2.99 ^ _23632_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _14655_ (net)
                  0.18    0.00    2.99 ^ _23637_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.16    0.09    3.08 v _23637_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _14660_ (net)
                  0.16    0.00    3.08 v _23638_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.10    3.19 ^ _23638_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14661_ (net)
                  0.12    0.00    3.19 ^ _23640_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.15    0.07    3.25 v _23640_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14663_ (net)
                  0.15    0.00    3.25 v _23641_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.10    3.35 ^ _23641_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14664_ (net)
                  0.13    0.00    3.35 ^ _23642_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.13    0.07    3.42 v _23642_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _14665_ (net)
                  0.13    0.00    3.42 v _23680_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.00    0.09    0.07    3.49 ^ _23680_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _00073_ (net)
                  0.09    0.00    3.49 ^ sa10_sr[1]$_DFF_P_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                                  3.49   data arrival time

                  0.00    3.00    3.00   clock clk (rise edge)
                          0.00    3.00   clock network delay (ideal)
                          0.00    3.00   clock reconvergence pessimism
                                  3.00 ^ sa10_sr[1]$_DFF_P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_4)
                         -0.12    2.88   library setup time
                                  2.88   data required time
-----------------------------------------------------------------------------
                                  2.88   data required time
                                 -3.49   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.27e-01   8.68e-02   3.33e-07   4.14e-01   4.3%
Combinational          5.08e+00   4.14e+00   3.24e-06   9.22e+00  95.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.41e+00   4.23e+00   3.57e-06   9.64e+00 100.0%
                          56.2%      43.8%       0.0%
