var a106645 =
[
    [ "ADC Peripheral Access Layer", "d6/d6d/a106646.html", "d6/d6d/a106646" ],
    [ "CMP Peripheral Access Layer", "d9/d65/a106648.html", "d9/d65/a106648" ],
    [ "DAC Peripheral Access Layer", "d9/dcf/a106650.html", "d9/dcf/a106650" ],
    [ "DMA Peripheral Access Layer", "df/da4/a106652.html", "df/da4/a106652" ],
    [ "DMAMUX Peripheral Access Layer", "dd/dae/a106654.html", "dd/dae/a106654" ],
    [ "FGPIO Peripheral Access Layer", "d2/d96/a106656.html", "d2/d96/a106656" ],
    [ "FTFA Peripheral Access Layer", "df/dca/a106658.html", "df/dca/a106658" ],
    [ "GPIO Peripheral Access Layer", "dc/db2/a106660.html", "dc/db2/a106660" ],
    [ "I2C Peripheral Access Layer", "d0/d74/a106662.html", "d0/d74/a106662" ],
    [ "I2S Peripheral Access Layer", "db/d8f/a106664.html", "db/d8f/a106664" ],
    [ "LLWU Peripheral Access Layer", "d4/dad/a106666.html", "d4/dad/a106666" ],
    [ "LPTMR Peripheral Access Layer", "d7/d9c/a106668.html", "d7/d9c/a106668" ],
    [ "MCG Peripheral Access Layer", "dc/d3f/a106670.html", "dc/d3f/a106670" ],
    [ "MCM Peripheral Access Layer", "d7/d19/a106672.html", "d7/d19/a106672" ],
    [ "MTB Peripheral Access Layer", "dd/dbe/a106674.html", "dd/dbe/a106674" ],
    [ "MTBDWT Peripheral Access Layer", "d9/d8f/a106676.html", "d9/d8f/a106676" ],
    [ "NV Peripheral Access Layer", "d0/d9c/a106678.html", "d0/d9c/a106678" ],
    [ "OSC Peripheral Access Layer", "db/d17/a106680.html", "db/d17/a106680" ],
    [ "PIT Peripheral Access Layer", "d3/d89/a106682.html", "d3/d89/a106682" ],
    [ "PMC Peripheral Access Layer", "da/d40/a106684.html", "da/d40/a106684" ],
    [ "PORT Peripheral Access Layer", "dd/d2e/a106686.html", "dd/d2e/a106686" ],
    [ "RCM Peripheral Access Layer", "d2/dec/a106688.html", "d2/dec/a106688" ],
    [ "ROM Peripheral Access Layer", "d1/d3c/a106690.html", "d1/d3c/a106690" ],
    [ "RTC Peripheral Access Layer", "d5/d4f/a106692.html", "d5/d4f/a106692" ],
    [ "SIM Peripheral Access Layer", "de/d45/a106694.html", "de/d45/a106694" ],
    [ "SMC Peripheral Access Layer", "d0/ddf/a106696.html", "d0/ddf/a106696" ],
    [ "SPI Peripheral Access Layer", "dc/dd7/a106698.html", "dc/dd7/a106698" ],
    [ "TPM Peripheral Access Layer", "d1/d6e/a106700.html", "d1/d6e/a106700" ],
    [ "TSI Peripheral Access Layer", "d0/d44/a106702.html", "d0/d44/a106702" ],
    [ "UART Peripheral Access Layer", "d1/d38/a106704.html", "d1/d38/a106704" ],
    [ "UART0 Peripheral Access Layer", "de/de0/a106706.html", "de/de0/a106706" ],
    [ "USB Peripheral Access Layer", "da/d80/a106708.html", "da/d80/a106708" ]
];