I 000049 55 4007          1736672915828 behavior
(_unit VHDL (alu 0 5 (behavior 0 14 ))
  (_version v32)
  (_time 1736672915828 2025.01.12 03:08:35)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672915790)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~SIGNED{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op1 ~SIGNED{31~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{31~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op2 ~SIGNED{31~downto~0}~136 0 18 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op1 ~UNSIGNED{31~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~139 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op2 ~UNSIGNED{31~downto~0}~139 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal result ~std_logic_vector{31~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1311 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
V 000051 55 10204         1736672916656 Behavioral
(_unit VHDL (banco_de_registros 0 6 (behavioral 0 19 ))
  (_version v32)
  (_time 1736672916657 2025.01.12 03:08:36)
  (_source (\./src/Banco_de_Registros.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672916617)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a1 ~std_logic_vector{4~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal a2 ~std_logic_vector{4~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal ad ~std_logic_vector{4~downto~0}~124 0 12 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do1 ~std_logic_vector{31~downto~0}~126 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~128 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do2 ~std_logic_vector{31~downto~0}~128 0 15 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal reg_array 0 22 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal regs reg_array 0 24 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3))((i 3)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))))))))
    (_process
      (line__38(_architecture 0 0 38 (_process (_simple)(_target(8))(_sensitivity(0))(_read(4)(5)(1)))))
      (line__48(_architecture 1 0 48 (_assignment (_simple)(_target(6))(_sensitivity(2)(8)))))
      (line__49(_architecture 2 0 49 (_assignment (_simple)(_target(7))(_sensitivity(3)(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (8)
  )
  (_model . Behavioral 3 -1
  )
)
V 000049 55 3902          1736672917483 behavior
(_unit VHDL (decoder 0 4 (behavior 0 16 ))
  (_version v32)
  (_time 1736672917483 2025.01.12 03:08:37)
  (_source (\./src/decoder.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672917478)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal dato ~std_logic_vector{31~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{7~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs2 ~std_logic_vector{4~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs1 ~std_logic_vector{4~downto~0}~122 0 9 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{3~downto~0}~12 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~124 0 11 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 12 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{31~downto~24}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{24~downto~20}~13 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 24)(i 20))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{19~downto~15}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 19)(i 15))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{14~downto~11}~13 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 14)(i 11))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~7}~13 0 23 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 7))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{6~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_process
      (line__19(_architecture 0 0 19 (_assignment (_simple)(_alias((funct7)(dato(d_31_24))))(_target(1))(_sensitivity(0(d_31_24))))))
      (line__20(_architecture 1 0 20 (_assignment (_simple)(_alias((rs2)(dato(d_24_20))))(_target(2))(_sensitivity(0(d_24_20))))))
      (line__21(_architecture 2 0 21 (_assignment (_simple)(_alias((rs1)(dato(d_19_15))))(_target(3))(_sensitivity(0(d_19_15))))))
      (line__22(_architecture 3 0 22 (_assignment (_simple)(_alias((funct3)(dato(d_14_11))))(_target(4))(_sensitivity(0(d_14_11))))))
      (line__23(_architecture 4 0 23 (_assignment (_simple)(_alias((rd)(dato(d_11_7))))(_target(5))(_sensitivity(0(d_11_7))))))
      (line__24(_architecture 5 0 24 (_assignment (_simple)(_alias((opcode)(dato(d_6_0))))(_target(6))(_sensitivity(0(d_6_0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 6 -1
  )
)
I 000043 55 18694         1736672918173 LS
(_unit VHDL (ls 0 25 (ls 0 33 ))
  (_version v32)
  (_time 1736672918173 2025.01.12 03:08:38)
  (_source (\./compile/LS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672918159)
    (_use )
  )
  (_component
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1358 0 117 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1360 0 120 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1354 0 111 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1356 0 112 (_entity (_out ))))
      )
    )
    (Memoria_de_Datos
      (_object
        (_port (_internal ad ~std_logic_vector{31~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1330 0 78 (_entity (_in ))))
        (_port (_internal palabra ~std_logic_vector{3~downto~0}~1332 0 79 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1334 0 81 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 60 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 125 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1362 0 126 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1364 0 127 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1366 0 129 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal palabra ~std_logic_vector{3~downto~0}~1368 0 132 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 133 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 134 (_entity (_out ))))
      )
    )
    (mux_rd
      (_object
        (_port (_internal fun7 ~std_logic_vector{6~downto~0}~1342 0 94 (_entity (_in ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1344 0 96 (_entity (_in ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1346 0 97 (_entity (_in ))))
        (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_out ))))
      )
    )
    (mux_reg
      (_object
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~1348 0 104 (_entity (_in ))))
        (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~1350 0 105 (_entity (_in ))))
        (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~1352 0 106 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1336 0 87 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1338 0 88 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1340 0 89 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 168 (_component suma4 )
    (_port
      ((a_in)(INSTR))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS97))
    )
  )
  (_instantiation U10 0 176 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS263))
      ((imm)(BUS329))
    )
  )
  (_instantiation U11 0 182 (_component Memoria_de_Datos )
    (_port
      ((ad)(BUS446))
      ((clk)(clk))
      ((di)(BUS279))
      ((palabra)(BUS430))
      ((we)(NET398))
      ((do)(BUS466))
    )
  )
  (_instantiation U2 0 192 (_component memoria_del_programa )
    (_port
      ((a)(BUS97))
      ((do)(BUS109))
    )
  )
  (_instantiation U3 0 198 (_component decoder )
    (_port
      ((dato)(BUS109))
      ((funct3)(BUS180))
      ((funct7)(BUS172))
      ((opcode)(BUS188))
      ((rd)(BUS148))
      ((rs1)(BUS156))
      ((rs2)(BUS164))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 209 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS156))
      ((a2)(BUS164))
      ((ad)(BUS148))
      ((clk)(clk))
      ((di)(BUS271))
      ((we)(NET386))
      ((do1)(BUS378))
      ((do2)(BUS279))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U5 0 221 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS180(3)))
      ((funct3(1))(BUS180(2)))
      ((funct3(0))(BUS180(1)))
      ((funct7(6))(BUS172(7)))
      ((funct7(5))(BUS172(6)))
      ((funct7(4))(BUS172(5)))
      ((funct7(3))(BUS172(4)))
      ((funct7(2))(BUS172(3)))
      ((funct7(1))(BUS172(2)))
      ((funct7(0))(BUS172(1)))
      ((opcode)(BUS188))
      ((alu2reg)(NET422))
      ((alu_op)(BUS366))
      ((alu_src)(NET358))
      ((imm_rd)(NET406))
      ((palabra)(BUS430))
      ((wem)(NET398))
      ((wer)(NET386))
    )
  )
  (_instantiation U6 0 243 (_component mux_rd )
    (_port
      ((fun7(6))(BUS172(7)))
      ((fun7(5))(BUS172(6)))
      ((fun7(4))(BUS172(5)))
      ((fun7(3))(BUS172(4)))
      ((fun7(2))(BUS172(3)))
      ((fun7(1))(BUS172(2)))
      ((fun7(0))(BUS172(1)))
      ((imm_rd)(NET406))
      ((rd)(BUS148))
      ((rs2)(BUS164))
      ((salida_rd)(BUS263))
    )
  )
  (_instantiation U7 0 258 (_component mux_reg )
    (_port
      ((alu2reg)(NET422))
      ((operacion_alu)(BUS446))
      ((registro_mem)(BUS466))
      ((salida_reg)(BUS271))
    )
  )
  (_instantiation U8 0 266 (_component ALU )
    (_port
      ((alu_op)(BUS366))
      ((op1)(BUS378))
      ((op2)(BUS374))
      ((alu_resultado)(BUS446))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U9 0 274 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET358))
      ((banco)(BUS279))
      ((ext)(BUS329))
      ((salida)(BUS374))
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal INSTR ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1340 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1356 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1358 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1360 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1362 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1364 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NET358 ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal NET386 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal NET398 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal NET406 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal NET422 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1370 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS109 ~std_logic_vector{31~downto~0}~1370 0 145 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1372 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS148 ~std_logic_vector{4~downto~0}~1372 0 146 (_architecture (_uni ))))
    (_signal (_internal BUS156 ~std_logic_vector{4~downto~0}~1372 0 147 (_architecture (_uni ))))
    (_signal (_internal BUS164 ~std_logic_vector{4~downto~0}~1372 0 148 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1374 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS172 ~std_logic_vector{7~downto~0}~1374 0 149 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS180 ~std_logic_vector{3~downto~0}~1376 0 150 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS188 ~std_logic_vector{6~downto~0}~1378 0 151 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1380 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS263 ~std_logic_vector{11~downto~0}~1380 0 152 (_architecture (_uni ))))
    (_signal (_internal BUS271 ~std_logic_vector{31~downto~0}~1370 0 153 (_architecture (_uni ))))
    (_signal (_internal BUS279 ~std_logic_vector{31~downto~0}~1370 0 154 (_architecture (_uni ))))
    (_signal (_internal BUS329 ~std_logic_vector{31~downto~0}~1370 0 155 (_architecture (_uni ))))
    (_signal (_internal BUS366 ~std_logic_vector{3~downto~0}~1376 0 156 (_architecture (_uni ))))
    (_signal (_internal BUS374 ~std_logic_vector{31~downto~0}~1370 0 157 (_architecture (_uni ))))
    (_signal (_internal BUS378 ~std_logic_vector{31~downto~0}~1370 0 158 (_architecture (_uni ))))
    (_signal (_internal BUS430 ~std_logic_vector{3~downto~0}~1376 0 159 (_architecture (_uni ))))
    (_signal (_internal BUS446 ~std_logic_vector{31~downto~0}~1370 0 160 (_architecture (_uni ))))
    (_signal (_internal BUS466 ~std_logic_vector{31~downto~0}~1370 0 161 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1382 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS97 ~std_logic_vector{5~downto~0}~1382 0 162 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000051 55 15504         1736672918190 Behavioral
(_unit VHDL (memoria_de_datos 0 6 (behavioral 0 17 ))
  (_version v32)
  (_time 1736672918190 2025.01.12 03:08:38)
  (_source (\./src/memoria_de_datos.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_arith))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672918184)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal we ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ad ~std_logic_vector{31~downto~0}~12 0 10 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal di ~std_logic_vector{31~downto~0}~122 0 11 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 12 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~124 0 12 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal palabra ~std_logic_vector{3~downto~0}~12 0 13 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal mem_array 0 19 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 31))))))
    (_signal (_internal mem mem_array 0 22 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(3((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(4((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3)))(5((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(7((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 3)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal palabra_seleccionada ~std_logic_vector{31~downto~0}~136 0 34 (_architecture (_uni ))))
    (_signal (_internal do_seleccionado ~std_logic_vector{31~downto~0}~136 0 35 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{15~downto~0}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~122{31~downto~16}~13 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{15~downto~0}~137 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~122{15~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{7~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~122{31~downto~24}~13 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{7~downto~0}~138 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~122{23~downto~16}~13 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{7~downto~0}~139 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~122{15~downto~8}~13 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{7~downto~0}~1310 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~122{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{4~downto~0}~13 0 69 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{15~downto~0}~1311 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{4~downto~0}~1312 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~13{31~downto~16}~13 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 16))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{15~downto~0}~1313 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{4~downto~0}~1314 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~13{15~downto~0}~13 0 73 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{7~downto~0}~1315 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{4~downto~0}~1316 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~13{31~downto~24}~13 0 75 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 24))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{7~downto~0}~1317 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{4~downto~0}~1318 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~13{23~downto~16}~13 0 77 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 23)(i 16))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{7~downto~0}~1319 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{4~downto~0}~1320 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~13{15~downto~8}~13 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 15)(i 8))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~136{7~downto~0}~1321 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{4~downto~0}~1322 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~13{7~downto~0}~13 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{4~downto~0}~1323 0 92 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__40(_architecture 0 0 40 (_process (_simple)(_target(7(d_7_0))(7(d_15_0))(7)(8(d_7_0))(8(d_15_0))(8))(_sensitivity(5)(3)(2))(_read(6)))))
      (line__88(_architecture 1 0 88 (_process (_simple)(_target(6))(_sensitivity(0))(_read(1)(2(d_4_0))(7)))))
      (line__97(_architecture 2 0 97 (_assignment (_simple)(_alias((do)(do_seleccionado)))(_target(4))(_sensitivity(8)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_split (6)
  )
  (_static
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
  )
  (_model . Behavioral 3 -1
  )
)
I 000051 55 10476         1736672918772 Behavioral
(_unit VHDL (memoria_del_programa 0 5 (behavioral 0 12 ))
  (_version v32)
  (_time 1736672918772 2025.01.12 03:08:38)
  (_source (\./src/memoria_de_programa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672918770)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a ~std_logic_vector{5~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal mem_array 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 38))))))
    (_signal (_internal memInstr mem_array 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(3((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(4((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(5((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(7((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(33((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(34((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(35((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(36((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(37((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(38((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(1))(_sensitivity(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
V 000049 55 1551          1736672919351 behavior
(_unit VHDL (mux_extend 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1736672919351 2025.01.12 03:08:39)
  (_source (\./src/MUX_EXTEND.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672919349)
    (_use )
  )
  (_object
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal ext ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal banco ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salida ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 1751          1736672919948 behavior
(_unit VHDL (mux_rd 0 4 (behavior 0 14 ))
  (_version v32)
  (_time 1736672919948 2025.01.12 03:08:39)
  (_source (\./src/mux_rd.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672919946)
    (_use )
  )
  (_object
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rs2 ~std_logic_vector{4~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal fun7 ~std_logic_vector{6~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~12 0 10 (_entity (_out ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2)(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 1566          1736672920642 behavior
(_unit VHDL (mux_reg 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1736672920643 2025.01.12 03:08:40)
  (_source (\./src/mux_reg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672920625)
    (_use )
  )
  (_object
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~122 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~124 0 9 (_entity (_out ))))
    (_process
      (line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(2)(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000051 55 1714          1736672921302 Behavioral
(_unit VHDL (sign_extend 0 4 (behavioral 0 11 ))
  (_version v32)
  (_time 1736672921301 2025.01.12 03:08:41)
  (_source (\./src/Sign_Extend.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672921299)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal imm ~std_logic_vector{31~downto~0}~12 0 7 (_entity (_out ))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~~std_logic_vector{31~downto~0}~12{11~downto~0}~131 0 22 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__13(_architecture 0 0 13 (_process (_simple)(_target(1(d_11_0))(1))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . Behavioral 1 -1
  )
)
I 000051 55 2083          1736672921925 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1736672921925 2025.01.12 03:08:41)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672921906)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni ((i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4)(5))(_sensitivity(0)(1))(_read(2)(4)(5)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 2 -1
  )
)
I 000049 55 5061          1736672922547 behavior
(_unit VHDL (unidad_de_control 0 4 (behavior 0 19 ))
  (_version v32)
  (_time 1736672922548 2025.01.12 03:08:42)
  (_source (\./src/unidad_de_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672922540)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal palabra ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(5))(_sensitivity(0)(1)(2)))))
      (line__60(_architecture 1 0 60 (_assignment (_simple)(_target(9))(_sensitivity(0)(2)))))
      (line__69(_architecture 2 0 69 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__71(_architecture 3 0 71 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
      (line__73(_architecture 4 0 73 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__75(_architecture 5 0 75 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__77(_architecture 6 0 77 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 2 3 )
    (3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 )
    (3 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 )
    (3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 3 3 )
    (3 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 2 3 3 )
    (2 3 3 3 )
    (3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 2 3 3 )
    (3 2 2 2 )
    (3 2 3 )
    (2 3 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 2 3 3 )
    (3 2 2 3 )
    (2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (3 2 3 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (3 3 3 3 )
    (2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 3 )
    (2 2 2 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 3 )
    (3 2 2 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 3 2 )
    (3 2 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 3 2 )
    (3 3 3 3 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 2 3 3 )
  )
  (_model . behavior 7 -1
  )
)
V 000043 55 19883         1736672923210 LS
(_unit VHDL (ls 0 25 (ls 0 33 ))
  (_version v32)
  (_time 1736672923210 2025.01.12 03:08:43)
  (_source (\./compile/LS.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672918159)
    (_use )
  )
  (_component
    (suma4
      (_object
        (_port (_internal a_in ~std_logic_vector{5~downto~0}~1358 0 117 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 118 (_entity (_in ))))
        (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 119 (_entity (_in ))))
        (_port (_internal a_out ~std_logic_vector{5~downto~0}~1360 0 120 (_entity (_out ))))
      )
    )
    (Sign_Extend
      (_object
        (_port (_internal dato_imm ~std_logic_vector{11~downto~0}~1354 0 111 (_entity (_in ))))
        (_port (_internal imm ~std_logic_vector{31~downto~0}~1356 0 112 (_entity (_out ))))
      )
    )
    (Memoria_de_Datos
      (_object
        (_port (_internal ad ~std_logic_vector{31~downto~0}~1328 0 76 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 77 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1330 0 78 (_entity (_in ))))
        (_port (_internal palabra ~std_logic_vector{3~downto~0}~1332 0 79 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 80 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1334 0 81 (_entity (_out ))))
      )
    )
    (memoria_del_programa
      (_object
        (_port (_internal a ~std_logic_vector{5~downto~0}~13 0 70 (_entity (_in ))))
        (_port (_internal do ~std_logic_vector{31~downto~0}~1326 0 71 (_entity (_out ))))
      )
    )
    (decoder
      (_object
        (_port (_internal dato ~std_logic_vector{31~downto~0}~1316 0 59 (_entity (_in ))))
        (_port (_internal funct3 ~std_logic_vector{3~downto~0}~1318 0 60 (_entity (_out ))))
        (_port (_internal funct7 ~std_logic_vector{7~downto~0}~13 0 61 (_entity (_out ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~13 0 62 (_entity (_out ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1320 0 63 (_entity (_out ))))
        (_port (_internal rs1 ~std_logic_vector{4~downto~0}~1322 0 64 (_entity (_out ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1324 0 65 (_entity (_out ))))
      )
    )
    (Banco_de_Registros
      (_object
        (_port (_internal a1 ~std_logic_vector{4~downto~0}~13 0 47 (_entity (_in ))))
        (_port (_internal a2 ~std_logic_vector{4~downto~0}~136 0 48 (_entity (_in ))))
        (_port (_internal ad ~std_logic_vector{4~downto~0}~138 0 49 (_entity (_in ))))
        (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 50 (_entity (_in ))))
        (_port (_internal di ~std_logic_vector{31~downto~0}~1310 0 51 (_entity (_in ))))
        (_port (_internal we ~extieee.std_logic_1164.std_logic 0 52 (_entity (_in ))))
        (_port (_internal do1 ~std_logic_vector{31~downto~0}~1312 0 53 (_entity (_out ))))
        (_port (_internal do2 ~std_logic_vector{31~downto~0}~1314 0 54 (_entity (_out ))))
      )
    )
    (unidad_de_control
      (_object
        (_port (_internal funct3 ~std_logic_vector{2~downto~0}~13 0 125 (_entity (_in ))))
        (_port (_internal funct7 ~std_logic_vector{6~downto~0}~1362 0 126 (_entity (_in ))))
        (_port (_internal opcode ~std_logic_vector{6~downto~0}~1364 0 127 (_entity (_in ))))
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 128 (_entity (_out ))))
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~1366 0 129 (_entity (_out ))))
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 130 (_entity (_out ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 131 (_entity (_out ))))
        (_port (_internal palabra ~std_logic_vector{3~downto~0}~1368 0 132 (_entity (_out ))))
        (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 133 (_entity (_out ))))
        (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 134 (_entity (_out ))))
      )
    )
    (mux_rd
      (_object
        (_port (_internal fun7 ~std_logic_vector{6~downto~0}~1342 0 94 (_entity (_in ))))
        (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 95 (_entity (_in ))))
        (_port (_internal rd ~std_logic_vector{4~downto~0}~1344 0 96 (_entity (_in ))))
        (_port (_internal rs2 ~std_logic_vector{4~downto~0}~1346 0 97 (_entity (_in ))))
        (_port (_internal salida_rd ~std_logic_vector{11~downto~0}~13 0 98 (_entity (_out ))))
      )
    )
    (mux_reg
      (_object
        (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 103 (_entity (_in ))))
        (_port (_internal operacion_alu ~std_logic_vector{31~downto~0}~1348 0 104 (_entity (_in ))))
        (_port (_internal registro_mem ~std_logic_vector{31~downto~0}~1350 0 105 (_entity (_in ))))
        (_port (_internal salida_reg ~std_logic_vector{31~downto~0}~1352 0 106 (_entity (_out ))))
      )
    )
    (ALU
      (_object
        (_port (_internal alu_op ~std_logic_vector{3~downto~0}~13 0 39 (_entity (_in ))))
        (_port (_internal op1 ~std_logic_vector{31~downto~0}~13 0 40 (_entity (_in ))))
        (_port (_internal op2 ~std_logic_vector{31~downto~0}~132 0 41 (_entity (_in ))))
        (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~134 0 42 (_entity (_out ))))
      )
    )
    (MUX_EXTEND
      (_object
        (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 86 (_entity (_in ))))
        (_port (_internal banco ~std_logic_vector{31~downto~0}~1336 0 87 (_entity (_in ))))
        (_port (_internal ext ~std_logic_vector{31~downto~0}~1338 0 88 (_entity (_in ))))
        (_port (_internal salida ~std_logic_vector{31~downto~0}~1340 0 89 (_entity (_out ))))
      )
    )
  )
  (_instantiation U1 0 168 (_component suma4 )
    (_port
      ((a_in)(INSTR))
      ((clk)(clk))
      ((rst)(rst))
      ((a_out)(BUS97))
    )
    (_use (_entity . suma4)
      (_port
        ((clk)(clk))
        ((rst)(rst))
        ((a_in)(a_in))
        ((a_out)(a_out))
      )
    )
  )
  (_instantiation U10 0 176 (_component Sign_Extend )
    (_port
      ((dato_imm)(BUS263))
      ((imm)(BUS329))
    )
    (_use (_entity . sign_extend)
    )
  )
  (_instantiation U11 0 182 (_component Memoria_de_Datos )
    (_port
      ((ad)(BUS446))
      ((clk)(clk))
      ((di)(BUS279))
      ((palabra)(BUS430))
      ((we)(NET398))
      ((do)(BUS466))
    )
    (_use (_entity . memoria_de_datos)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((ad)(ad))
        ((di)(di))
        ((do)(do))
        ((palabra)(palabra))
      )
    )
  )
  (_instantiation U2 0 192 (_component memoria_del_programa )
    (_port
      ((a)(BUS97))
      ((do)(BUS109))
    )
    (_use (_entity . memoria_del_programa)
    )
  )
  (_instantiation U3 0 198 (_component decoder )
    (_port
      ((dato)(BUS109))
      ((funct3)(BUS180))
      ((funct7)(BUS172))
      ((opcode)(BUS188))
      ((rd)(BUS148))
      ((rs1)(BUS156))
      ((rs2)(BUS164))
    )
    (_use (_entity . decoder)
      (_port
        ((dato)(dato))
        ((funct7)(funct7))
        ((rs2)(rs2))
        ((rs1)(rs1))
        ((funct3)(funct3))
        ((rd)(rd))
        ((opcode)(opcode))
      )
    )
  )
  (_instantiation U4 0 209 (_component Banco_de_Registros )
    (_port
      ((a1)(BUS156))
      ((a2)(BUS164))
      ((ad)(BUS148))
      ((clk)(clk))
      ((di)(BUS271))
      ((we)(NET386))
      ((do1)(BUS378))
      ((do2)(BUS279))
    )
    (_use (_entity . banco_de_registros)
      (_port
        ((clk)(clk))
        ((we)(we))
        ((a1)(a1))
        ((a2)(a2))
        ((ad)(ad))
        ((di)(di))
        ((do1)(do1))
        ((do2)(do2))
      )
    )
  )
  (_instantiation U5 0 221 (_component unidad_de_control )
    (_port
      ((funct3(2))(BUS180(3)))
      ((funct3(1))(BUS180(2)))
      ((funct3(0))(BUS180(1)))
      ((funct7(6))(BUS172(7)))
      ((funct7(5))(BUS172(6)))
      ((funct7(4))(BUS172(5)))
      ((funct7(3))(BUS172(4)))
      ((funct7(2))(BUS172(3)))
      ((funct7(1))(BUS172(2)))
      ((funct7(0))(BUS172(1)))
      ((opcode)(BUS188))
      ((alu2reg)(NET422))
      ((alu_op)(BUS366))
      ((alu_src)(NET358))
      ((imm_rd)(NET406))
      ((palabra)(BUS430))
      ((wem)(NET398))
      ((wer)(NET386))
    )
    (_use (_entity . unidad_de_control)
      (_port
        ((opcode)(opcode))
        ((funct7)(funct7))
        ((funct3)(funct3))
        ((wer)(wer))
        ((wem)(wem))
        ((alu_op)(alu_op))
        ((alu_src)(alu_src))
        ((imm_rd)(imm_rd))
        ((alu2reg)(alu2reg))
        ((palabra)(palabra))
      )
    )
  )
  (_instantiation U6 0 243 (_component mux_rd )
    (_port
      ((fun7(6))(BUS172(7)))
      ((fun7(5))(BUS172(6)))
      ((fun7(4))(BUS172(5)))
      ((fun7(3))(BUS172(4)))
      ((fun7(2))(BUS172(3)))
      ((fun7(1))(BUS172(2)))
      ((fun7(0))(BUS172(1)))
      ((imm_rd)(NET406))
      ((rd)(BUS148))
      ((rs2)(BUS164))
      ((salida_rd)(BUS263))
    )
    (_use (_entity . mux_rd)
      (_port
        ((imm_rd)(imm_rd))
        ((rs2)(rs2))
        ((rd)(rd))
        ((fun7)(fun7))
        ((salida_rd)(salida_rd))
      )
    )
  )
  (_instantiation U7 0 258 (_component mux_reg )
    (_port
      ((alu2reg)(NET422))
      ((operacion_alu)(BUS446))
      ((registro_mem)(BUS466))
      ((salida_reg)(BUS271))
    )
    (_use (_entity . mux_reg)
    )
  )
  (_instantiation U8 0 266 (_component ALU )
    (_port
      ((alu_op)(BUS366))
      ((op1)(BUS378))
      ((op2)(BUS374))
      ((alu_resultado)(BUS446))
    )
    (_use (_entity . alu)
    )
  )
  (_instantiation U9 0 274 (_component MUX_EXTEND )
    (_port
      ((alu_src)(NET358))
      ((banco)(BUS279))
      ((ext)(BUS329))
      ((salida)(BUS374))
    )
    (_use (_entity . mux_extend)
      (_port
        ((alu_src)(alu_src))
        ((ext)(ext))
        ((banco)(banco))
        ((salida)(salida))
      )
    )
  )
  (_object
    (_port (_internal CLK ~extieee.std_logic_1164.std_logic 0 27 (_entity (_in ))))
    (_port (_internal RST ~extieee.std_logic_1164.std_logic 0 28 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 29 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal INSTR ~std_logic_vector{5~downto~0}~12 0 29 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 40 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~132 0 41 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~134 0 42 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~136 0 48 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~138 0 49 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1310 0 51 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1312 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1314 0 54 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1316 0 59 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1318 0 60 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{7~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1320 0 63 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1322 0 64 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1324 0 65 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~13 0 70 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1326 0 71 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1328 0 76 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1330 0 78 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1332 0 79 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1334 0 81 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1336 0 87 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1338 0 88 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1340 0 89 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1342 0 94 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1344 0 96 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1346 0 97 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 98 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1348 0 104 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1350 0 105 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1352 0 106 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1354 0 111 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1356 0 112 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1358 0 117 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1360 0 120 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_type (_internal ~std_logic_vector{2~downto~0}~13 0 125 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1362 0 126 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1364 0 127 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1366 0 129 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1368 0 132 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal NET358 ~extieee.std_logic_1164.std_logic 0 140 (_architecture (_uni ))))
    (_signal (_internal NET386 ~extieee.std_logic_1164.std_logic 0 141 (_architecture (_uni ))))
    (_signal (_internal NET398 ~extieee.std_logic_1164.std_logic 0 142 (_architecture (_uni ))))
    (_signal (_internal NET406 ~extieee.std_logic_1164.std_logic 0 143 (_architecture (_uni ))))
    (_signal (_internal NET422 ~extieee.std_logic_1164.std_logic 0 144 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~1370 0 145 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_signal (_internal BUS109 ~std_logic_vector{31~downto~0}~1370 0 145 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{4~downto~0}~1372 0 146 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_signal (_internal BUS148 ~std_logic_vector{4~downto~0}~1372 0 146 (_architecture (_uni ))))
    (_signal (_internal BUS156 ~std_logic_vector{4~downto~0}~1372 0 147 (_architecture (_uni ))))
    (_signal (_internal BUS164 ~std_logic_vector{4~downto~0}~1372 0 148 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{7~downto~0}~1374 0 149 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 7)(i 0))))))
    (_signal (_internal BUS172 ~std_logic_vector{7~downto~0}~1374 0 149 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~1376 0 150 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_signal (_internal BUS180 ~std_logic_vector{3~downto~0}~1376 0 150 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~1378 0 151 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_signal (_internal BUS188 ~std_logic_vector{6~downto~0}~1378 0 151 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~1380 0 152 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal BUS263 ~std_logic_vector{11~downto~0}~1380 0 152 (_architecture (_uni ))))
    (_signal (_internal BUS271 ~std_logic_vector{31~downto~0}~1370 0 153 (_architecture (_uni ))))
    (_signal (_internal BUS279 ~std_logic_vector{31~downto~0}~1370 0 154 (_architecture (_uni ))))
    (_signal (_internal BUS329 ~std_logic_vector{31~downto~0}~1370 0 155 (_architecture (_uni ))))
    (_signal (_internal BUS366 ~std_logic_vector{3~downto~0}~1376 0 156 (_architecture (_uni ))))
    (_signal (_internal BUS374 ~std_logic_vector{31~downto~0}~1370 0 157 (_architecture (_uni ))))
    (_signal (_internal BUS378 ~std_logic_vector{31~downto~0}~1370 0 158 (_architecture (_uni ))))
    (_signal (_internal BUS430 ~std_logic_vector{3~downto~0}~1376 0 159 (_architecture (_uni ))))
    (_signal (_internal BUS446 ~std_logic_vector{31~downto~0}~1370 0 160 (_architecture (_uni ))))
    (_signal (_internal BUS466 ~std_logic_vector{31~downto~0}~1370 0 161 (_architecture (_uni ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~1382 0 162 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_signal (_internal BUS97 ~std_logic_vector{5~downto~0}~1382 0 162 (_architecture (_uni ))))
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
)
V 000049 55 2776          1736674577158 behavior
(_unit VHDL (ordenar_extsigno 0 4 (behavior 0 12 ))
  (_version v32)
  (_time 1736674577158 2025.01.12 03:36:17)
  (_source (\./src/ordenar_extSigno.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736674577155)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{4~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_port (_internal rd ~std_logic_vector{4~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal fun7 ~std_logic_vector{6~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal salida_ordenada ~std_logic_vector{11~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~13 0 13 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_signal (_internal dato_imm ~std_logic_vector{11~downto~0}~13 0 13 (_architecture (_uni ))))
    (_signal (_internal bit_mov ~extieee.std_logic_1164.std_logic 0 14 (_architecture (_uni ))))
    (_type (_internal ~~std_logic_vector{6~downto~0}~12{4~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~std_logic_vector{4~downto~0}~12{4~downto~1}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 1))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~12{11~downto~0}~13 0 26 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_type (_internal ~~std_logic_vector{11~downto~0}~12{11~downto~0}~131 0 30 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_process
      (line__18(_architecture 0 0 18 (_assignment (_simple)(_alias((bit_mov)(rd(0))))(_target(4))(_sensitivity(0(0))))))
      (line__19(_architecture 1 0 19 (_assignment (_simple)(_alias((dato_imm)(fun7(6))(bit_mov)(fun7(d_4_0))(rd(d_4_1))))(_target(3))(_sensitivity(4)(0(d_4_1))(1(d_4_0))(1(6))))))
      (line__21(_architecture 2 0 21 (_process (_simple)(_target(2(d_11_0))(2))(_sensitivity(3)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (3 3 3 3 3 3 3 3 3 3 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 3 -1
  )
)
I 000051 55 2079          1736675153125 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1736675153125 2025.01.12 03:45:53)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672921906)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni (_code 2)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)(5)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 3 -1
  )
)
I 000051 55 2079          1736675175662 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1736675175662 2025.01.12 03:46:15)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672921906)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{5~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{5~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 5)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{5~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni (_code 2)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)(5)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 3 -1
  )
)
V 000051 55 2085          1736675373557 Behavioral
(_unit VHDL (suma4 0 5 (behavioral 0 14 ))
  (_version v32)
  (_time 1736675373557 2025.01.12 03:49:33)
  (_source (\./src/suma4.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736675373536)
    (_use )
  )
  (_object
    (_port (_internal clk ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in )(_active)(_lastactive)(_event)(_lastevent)(_edge))))
    (_port (_internal rst ~extieee.std_logic_1164.std_logic 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal a_in ~std_logic_vector{11~downto~0}~12 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal a_out ~std_logic_vector{11~downto~0}~122 0 10 (_entity (_out ))))
    (_type (_internal ~INTEGER~range~0~to~38~13 0 15 (_scalar (_to (i 0)(i 38)))))
    (_signal (_internal counter ~INTEGER~range~0~to~38~13 0 15 (_architecture (_uni ((i 0))))))
    (_signal (_internal base ~extSTD.STANDARD.INTEGER 0 16 (_architecture (_uni (_code 2)))))
    (_process
      (line__18(_architecture 0 0 18 (_process (_simple)(_target(4))(_sensitivity(0)(1))(_read(4)(5)))))
      (line__35(_architecture 1 0 35 (_assignment (_simple)(_target(3))(_sensitivity(4)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
  )
  (_model . Behavioral 3 -1
  )
)
V 000051 55 10479         1736675422507 Behavioral
(_unit VHDL (memoria_del_programa 0 5 (behavioral 0 12 ))
  (_version v32)
  (_time 1736675422507 2025.01.12 03:50:22)
  (_source (\./src/memoria_de_programa.vhd\))
  (_use (std(standard))(ieee(std_logic_unsigned))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736675422502)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal a ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal do ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_type (_internal mem_array 0 14 (_array ~std_logic_vector{31~downto~0}~13 ((_to (i 0)(i 38))))))
    (_signal (_internal memInstr mem_array 0 16 (_architecture (_uni ((0((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(1((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(2((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(3((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(4((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(5((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(6((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(7((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(8((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(9((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(10((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(11((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(12((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 3)))(13((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(14((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(15((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))(16((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3)))(17((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(18((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(19((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2)))(20((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(21((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(22((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(23((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2)))(24((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(25((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(26((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(27((i 3))((i 3))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(28((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(29((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(30((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(31((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(32((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(33((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(34((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(35((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(36((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 2))((i 2))((i 3))((i 3)))(37((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 3))((i 3))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 3))((i 2))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3))((i 3)))(38((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2))))))))
    (_process
      (line__59(_architecture 0 0 59 (_assignment (_simple)(_target(1))(_sensitivity(2)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . Behavioral 1 -1
  )
)
I 000049 55 1383          1736675963014 behavior
(_unit VHDL (mux_suma 0 4 (behavior 0 12 ))
  (_version v32)
  (_time 1736675963014 2025.01.12 03:59:23)
  (_source (\./src/mux_sumaB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736675886498)
    (_use )
  )
  (_object
    (_port (_internal salto ~extieee.std_logic_1164.std_logic 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal n_salto ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal salida_suma ~std_logic_vector{11~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 1740          1736677054743 behavior
(_unit VHDL (mux_suma 0 4 (behavior 0 12 ))
  (_version v32)
  (_time 1736677054743 2025.01.12 04:17:34)
  (_source (\./src/mux_sumaB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736677054741)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salto_arr ~std_logic_vector{31~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal n_salto ~std_logic_vector{11~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal salida_suma ~std_logic_vector{11~downto~0}~122 0 8 (_entity (_out ))))
    (_signal (_internal salto ~extieee.std_logic_1164.std_logic 0 13 (_architecture (_uni ))))
    (_process
      (line__15(_architecture 0 0 15 (_assignment (_simple)(_alias((salto)(salto_arr(0))))(_target(3))(_sensitivity(0(0))))))
      (line__17(_architecture 1 0 17 (_process (_simple)(_target(2))(_sensitivity(3)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 2 2 )
  )
  (_model . behavior 2 -1
  )
)
I 000049 55 4327          1736677121325 behavior
(_unit VHDL (alu 0 5 (behavior 0 14 ))
  (_version v32)
  (_time 1736677121325 2025.01.12 04:18:41)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672915790)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~SIGNED{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op1 ~SIGNED{31~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{31~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op2 ~SIGNED{31~downto~0}~136 0 18 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op1 ~UNSIGNED{31~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~139 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op2 ~UNSIGNED{31~downto~0}~139 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal result ~std_logic_vector{31~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1311 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
I 000049 55 5373          1736677581201 behavior
(_unit VHDL (unidad_de_control 0 4 (behavior 0 19 ))
  (_version v32)
  (_time 1736677581201 2025.01.12 04:26:21)
  (_source (\./src/unidad_de_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672922540)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal palabra ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_process
      (line__22(_architecture 0 0 22 (_assignment (_simple)(_target(5))(_sensitivity(2)(0)(1)))))
      (line__68(_architecture 1 0 68 (_assignment (_simple)(_target(9))(_sensitivity(2)(0)))))
      (line__77(_architecture 2 0 77 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__79(_architecture 3 0 79 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
      (line__81(_architecture 4 0 81 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__83(_architecture 5 0 83 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__85(_architecture 6 0 85 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 2 3 )
    (3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 )
    (3 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 )
    (3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 3 3 )
    (3 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 2 3 3 )
    (2 3 3 3 )
    (3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 2 3 3 )
    (3 2 2 2 )
    (3 2 3 )
    (2 3 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 2 3 3 )
    (3 2 2 3 )
    (2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (3 2 3 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (3 3 2 2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 )
    (3 3 2 2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 )
    (3 3 2 2 2 3 3 )
    (2 3 2 3 )
    (3 2 3 )
    (3 3 2 2 2 3 3 )
    (3 2 3 2 )
    (3 3 2 )
    (3 3 2 2 2 3 3 )
    (2 3 3 2 )
    (3 3 3 )
    (3 3 2 2 2 3 3 )
    (3 2 3 3 )
    (3 3 3 3 )
    (2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 3 )
    (2 2 2 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 3 )
    (3 2 2 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 3 2 )
    (3 2 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 3 2 )
    (3 3 3 3 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 2 3 3 )
  )
  (_model . behavior 7 -1
  )
)
V 000049 55 1443          1736869326254 behavior
(_unit VHDL (mux_b_neg 0 4 (behavior 0 13 ))
  (_version v32)
  (_time 1736869326253 2025.01.14 09:42:06)
  (_source (\./src/mux_b_neg.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736869326245)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salto_posi ~std_logic_vector{31~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal salto_neg ~std_logic_vector{31~downto~0}~122 0 7 (_entity (_in ))))
    (_port (_internal salto ~extieee.std_logic_1164.std_logic 0 8 (_entity (_out ))))
    (_port (_internal salto_inst ~extieee.std_logic_1164.std_logic 0 9 (_entity (_in ))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(2))(_sensitivity(3))(_read(0(0))(1(0))))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 1387          1736869468912 behavior
(_unit VHDL (mux_suma 0 4 (behavior 0 12 ))
  (_version v32)
  (_time 1736869468912 2025.01.14 09:44:28)
  (_source (\./src/mux_sumaB.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736869468900)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{11~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal n_salto ~std_logic_vector{11~downto~0}~12 0 6 (_entity (_in ))))
    (_port (_internal salto_sel ~extieee.std_logic_1164.std_logic 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{11~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 11)(i 0))))))
    (_port (_internal salida_suma ~std_logic_vector{11~downto~0}~122 0 8 (_entity (_out ))))
    (_process
      (line__14(_architecture 0 0 14 (_process (_simple)(_target(2))(_sensitivity(0)(1)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 2 2 2 2 2 2 3 2 2 )
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 5803          1736869495509 behavior
(_unit VHDL (unidad_de_control 0 4 (behavior 0 21 ))
  (_version v32)
  (_time 1736869495508 2025.01.14 09:44:55)
  (_source (\./src/unidad_de_control.vhd\))
  (_use (std(standard))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736869495498)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{6~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal opcode ~std_logic_vector{6~downto~0}~12 0 6 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{6~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 6)(i 0))))))
    (_port (_internal funct7 ~std_logic_vector{6~downto~0}~122 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 2)(i 0))))))
    (_port (_internal funct3 ~std_logic_vector{2~downto~0}~12 0 8 (_entity (_in ))))
    (_port (_internal wer ~extieee.std_logic_1164.std_logic 0 9 (_entity (_out ))))
    (_port (_internal wem ~extieee.std_logic_1164.std_logic 0 10 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 11 (_entity (_out ))))
    (_port (_internal alu_src ~extieee.std_logic_1164.std_logic 0 12 (_entity (_out ))))
    (_port (_internal imm_rd ~extieee.std_logic_1164.std_logic 0 13 (_entity (_out ))))
    (_port (_internal alu2reg ~extieee.std_logic_1164.std_logic 0 14 (_entity (_out ))))
    (_type (_internal ~std_logic_vector{3~downto~0}~124 0 15 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal palabra ~std_logic_vector{3~downto~0}~124 0 15 (_entity (_out ))))
    (_port (_internal br_neg ~extieee.std_logic_1164.std_logic 0 16 (_entity (_out ))))
    (_port (_internal branch ~extieee.std_logic_1164.std_logic 0 17 (_entity (_out ))))
    (_process
      (line__24(_architecture 0 0 24 (_assignment (_simple)(_target(5))(_sensitivity(2)(0)(1)))))
      (line__70(_architecture 1 0 70 (_assignment (_simple)(_target(9))(_sensitivity(2)(0)))))
      (line__79(_architecture 2 0 79 (_assignment (_simple)(_target(3))(_sensitivity(0)))))
      (line__81(_architecture 3 0 81 (_assignment (_simple)(_target(6))(_sensitivity(0)))))
      (line__83(_architecture 4 0 83 (_assignment (_simple)(_target(4))(_sensitivity(0)))))
      (line__85(_architecture 5 0 85 (_assignment (_simple)(_target(7))(_sensitivity(0)))))
      (line__87(_architecture 6 0 87 (_assignment (_simple)(_target(8))(_sensitivity(0)))))
      (line__89(_architecture 7 0 89 (_assignment (_simple)(_target(10))(_sensitivity(2)))))
      (line__91(_architecture 8 0 91 (_assignment (_simple)(_target(11))(_sensitivity(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
  )
  (_static
    (2 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 2 3 )
    (3 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 )
    (3 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 3 2 )
    (3 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 2 3 3 )
    (3 3 2 )
    (2 2 3 2 2 3 3 )
    (2 2 3 3 )
    (3 2 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 3 2 2 )
    (3 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 3 2 3 )
    (2 3 2 )
    (2 2 3 2 2 3 3 )
    (2 3 2 3 )
    (2 3 3 )
    (2 2 2 2 2 2 2 )
    (2 3 3 2 2 3 3 )
    (2 3 3 2 )
    (2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 )
    (2 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 2 3 3 )
    (2 3 3 3 )
    (3 2 3 )
    (2 2 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 2 3 3 )
    (3 2 2 2 )
    (3 2 3 )
    (2 3 2 2 2 2 2 )
    (2 2 3 2 2 3 3 )
    (2 3 3 2 2 3 3 )
    (3 2 2 3 )
    (2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 3 2 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (3 2 2 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (3 2 3 )
    (2 2 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 2 )
    (3 3 2 2 2 3 3 )
    (2 2 3 2 )
    (2 2 3 )
    (3 3 2 2 2 3 3 )
    (2 2 3 2 )
    (3 2 2 )
    (3 3 2 2 2 3 3 )
    (2 3 2 3 )
    (3 2 3 )
    (3 3 2 2 2 3 3 )
    (2 3 2 3 )
    (3 3 2 )
    (3 3 2 2 2 3 3 )
    (2 3 3 2 )
    (3 3 3 )
    (3 3 2 2 2 3 3 )
    (2 3 3 2 )
    (3 3 3 3 )
    (2 3 2 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 )
    (2 2 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 3 )
    (2 2 2 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 3 )
    (3 2 2 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 3 2 )
    (3 2 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 3 2 )
    (3 3 3 3 )
    (2 3 3 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 2 3 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 3 2 2 2 3 3 )
    (2 2 2 2 2 3 3 )
    (2 2 3 )
    (3 2 3 )
    (3 3 3 )
    (3 3 2 2 2 3 3 )
  )
  (_model . behavior 9 -1
  )
)
I 000049 55 4327          1736869515954 behavior
(_unit VHDL (alu 0 5 (behavior 0 14 ))
  (_version v32)
  (_time 1736869515953 2025.01.14 09:45:15)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672915790)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~SIGNED{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op1 ~SIGNED{31~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{31~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op2 ~SIGNED{31~downto~0}~136 0 18 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op1 ~UNSIGNED{31~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~139 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op2 ~UNSIGNED{31~downto~0}~139 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal result ~std_logic_vector{31~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1311 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(1)(0)(2)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (3 2 3 2 )
    (3 2 3 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
V 000049 55 4007          1736869553767 behavior
(_unit VHDL (alu 0 5 (behavior 0 14 ))
  (_version v32)
  (_time 1736869553767 2025.01.14 09:45:53)
  (_source (\./src/ALU.vhd\))
  (_use (std(standard))(ieee(numeric_std))(ieee(std_logic_1164)))
  (_parameters dbg )
  (_entity
    (_time 1736672915790)
    (_use )
  )
  (_object
    (_type (_internal ~std_logic_vector{3~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 3)(i 0))))))
    (_port (_internal alu_op ~std_logic_vector{3~downto~0}~12 0 7 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op1 ~std_logic_vector{31~downto~0}~12 0 8 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal op2 ~std_logic_vector{31~downto~0}~122 0 9 (_entity (_in ))))
    (_type (_internal ~std_logic_vector{31~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_port (_internal alu_resultado ~std_logic_vector{31~downto~0}~124 0 10 (_entity (_out ))))
    (_type (_internal ~SIGNED{31~downto~0}~13 0 17 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op1 ~SIGNED{31~downto~0}~13 0 17 (_process 0 )))
    (_type (_internal ~SIGNED{31~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal signed_op2 ~SIGNED{31~downto~0}~136 0 18 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op1 ~UNSIGNED{31~downto~0}~13 0 19 (_process 0 )))
    (_type (_internal ~UNSIGNED{31~downto~0}~139 0 20 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal unsigned_op2 ~UNSIGNED{31~downto~0}~139 0 20 (_process 0 )))
    (_type (_internal ~std_logic_vector{31~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 31)(i 0))))))
    (_variable (_internal result ~std_logic_vector{31~downto~0}~13 0 21 (_process 0 )))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~13 0 53 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1311 0 55 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_type (_internal ~~UNSIGNED{31~downto~0}~139{4~downto~0}~1312 0 57 (_array ~extieee.std_logic_1164.std_logic ((_downto (i 4)(i 0))))))
    (_process
      (line__16(_architecture 0 0 16 (_process (_simple)(_target(3))(_sensitivity(2)(1)(0)))))
    )
    (_subprogram
      (_external resolved (ieee std_logic_1164 0))
    )
    (_type (_external ~extieee.std_logic_1164.std_logic (ieee std_logic_1164 std_logic)))
    (_type (_external ~extieee.std_logic_1164.std_ulogic (ieee std_logic_1164 std_ulogic)))
    (_type (_external ~extieee.std_logic_1164.std_logic_vector (ieee std_logic_1164 std_logic_vector)))
    (_type (_external ~extieee.numeric_std.SIGNED (ieee numeric_std SIGNED)))
    (_type (_external ~extieee.numeric_std.UNSIGNED (ieee numeric_std UNSIGNED)))
    (_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
    (_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
  )
  (_static
    (2 2 2 2 )
    (2 2 2 3 )
    (2 2 3 2 )
    (2 2 3 3 )
    (2 3 2 2 )
    (2 3 2 3 )
    (2 3 3 2 )
    (2 3 3 3 )
    (3 2 2 2 )
    (3 2 2 3 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
    (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 )
  )
  (_model . behavior 1 -1
  )
)
