Warning: Design 'core' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : core
Version: K-2015.06-SP2
Date   : Thu Mar 20 12:19:24 2025
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[23]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U24/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[23] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[23] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[23] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[23] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[23] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U24/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[23] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[23] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[23] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[23] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[23] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U24/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[23] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[23] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[23] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[23] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[23] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[23] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[23] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U1/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[23] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[23] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[23] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[23] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[23] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[23] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[23] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[23] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[23] (net)                                      0.050               0.000      1.467 r
  sum_out[23] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[22]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U23/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[22] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[22] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[22] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[22] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[22] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U23/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[22] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[22] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[22] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[22] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[22] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U23/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[22] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[22] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[22] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[22] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[22] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[22] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[22] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U23/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[22] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[22] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[22] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[22] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[22] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[22] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[22] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[22] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[22] (net)                                      0.050               0.000      1.467 r
  sum_out[22] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[21]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U22/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[21] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[21] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[21] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[21] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[21] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U22/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[21] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[21] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[21] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[21] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[21] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U22/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[21] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[21] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[21] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[21] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[21] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[21] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[21] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U22/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[21] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[21] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[21] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[21] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[21] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[21] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[21] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[21] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[21] (net)                                      0.050               0.000      1.467 r
  sum_out[21] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[20]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U21/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[20] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[20] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[20] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[20] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[20] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U21/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[20] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[20] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[20] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[20] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[20] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U21/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[20] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[20] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[20] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[20] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[20] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[20] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[20] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U21/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[20] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[20] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[20] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[20] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[20] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[20] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[20] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[20] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[20] (net)                                      0.050               0.000      1.467 r
  sum_out[20] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[19]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U20/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[19] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[19] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[19] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[19] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[19] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U20/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[19] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[19] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[19] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[19] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[19] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U20/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[19] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[19] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[19] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[19] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[19] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[19] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[19] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U20/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[19] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[19] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[19] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[19] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[19] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[19] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[19] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[19] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[19] (net)                                      0.050               0.000      1.467 r
  sum_out[19] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[18]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U19/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[18] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[18] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[18] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[18] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[18] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U19/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[18] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[18] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[18] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[18] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[18] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U19/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[18] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[18] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[18] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[18] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[18] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[18] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[18] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U19/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[18] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[18] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[18] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[18] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[18] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[18] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[18] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[18] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[18] (net)                                      0.050               0.000      1.467 r
  sum_out[18] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[17]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U18/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[17] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[17] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[17] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[17] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[17] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U18/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[17] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[17] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[17] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[17] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[17] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U18/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[17] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[17] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[17] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[17] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[17] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[17] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[17] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U18/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[17] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[17] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[17] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[17] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[17] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[17] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[17] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[17] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[17] (net)                                      0.050               0.000      1.467 r
  sum_out[17] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[16]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U17/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[16] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[16] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[16] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[16] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[16] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U17/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[16] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[16] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[16] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[16] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[16] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U17/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[16] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[16] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[16] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[16] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[16] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[16] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[16] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U17/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[16] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[16] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[16] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[16] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[16] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[16] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[16] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[16] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[16] (net)                                      0.050               0.000      1.467 r
  sum_out[16] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[15]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U16/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[15] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[15] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[15] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[15] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[15] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U16/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[15] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[15] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[15] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[15] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[15] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U16/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[15] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[15] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[15] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[15] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[15] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[15] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[15] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U16/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[15] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[15] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[15] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[15] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[15] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[15] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[15] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[15] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[15] (net)                                      0.050               0.000      1.467 r
  sum_out[15] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[14]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U15/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[14] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[14] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[14] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[14] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[14] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U15/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[14] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[14] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[14] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[14] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[14] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U15/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[14] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[14] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[14] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[14] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[14] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[14] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[14] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U15/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[14] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[14] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[14] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[14] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[14] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[14] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[14] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[14] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[14] (net)                                      0.050               0.000      1.467 r
  sum_out[14] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[13]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U14/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[13] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[13] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[13] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[13] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[13] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U14/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[13] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[13] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[13] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[13] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[13] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U14/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[13] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[13] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[13] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[13] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[13] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[13] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[13] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U14/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[13] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[13] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[13] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[13] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[13] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[13] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[13] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[13] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[13] (net)                                      0.050               0.000      1.467 r
  sum_out[13] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[12]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U13/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[12] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[12] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[12] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[12] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[12] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U13/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[12] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[12] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[12] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[12] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[12] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U13/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[12] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[12] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[12] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[12] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[12] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[12] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[12] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U13/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[12] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[12] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[12] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[12] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[12] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[12] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[12] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[12] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[12] (net)                                      0.050               0.000      1.467 r
  sum_out[12] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[11]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U12/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[11] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[11] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[11] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[11] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[11] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U12/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[11] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[11] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[11] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[11] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[11] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U12/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[11] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[11] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[11] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[11] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[11] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[11] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[11] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U12/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[11] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[11] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[11] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[11] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[11] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[11] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[11] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[11] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[11] (net)                                      0.050               0.000      1.467 r
  sum_out[11] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[10]
            (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U11/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[10] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[10] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[10] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[10] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[10] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U11/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[10] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[10] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[10] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[10] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[10] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U11/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[10] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[10] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[10] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[10] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[10] (net)    0.001      0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[10] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[10] (net)    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U11/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[10] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[10] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[10] (net)    0.050           0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[10] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[10] (net)               0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[10] (fifo_depth16_bw24_0)                   0.000      1.467 r
  sfp_instance/sum_out[10] (net)                         0.050               0.000      1.467 r
  sfp_instance/sum_out[10] (sfp_row_col8_bw8_bw_psum20)                      0.000      1.467 r
  sum_out[10] (net)                                      0.050               0.000      1.467 r
  sum_out[10] (out)                                                0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[9] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U10/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[9] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[9] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[9] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[9] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[9] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U10/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[9] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[9] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[9] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[9] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[9] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U10/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[9] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[9] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[9] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[9] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[9] (net)    0.001       0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[9] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[9] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U10/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[9] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[9] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[9] (net)    0.050            0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[9] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[9] (net)                0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[9] (fifo_depth16_bw24_0)                    0.000      1.467 r
  sfp_instance/sum_out[9] (net)                          0.050               0.000      1.467 r
  sfp_instance/sum_out[9] (sfp_row_col8_bw8_bw_psum20)                       0.000      1.467 r
  sum_out[9] (net)                                       0.050               0.000      1.467 r
  sum_out[9] (out)                                                 0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[8] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U9/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[8] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[8] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[8] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[8] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[8] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U9/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[8] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[8] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[8] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[8] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[8] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U9/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[8] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[8] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[8] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[8] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[8] (net)    0.001       0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[8] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[8] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U24/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[8] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[8] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[8] (net)    0.050            0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[8] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[8] (net)                0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[8] (fifo_depth16_bw24_0)                    0.000      1.467 r
  sfp_instance/sum_out[8] (net)                          0.050               0.000      1.467 r
  sfp_instance/sum_out[8] (sfp_row_col8_bw8_bw_psum20)                       0.000      1.467 r
  sum_out[8] (net)                                       0.050               0.000      1.467 r
  sum_out[8] (out)                                                 0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[7] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U8/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[7] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[7] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[7] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[7] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[7] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U8/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[7] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[7] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[7] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[7] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[7] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U8/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[7] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[7] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[7] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[7] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[7] (net)    0.001       0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[7] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[7] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U8/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[7] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[7] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[7] (net)    0.050            0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[7] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[7] (net)                0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[7] (fifo_depth16_bw24_0)                    0.000      1.467 r
  sfp_instance/sum_out[7] (net)                          0.050               0.000      1.467 r
  sfp_instance/sum_out[7] (sfp_row_col8_bw8_bw_psum20)                       0.000      1.467 r
  sum_out[7] (net)                                       0.050               0.000      1.467 r
  sum_out[7] (out)                                                 0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[6] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U7/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[6] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[6] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[6] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[6] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[6] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U7/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[6] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[6] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[6] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[6] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[6] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U7/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[6] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[6] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[6] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[6] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[6] (net)    0.001       0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[6] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[6] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U7/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[6] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[6] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[6] (net)    0.050            0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[6] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[6] (net)                0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[6] (fifo_depth16_bw24_0)                    0.000      1.467 r
  sfp_instance/sum_out[6] (net)                          0.050               0.000      1.467 r
  sfp_instance/sum_out[6] (sfp_row_col8_bw8_bw_psum20)                       0.000      1.467 r
  sum_out[6] (net)                                       0.050               0.000      1.467 r
  sum_out[6] (out)                                                 0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[5] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U6/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[5] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[5] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[5] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[5] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[5] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U6/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[5] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[5] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[5] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[5] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[5] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U6/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[5] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[5] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[5] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[5] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[5] (net)    0.001       0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[5] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[5] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U6/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[5] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[5] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[5] (net)    0.050            0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[5] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[5] (net)                0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[5] (fifo_depth16_bw24_0)                    0.000      1.467 r
  sfp_instance/sum_out[5] (net)                          0.050               0.000      1.467 r
  sfp_instance/sum_out[5] (sfp_row_col8_bw8_bw_psum20)                       0.000      1.467 r
  sum_out[5] (net)                                       0.050               0.000      1.467 r
  sum_out[5] (out)                                                 0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[4] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U5/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[4] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[4] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[4] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[4] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[4] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U5/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[4] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[4] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[4] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[4] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[4] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U5/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[4] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[4] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[4] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[4] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[4] (net)    0.001       0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[4] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[4] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U5/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[4] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[4] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[4] (net)    0.050            0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[4] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[4] (net)                0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[4] (fifo_depth16_bw24_0)                    0.000      1.467 r
  sfp_instance/sum_out[4] (net)                          0.050               0.000      1.467 r
  sfp_instance/sum_out[4] (sfp_row_col8_bw8_bw_psum20)                       0.000      1.467 r
  sum_out[4] (net)                                       0.050               0.000      1.467 r
  sum_out[4] (out)                                                 0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[3] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U4/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[3] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[3] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[3] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[3] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[3] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U4/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[3] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[3] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[3] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[3] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[3] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U4/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[3] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[3] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[3] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[3] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[3] (net)    0.001       0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[3] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[3] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U4/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[3] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[3] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[3] (net)    0.050            0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[3] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[3] (net)                0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[3] (fifo_depth16_bw24_0)                    0.000      1.467 r
  sfp_instance/sum_out[3] (net)                          0.050               0.000      1.467 r
  sfp_instance/sum_out[3] (sfp_row_col8_bw8_bw_psum20)                       0.000      1.467 r
  sum_out[3] (net)                                       0.050               0.000      1.467 r
  sum_out[3] (out)                                                 0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[2] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U3/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[2] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[2] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[2] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[2] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[2] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U3/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[2] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[2] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[2] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[2] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[2] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U3/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[2] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[2] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[2] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[2] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[2] (net)    0.001       0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[2] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[2] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U9/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[2] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[2] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[2] (net)    0.050            0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[2] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[2] (net)                0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[2] (fifo_depth16_bw24_0)                    0.000      1.467 r
  sfp_instance/sum_out[2] (net)                          0.050               0.000      1.467 r
  sfp_instance/sum_out[2] (sfp_row_col8_bw8_bw_psum20)                       0.000      1.467 r
  sum_out[2] (net)                                       0.050               0.000      1.467 r
  sum_out[2] (out)                                                 0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[1] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U2/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[1] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[1] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[1] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[1] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[1] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U2/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[1] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[1] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[1] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[1] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[1] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U2/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[1] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[1] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[1] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[1] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[1] (net)    0.001       0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[1] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[1] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U2/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[1] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[1] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[1] (net)    0.050            0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[1] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[1] (net)                0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[1] (fifo_depth16_bw24_0)                    0.000      1.467 r
  sfp_instance/sum_out[1] (net)                          0.050               0.000      1.467 r
  sfp_instance/sum_out[1] (sfp_row_col8_bw8_bw_psum20)                       0.000      1.467 r
  sum_out[1] (net)                                       0.050               0.000      1.467 r
  sum_out[1] (out)                                                 0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: sfp_instance/fifo_inst_ext/rd_ptr_reg_0_
              (rising edge-triggered flip-flop)
  Endpoint: sum_out[0] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc
  fifo_depth16_bw24_1 ZeroWireload         tcbn65gpluswc
  fifo_depth16_bw24_0 ZeroWireload         tcbn65gpluswc
  sfp_row_col8_bw8_bw_psum20 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_6 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_5 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_4 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_3 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_1 ZeroWireload   tcbn65gpluswc
  fifo_mux_8_1_bw24_simd1_0 ZeroWireload   tcbn65gpluswc
  fifo_mux_16_1_bw24_simd1_0 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_13 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_12 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_11 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_10 ZeroWireload  tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_8 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_7 ZeroWireload   tcbn65gpluswc
  fifo_mux_2_1_bw24_simd1_28 ZeroWireload  tcbn65gpluswc

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/CP (DFD4)               0.518     0.000      0.000 r
  sfp_instance/fifo_inst_ext/rd_ptr_reg_0_/Q (DFD4)                0.365     0.396      0.396 r
  sfp_instance/fifo_inst_ext/rd_ptr[0] (net)    99       0.166               0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/sel[0] (net)    0.166            0.000      0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/sel[0] (net)    0.166    0.000     0.396 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/U1/Z (CKBD2)    0.691    0.446     0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/n1 (net)    96    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (fifo_mux_2_1_bw24_simd1_10)    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/sel (net)    0.163    0.000    0.842 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/U1/Z (MUX2D0)    0.058    0.180    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[0] (net)     1    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1d/out[0] (fifo_mux_2_1_bw24_simd1_10)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub0_3[0] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[0] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/in1[0] (net)    0.001    0.000    1.023 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/U1/Z (MUX2D0)    0.058    0.075    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[0] (net)     1    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1f/out[0] (fifo_mux_2_1_bw24_simd1_8)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out_sub1_1[0] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[0] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/in1[0] (net)    0.001    0.000    1.098 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/U1/Z (MUX2D0)    0.061    0.077    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[0] (net)     1    0.001    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/fifo_mux_2_1g/out[0] (fifo_mux_2_1_bw24_simd1_7)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[0] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_8_1a/out[0] (fifo_mux_8_1_bw24_simd1_1)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out_sub0[0] (net)    0.001       0.000      1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[0] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/in0[0] (net)    0.001    0.000     1.175 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/U3/Z (CKMUX2D1)    0.422    0.292    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[0] (net)     1    0.050    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/mux_2_1a/out[0] (fifo_mux_2_1_bw24_simd1_28)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[0] (net)    0.050            0.000      1.467 r
  sfp_instance/fifo_inst_ext/fifo_mux_16_1a/out[0] (fifo_mux_16_1_bw24_simd1_0)    0.000    1.467 r
  sfp_instance/fifo_inst_ext/out[0] (net)                0.050               0.000      1.467 r
  sfp_instance/fifo_inst_ext/out[0] (fifo_depth16_bw24_0)                    0.000      1.467 r
  sfp_instance/sum_out[0] (net)                          0.050               0.000      1.467 r
  sfp_instance/sum_out[0] (sfp_row_col8_bw8_bw_psum20)                       0.000      1.467 r
  sum_out[0] (net)                                       0.050               0.000      1.467 r
  sum_out[0] (out)                                                 0.422     0.000      1.467 r
  data arrival time                                                                     1.467
  ----------------------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[159] (internal pin)
  Endpoint: out[159] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[159] (sram_w16)               0.000     0.000      0.000 r
  out[159] (net)                 1        0.050               0.000      0.000 r
  out[159] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[158] (internal pin)
  Endpoint: out[158] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[158] (sram_w16)               0.000     0.000      0.000 r
  out[158] (net)                 1        0.050               0.000      0.000 r
  out[158] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[157] (internal pin)
  Endpoint: out[157] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[157] (sram_w16)               0.000     0.000      0.000 r
  out[157] (net)                 1        0.050               0.000      0.000 r
  out[157] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[156] (internal pin)
  Endpoint: out[156] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[156] (sram_w16)               0.000     0.000      0.000 r
  out[156] (net)                 1        0.050               0.000      0.000 r
  out[156] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[155] (internal pin)
  Endpoint: out[155] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[155] (sram_w16)               0.000     0.000      0.000 r
  out[155] (net)                 1        0.050               0.000      0.000 r
  out[155] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[154] (internal pin)
  Endpoint: out[154] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[154] (sram_w16)               0.000     0.000      0.000 r
  out[154] (net)                 1        0.050               0.000      0.000 r
  out[154] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[153] (internal pin)
  Endpoint: out[153] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[153] (sram_w16)               0.000     0.000      0.000 r
  out[153] (net)                 1        0.050               0.000      0.000 r
  out[153] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[152] (internal pin)
  Endpoint: out[152] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[152] (sram_w16)               0.000     0.000      0.000 r
  out[152] (net)                 1        0.050               0.000      0.000 r
  out[152] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[151] (internal pin)
  Endpoint: out[151] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[151] (sram_w16)               0.000     0.000      0.000 r
  out[151] (net)                 1        0.050               0.000      0.000 r
  out[151] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[150] (internal pin)
  Endpoint: out[150] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[150] (sram_w16)               0.000     0.000      0.000 r
  out[150] (net)                 1        0.050               0.000      0.000 r
  out[150] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[149] (internal pin)
  Endpoint: out[149] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[149] (sram_w16)               0.000     0.000      0.000 r
  out[149] (net)                 1        0.050               0.000      0.000 r
  out[149] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[148] (internal pin)
  Endpoint: out[148] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[148] (sram_w16)               0.000     0.000      0.000 r
  out[148] (net)                 1        0.050               0.000      0.000 r
  out[148] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[147] (internal pin)
  Endpoint: out[147] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[147] (sram_w16)               0.000     0.000      0.000 r
  out[147] (net)                 1        0.050               0.000      0.000 r
  out[147] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[146] (internal pin)
  Endpoint: out[146] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[146] (sram_w16)               0.000     0.000      0.000 r
  out[146] (net)                 1        0.050               0.000      0.000 r
  out[146] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[145] (internal pin)
  Endpoint: out[145] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[145] (sram_w16)               0.000     0.000      0.000 r
  out[145] (net)                 1        0.050               0.000      0.000 r
  out[145] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[144] (internal pin)
  Endpoint: out[144] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[144] (sram_w16)               0.000     0.000      0.000 r
  out[144] (net)                 1        0.050               0.000      0.000 r
  out[144] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[143] (internal pin)
  Endpoint: out[143] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[143] (sram_w16)               0.000     0.000      0.000 r
  out[143] (net)                 1        0.050               0.000      0.000 r
  out[143] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[142] (internal pin)
  Endpoint: out[142] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[142] (sram_w16)               0.000     0.000      0.000 r
  out[142] (net)                 1        0.050               0.000      0.000 r
  out[142] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[141] (internal pin)
  Endpoint: out[141] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[141] (sram_w16)               0.000     0.000      0.000 r
  out[141] (net)                 1        0.050               0.000      0.000 r
  out[141] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[140] (internal pin)
  Endpoint: out[140] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[140] (sram_w16)               0.000     0.000      0.000 r
  out[140] (net)                 1        0.050               0.000      0.000 r
  out[140] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[139] (internal pin)
  Endpoint: out[139] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[139] (sram_w16)               0.000     0.000      0.000 r
  out[139] (net)                 1        0.050               0.000      0.000 r
  out[139] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[138] (internal pin)
  Endpoint: out[138] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[138] (sram_w16)               0.000     0.000      0.000 r
  out[138] (net)                 1        0.050               0.000      0.000 r
  out[138] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[137] (internal pin)
  Endpoint: out[137] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[137] (sram_w16)               0.000     0.000      0.000 r
  out[137] (net)                 1        0.050               0.000      0.000 r
  out[137] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[136] (internal pin)
  Endpoint: out[136] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[136] (sram_w16)               0.000     0.000      0.000 r
  out[136] (net)                 1        0.050               0.000      0.000 r
  out[136] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[135] (internal pin)
  Endpoint: out[135] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[135] (sram_w16)               0.000     0.000      0.000 r
  out[135] (net)                 1        0.050               0.000      0.000 r
  out[135] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[134] (internal pin)
  Endpoint: out[134] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[134] (sram_w16)               0.000     0.000      0.000 r
  out[134] (net)                 1        0.050               0.000      0.000 r
  out[134] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[133] (internal pin)
  Endpoint: out[133] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[133] (sram_w16)               0.000     0.000      0.000 r
  out[133] (net)                 1        0.050               0.000      0.000 r
  out[133] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[132] (internal pin)
  Endpoint: out[132] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[132] (sram_w16)               0.000     0.000      0.000 r
  out[132] (net)                 1        0.050               0.000      0.000 r
  out[132] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[131] (internal pin)
  Endpoint: out[131] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[131] (sram_w16)               0.000     0.000      0.000 r
  out[131] (net)                 1        0.050               0.000      0.000 r
  out[131] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[130] (internal pin)
  Endpoint: out[130] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[130] (sram_w16)               0.000     0.000      0.000 r
  out[130] (net)                 1        0.050               0.000      0.000 r
  out[130] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[129] (internal pin)
  Endpoint: out[129] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[129] (sram_w16)               0.000     0.000      0.000 r
  out[129] (net)                 1        0.050               0.000      0.000 r
  out[129] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[128] (internal pin)
  Endpoint: out[128] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[128] (sram_w16)               0.000     0.000      0.000 r
  out[128] (net)                 1        0.050               0.000      0.000 r
  out[128] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[127] (internal pin)
  Endpoint: out[127] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[127] (sram_w16)               0.000     0.000      0.000 r
  out[127] (net)                 1        0.050               0.000      0.000 r
  out[127] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[126] (internal pin)
  Endpoint: out[126] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[126] (sram_w16)               0.000     0.000      0.000 r
  out[126] (net)                 1        0.050               0.000      0.000 r
  out[126] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[125] (internal pin)
  Endpoint: out[125] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[125] (sram_w16)               0.000     0.000      0.000 r
  out[125] (net)                 1        0.050               0.000      0.000 r
  out[125] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[124] (internal pin)
  Endpoint: out[124] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[124] (sram_w16)               0.000     0.000      0.000 r
  out[124] (net)                 1        0.050               0.000      0.000 r
  out[124] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[123] (internal pin)
  Endpoint: out[123] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[123] (sram_w16)               0.000     0.000      0.000 r
  out[123] (net)                 1        0.050               0.000      0.000 r
  out[123] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[122] (internal pin)
  Endpoint: out[122] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[122] (sram_w16)               0.000     0.000      0.000 r
  out[122] (net)                 1        0.050               0.000      0.000 r
  out[122] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[121] (internal pin)
  Endpoint: out[121] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[121] (sram_w16)               0.000     0.000      0.000 r
  out[121] (net)                 1        0.050               0.000      0.000 r
  out[121] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[120] (internal pin)
  Endpoint: out[120] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[120] (sram_w16)               0.000     0.000      0.000 r
  out[120] (net)                 1        0.050               0.000      0.000 r
  out[120] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[119] (internal pin)
  Endpoint: out[119] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[119] (sram_w16)               0.000     0.000      0.000 r
  out[119] (net)                 1        0.050               0.000      0.000 r
  out[119] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[118] (internal pin)
  Endpoint: out[118] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[118] (sram_w16)               0.000     0.000      0.000 r
  out[118] (net)                 1        0.050               0.000      0.000 r
  out[118] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[117] (internal pin)
  Endpoint: out[117] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[117] (sram_w16)               0.000     0.000      0.000 r
  out[117] (net)                 1        0.050               0.000      0.000 r
  out[117] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[116] (internal pin)
  Endpoint: out[116] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[116] (sram_w16)               0.000     0.000      0.000 r
  out[116] (net)                 1        0.050               0.000      0.000 r
  out[116] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[115] (internal pin)
  Endpoint: out[115] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[115] (sram_w16)               0.000     0.000      0.000 r
  out[115] (net)                 1        0.050               0.000      0.000 r
  out[115] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[114] (internal pin)
  Endpoint: out[114] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[114] (sram_w16)               0.000     0.000      0.000 r
  out[114] (net)                 1        0.050               0.000      0.000 r
  out[114] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[113] (internal pin)
  Endpoint: out[113] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[113] (sram_w16)               0.000     0.000      0.000 r
  out[113] (net)                 1        0.050               0.000      0.000 r
  out[113] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[112] (internal pin)
  Endpoint: out[112] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[112] (sram_w16)               0.000     0.000      0.000 r
  out[112] (net)                 1        0.050               0.000      0.000 r
  out[112] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[111] (internal pin)
  Endpoint: out[111] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[111] (sram_w16)               0.000     0.000      0.000 r
  out[111] (net)                 1        0.050               0.000      0.000 r
  out[111] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[110] (internal pin)
  Endpoint: out[110] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[110] (sram_w16)               0.000     0.000      0.000 r
  out[110] (net)                 1        0.050               0.000      0.000 r
  out[110] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[109] (internal pin)
  Endpoint: out[109] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[109] (sram_w16)               0.000     0.000      0.000 r
  out[109] (net)                 1        0.050               0.000      0.000 r
  out[109] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[108] (internal pin)
  Endpoint: out[108] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[108] (sram_w16)               0.000     0.000      0.000 r
  out[108] (net)                 1        0.050               0.000      0.000 r
  out[108] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[107] (internal pin)
  Endpoint: out[107] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[107] (sram_w16)               0.000     0.000      0.000 r
  out[107] (net)                 1        0.050               0.000      0.000 r
  out[107] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[106] (internal pin)
  Endpoint: out[106] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[106] (sram_w16)               0.000     0.000      0.000 r
  out[106] (net)                 1        0.050               0.000      0.000 r
  out[106] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[105] (internal pin)
  Endpoint: out[105] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[105] (sram_w16)               0.000     0.000      0.000 r
  out[105] (net)                 1        0.050               0.000      0.000 r
  out[105] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[104] (internal pin)
  Endpoint: out[104] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[104] (sram_w16)               0.000     0.000      0.000 r
  out[104] (net)                 1        0.050               0.000      0.000 r
  out[104] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[103] (internal pin)
  Endpoint: out[103] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[103] (sram_w16)               0.000     0.000      0.000 r
  out[103] (net)                 1        0.050               0.000      0.000 r
  out[103] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[102] (internal pin)
  Endpoint: out[102] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[102] (sram_w16)               0.000     0.000      0.000 r
  out[102] (net)                 1        0.050               0.000      0.000 r
  out[102] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[101] (internal pin)
  Endpoint: out[101] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[101] (sram_w16)               0.000     0.000      0.000 r
  out[101] (net)                 1        0.050               0.000      0.000 r
  out[101] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[100] (internal pin)
  Endpoint: out[100] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[100] (sram_w16)               0.000     0.000      0.000 r
  out[100] (net)                 1        0.050               0.000      0.000 r
  out[100] (out)                                    0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[99] (internal pin)
  Endpoint: out[99] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[99] (sram_w16)                0.000     0.000      0.000 r
  out[99] (net)                  1        0.050               0.000      0.000 r
  out[99] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[98] (internal pin)
  Endpoint: out[98] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[98] (sram_w16)                0.000     0.000      0.000 r
  out[98] (net)                  1        0.050               0.000      0.000 r
  out[98] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[97] (internal pin)
  Endpoint: out[97] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[97] (sram_w16)                0.000     0.000      0.000 r
  out[97] (net)                  1        0.050               0.000      0.000 r
  out[97] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[96] (internal pin)
  Endpoint: out[96] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[96] (sram_w16)                0.000     0.000      0.000 r
  out[96] (net)                  1        0.050               0.000      0.000 r
  out[96] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[95] (internal pin)
  Endpoint: out[95] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[95] (sram_w16)                0.000     0.000      0.000 r
  out[95] (net)                  1        0.050               0.000      0.000 r
  out[95] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[94] (internal pin)
  Endpoint: out[94] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[94] (sram_w16)                0.000     0.000      0.000 r
  out[94] (net)                  1        0.050               0.000      0.000 r
  out[94] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[93] (internal pin)
  Endpoint: out[93] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[93] (sram_w16)                0.000     0.000      0.000 r
  out[93] (net)                  1        0.050               0.000      0.000 r
  out[93] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[92] (internal pin)
  Endpoint: out[92] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[92] (sram_w16)                0.000     0.000      0.000 r
  out[92] (net)                  1        0.050               0.000      0.000 r
  out[92] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[91] (internal pin)
  Endpoint: out[91] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[91] (sram_w16)                0.000     0.000      0.000 r
  out[91] (net)                  1        0.050               0.000      0.000 r
  out[91] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[90] (internal pin)
  Endpoint: out[90] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[90] (sram_w16)                0.000     0.000      0.000 r
  out[90] (net)                  1        0.050               0.000      0.000 r
  out[90] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[89] (internal pin)
  Endpoint: out[89] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[89] (sram_w16)                0.000     0.000      0.000 r
  out[89] (net)                  1        0.050               0.000      0.000 r
  out[89] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[88] (internal pin)
  Endpoint: out[88] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[88] (sram_w16)                0.000     0.000      0.000 r
  out[88] (net)                  1        0.050               0.000      0.000 r
  out[88] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[87] (internal pin)
  Endpoint: out[87] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[87] (sram_w16)                0.000     0.000      0.000 r
  out[87] (net)                  1        0.050               0.000      0.000 r
  out[87] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[86] (internal pin)
  Endpoint: out[86] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[86] (sram_w16)                0.000     0.000      0.000 r
  out[86] (net)                  1        0.050               0.000      0.000 r
  out[86] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[85] (internal pin)
  Endpoint: out[85] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[85] (sram_w16)                0.000     0.000      0.000 r
  out[85] (net)                  1        0.050               0.000      0.000 r
  out[85] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: psum_mem_instance/Q[84] (internal pin)
  Endpoint: out[84] (output port)
  Path Group: (none)
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  core               ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  psum_mem_instance/Q[84] (sram_w16)                0.000     0.000      0.000 r
  out[84] (net)                  1        0.050               0.000      0.000 r
  out[84] (out)                                     0.000     0.000      0.000 r
  data arrival time                                                      0.000
  -------------------------------------------------------------------------------
  (Path is unconstrained)


1
