Partition Merge report for FinalDesign
Fri May 12 21:17:30 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Partition Warnings
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Fri May 12 21:17:30 2023           ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Standard Edition ;
; Revision Name                   ; FinalDesign                                     ;
; Top-level Entity Name           ; FinalDesign                                     ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 8365                                            ;
; Total pins                      ; 73                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 131,072                                         ;
; Total DSP Blocks                ; 64                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 1                                               ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                                            ;
+---------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                              ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents                                                                                                                ;
+---------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Top                                         ; User-created   ; Source File       ; Source File            ;                                                                                                                                   ;
; TPU8:tpu                                    ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; TPU8:tpu                                                                                                                          ;
; systemfinal:u0                              ; User-created   ; Post-Synthesis    ; Post-Synthesis         ; systemfinal:u0                                                                                                                    ;
; systemfinal_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border ;
; hard_block:auto_generated_inst              ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst                                                                                                    ;
+---------------------------------------------+----------------+-------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Partition Merge Partition Warnings                                                    ;
+---------------------------------------------+----------------+------------------------+
; Port                                        ; Partition      ; Info                   ;
+---------------------------------------------+----------------+------------------------+
; systemfinal:u0|system_pll_ref_reset_reset   ; systemfinal:u0 ; Driven by constant GND ;
; systemfinal:u0|onship_sram_s1_byteenable[3] ; systemfinal:u0 ; Driven by constant VCC ;
; systemfinal:u0|onship_sram_s1_byteenable[2] ; systemfinal:u0 ; Driven by constant VCC ;
; systemfinal:u0|onship_sram_s1_byteenable[1] ; systemfinal:u0 ; Driven by constant VCC ;
; systemfinal:u0|onship_sram_s1_byteenable[0] ; systemfinal:u0 ; Driven by constant VCC ;
; systemfinal:u0|onship_sram_s1_clken         ; systemfinal:u0 ; Driven by constant VCC ;
; systemfinal:u0|onship_sram_s1_chipselect    ; systemfinal:u0 ; Driven by constant VCC ;
; TPU8:tpu|start                              ; TPU8:tpu       ; Driven by constant VCC ;
; TPU8:tpu|output_address[6]                  ; TPU8:tpu       ; No fanout              ;
; TPU8:tpu|output_address[7]                  ; TPU8:tpu       ; No fanout              ;
; TPU8:tpu|output_address[8]                  ; TPU8:tpu       ; No fanout              ;
+---------------------------------------------+----------------+------------------------+
Note: The Incremental Compilation Advisor can be used to get more detailed recommendations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                                                  ;
+----------------------------------------------------+-------+----------+----------------+---------------------------------------------+--------------------------------+
; Statistic                                          ; Top   ; TPU8:tpu ; systemfinal:u0 ; systemfinal_ARM_A9_HPS_hps_io_border:border ; hard_block:auto_generated_inst ;
+----------------------------------------------------+-------+----------+----------------+---------------------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed)        ; 157   ; 4573     ; 706            ; 4                                           ; 0                              ;
;                                                    ;       ;          ;                ;                                             ;                                ;
; Combinational ALUT usage for logic                 ; 170   ; 5593     ; 1397           ; 1                                           ; 0                              ;
;     -- 7 input functions                           ; 1     ; 0        ; 39             ; 0                                           ; 0                              ;
;     -- 6 input functions                           ; 41    ; 1153     ; 169            ; 0                                           ; 0                              ;
;     -- 5 input functions                           ; 14    ; 205      ; 147            ; 0                                           ; 0                              ;
;     -- 4 input functions                           ; 14    ; 2181     ; 411            ; 0                                           ; 0                              ;
;     -- <=3 input functions                         ; 100   ; 2054     ; 631            ; 1                                           ; 0                              ;
; Memory ALUT usage                                  ; 0     ; 0        ; 0              ; 0                                           ; 0                              ;
;     -- 64-address deep                             ; 0     ; 0        ; 0              ; 0                                           ; 0                              ;
;     -- 32-address deep                             ; 0     ; 0        ; 0              ; 0                                           ; 0                              ;
;                                                    ;       ;          ;                ;                                             ;                                ;
; Dedicated logic registers                          ; 282   ; 7138     ; 856            ; 9                                           ; 0                              ;
;                                                    ;       ;          ;                ;                                             ;                                ;
;                                                    ;       ;          ;                ;                                             ;                                ;
; I/O pins                                           ; 59    ; 0        ; 0              ; 13                                          ; 1                              ;
; I/O registers                                      ; 46    ; 0        ; 0              ; 34                                          ; 0                              ;
; Total block memory bits                            ; 0     ; 0        ; 131072         ; 0                                           ; 0                              ;
; Total block memory implementation bits             ; 0     ; 0        ; 0              ; 0                                           ; 0                              ;
; DSP block                                          ; 0     ; 64       ; 0              ; 0                                           ; 0                              ;
; DLL                                                ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; Impedance control block                            ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; Double data rate I/O input circuitry               ; 0     ; 0        ; 0              ; 8                                           ; 0                              ;
; Double data rate I/O output circuitry              ; 0     ; 0        ; 0              ; 114                                         ; 0                              ;
; Double data rate I/O output enable circuitry       ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; Impedance logic block                              ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; DQS pin delay chain                                ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; DQS pin enable control                             ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; Delay chain                                        ; 0     ; 0        ; 0              ; 31                                          ; 0                              ;
; Pin configuration                                  ; 0     ; 0        ; 0              ; 10                                          ; 0                              ;
; DQS pin configuration                              ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; Signal Splitter                                    ; 0     ; 0        ; 0              ; 2                                           ; 0                              ;
; Leveling delay chain                               ; 0     ; 0        ; 0              ; 29                                          ; 0                              ;
; Clock Phase Select                                 ; 0     ; 0        ; 0              ; 29                                          ; 0                              ;
; Read FIFO Read Clock Select Block                  ; 0     ; 0        ; 0              ; 8                                           ; 0                              ;
; LFIFO                                              ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; HPS SDRAM PLL                                      ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; HPS DBG APB interface                              ; 0     ; 0        ; 0              ; 0                                           ; 1                              ;
; Hard Memory Controller                             ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; HPS boot from FPGA interface                       ; 0     ; 0        ; 0              ; 0                                           ; 1                              ;
; HPS clock resets interface                         ; 0     ; 0        ; 0              ; 0                                           ; 1                              ;
; FPGA-to-HPS interface                              ; 0     ; 0        ; 0              ; 0                                           ; 1                              ;
; HPS FPGA-to-SDRAM interface                        ; 0     ; 0        ; 0              ; 0                                           ; 1                              ;
; HPS-to-FPGA interface                              ; 0     ; 0        ; 0              ; 0                                           ; 1                              ;
; HPS-to-FPGA lightweight interface                  ; 0     ; 0        ; 0              ; 0                                           ; 1                              ;
; HPS interrupts interface                           ; 0     ; 0        ; 0              ; 0                                           ; 1                              ;
; HPS TPIU trace interface                           ; 0     ; 0        ; 0              ; 0                                           ; 1                              ;
; IR FIFO USERDES Block                              ; 0     ; 0        ; 0              ; 8                                           ; 0                              ;
; Hard Memory PHY                                    ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
; VFIFO                                              ; 0     ; 0        ; 0              ; 1                                           ; 0                              ;
;                                                    ;       ;          ;                ;                                             ;                                ;
; Connections                                        ;       ;          ;                ;                                             ;                                ;
;     -- Input Connections                           ; 535   ; 20180    ; 2169           ; 11                                          ; 221                            ;
;     -- Registered Input Connections                ; 466   ; 14371    ; 878            ; 0                                           ; 0                              ;
;     -- Output Connections                          ; 13494 ; 35       ; 417            ; 33                                          ; 9137                           ;
;     -- Registered Output Connections               ; 13393 ; 35       ; 93             ; 0                                           ; 0                              ;
;                                                    ;       ;          ;                ;                                             ;                                ;
; Internal Connections                               ;       ;          ;                ;                                             ;                                ;
;     -- Total Connections                           ; 15116 ; 48697    ; 10229          ; 2092                                        ; 9364                           ;
;     -- Registered Connections                      ; 14400 ; 25791    ; 4741           ; 25                                          ; 0                              ;
;                                                    ;       ;          ;                ;                                             ;                                ;
; External Connections                               ;       ;          ;                ;                                             ;                                ;
;     -- Top                                         ; 60    ; 13045    ; 617            ; 24                                          ; 283                            ;
;     -- TPU8:tpu                                    ; 13045 ; 0        ; 32             ; 0                                           ; 7138                           ;
;     -- systemfinal:u0                              ; 617   ; 32       ; 0              ; 0                                           ; 1937                           ;
;     -- systemfinal_ARM_A9_HPS_hps_io_border:border ; 24    ; 0        ; 0              ; 20                                          ; 0                              ;
;     -- hard_block:auto_generated_inst              ; 283   ; 7138     ; 1937           ; 0                                           ; 0                              ;
;                                                    ;       ;          ;                ;                                             ;                                ;
; Partition Interface                                ;       ;          ;                ;                                             ;                                ;
;     -- Input Ports                                 ; 2     ; 170      ; 55             ; 1                                           ; 223                            ;
;     -- Output Ports                                ; 31    ; 33       ; 91             ; 26                                          ; 317                            ;
;     -- Bidir Ports                                 ; 40    ; 0        ; 10             ; 10                                          ; 0                              ;
;                                                    ;       ;          ;                ;                                             ;                                ;
; Registered Ports                                   ;       ;          ;                ;                                             ;                                ;
;     -- Registered Input Ports                      ; 0     ; 132      ; 0              ; 0                                           ; 0                              ;
;     -- Registered Output Ports                     ; 0     ; 33       ; 32             ; 0                                           ; 0                              ;
;                                                    ;       ;          ;                ;                                             ;                                ;
; Port Connectivity                                  ;       ;          ;                ;                                             ;                                ;
;     -- Input Ports driven by GND                   ; 0     ; 0        ; 1              ; 0                                           ; 0                              ;
;     -- Output Ports driven by GND                  ; 0     ; 0        ; 0              ; 0                                           ; 0                              ;
;     -- Input Ports driven by VCC                   ; 0     ; 1        ; 6              ; 0                                           ; 0                              ;
;     -- Output Ports driven by VCC                  ; 0     ; 0        ; 0              ; 0                                           ; 0                              ;
;     -- Input Ports with no Source                  ; 0     ; 0        ; 0              ; 0                                           ; 0                              ;
;     -- Output Ports with no Source                 ; 0     ; 0        ; 0              ; 0                                           ; 0                              ;
;     -- Input Ports with no Fanout                  ; 0     ; 3        ; 0              ; 0                                           ; 13                             ;
;     -- Output Ports with no Fanout                 ; 0     ; 0        ; 0              ; 0                                           ; 0                              ;
+----------------------------------------------------+-------+----------+----------------+---------------------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------+----------+--------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                    ; Partition                                   ; Type          ; Location ; Status                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------+----------+--------------------------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Input Port    ; n/a      ;                                            ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|system_pll_ref_clk_clk                                                                                                                                                                                                                                                                                                                                                            ; systemfinal:u0                              ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[0]                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[10]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[11]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[12]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[1]                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[2]                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[3]                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[4]                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[5]                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[6]                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[7]                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[8]                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_a[9]                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_ba[0]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_ba[1]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_ba[2]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_cas_n                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                                              ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_cke                                                                                                                                                                                                                                                                                                                                                                    ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_ck_n                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                                    ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_ck                                                                                                                                                                                                                                                                                                                                                                     ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                                    ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                                             ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_cs_n                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dm                                                                                                                                                                                                                                                                                                                                                                     ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DM[1]~output                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DM[2]~output                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DM[3]~output                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dqs_n                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_N[1]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_N[2]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_N[3]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dqs                                                                                                                                                                                                                                                                                                                                                                    ; systemfinal:u0                              ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_P[1]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_P[2]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                       ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQS_P[3]~output                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[16]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[17]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[18]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[19]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[20]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[21]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[22]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[23]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[24]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[25]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[26]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[27]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[28]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[29]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[30]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                         ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                  ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[31]~output                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Bidir Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Bidir Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Bidir Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Buffer ; Unplaced ; Preserved from Synthesis Netlist (WYSIWYG) ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                                              ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_odt                                                                                                                                                                                                                                                                                                                                                                    ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                                   ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_ras_n                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                        ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                                          ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_reset_n                                                                                                                                                                                                                                                                                                                                                                ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                            ; Top                                         ; Input Port    ; n/a      ;                                            ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                     ; Top                                         ; Input Pad     ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                                               ; Top                                         ; Input Buffer  ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                  ; systemfinal:u0                              ; Input Port    ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Input Port    ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                           ; Top                                         ; Output Port   ; n/a      ;                                            ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                                    ; Top                                         ; Output Pad    ; Unplaced ; Synthesized                                ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                                             ; Top                                         ; Output Buffer ; Unplaced ; Synthesized                                ;
;     -- systemfinal:u0|memory_mem_we_n                                                                                                                                                                                                                                                                                                                                                                   ; systemfinal:u0                              ; Output Port   ; n/a      ;                                            ;
;     -- systemfinal:u0|systemfinal_ARM_A9_HPS:arm_a9_hps|systemfinal_ARM_A9_HPS_hps_io:hps_io|systemfinal_ARM_A9_HPS_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; systemfinal_ARM_A9_HPS_hps_io_border:border ; Output Port   ; n/a      ;                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                                         ;                                             ;               ;          ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 5458                                                                                                                           ;
;                                             ;                                                                                                                                ;
; Combinational ALUT usage for logic          ; 7161                                                                                                                           ;
;     -- 7 input functions                    ; 40                                                                                                                             ;
;     -- 6 input functions                    ; 1363                                                                                                                           ;
;     -- 5 input functions                    ; 366                                                                                                                            ;
;     -- 4 input functions                    ; 2606                                                                                                                           ;
;     -- <=3 input functions                  ; 2786                                                                                                                           ;
;                                             ;                                                                                                                                ;
; Dedicated logic registers                   ; 8285                                                                                                                           ;
;                                             ;                                                                                                                                ;
; I/O pins                                    ; 73                                                                                                                             ;
; I/O registers                               ; 80                                                                                                                             ;
; Total MLAB memory bits                      ; 0                                                                                                                              ;
; Total block memory bits                     ; 131072                                                                                                                         ;
;                                             ;                                                                                                                                ;
; Total DSP Blocks                            ; 64                                                                                                                             ;
;                                             ;                                                                                                                                ;
; Total PLLs                                  ; 1                                                                                                                              ;
;     -- PLLs                                 ; 1                                                                                                                              ;
;                                             ;                                                                                                                                ;
; Total DLLs                                  ; 1                                                                                                                              ;
; Maximum fan-out node                        ; systemfinal:u0|systemfinal_System_PLL:system_pll|systemfinal_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 8313                                                                                                                           ;
; Total fan-out                               ; 60570                                                                                                                          ;
; Average fan-out                             ; 3.79                                                                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                   ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+
; systemfinal:u0|systemfinal_Onship_SRAM:onship_sram|altsyncram:the_altsyncram|altsyncram_pr52:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072 ; None ;
+------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+------+


+---------------------------------------------+
; Partition Merge DSP Block Usage Summary     ;
+-------------------------------+-------------+
; Statistic                     ; Number Used ;
+-------------------------------+-------------+
; Independent 9x9               ; 64          ;
; Total number of DSP blocks    ; 64          ;
;                               ;             ;
; Fixed Point Signed Multiplier ; 64          ;
+-------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition
    Info: Processing started: Fri May 12 21:17:23 2023
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off FinalDesign -c FinalDesign --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "TPU8:tpu" File: C:/Users/Kille/Desktop/Design/FinalDesign.v Line: 109
Info (35007): Using synthesis netlist for partition "systemfinal:u0" File: C:/Users/Kille/Desktop/Design/FinalDesign.v Line: 311
Info (35007): Using synthesis netlist for partition "systemfinal_ARM_A9_HPS_hps_io_border:border" File: C:/Users/Kille/Desktop/Design/db/ip/systemfinal/submodules/systemfinal_arm_a9_hps_hps_io.v Line: 45
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (35048): Found 8 ports with constant drivers. For more information, refer to the Partition Merger report
Info (35047): Found 3 ports with no fan-out. For more information, refer to the Partition Merger report
Warning (35016): Found partition port(s) not driving logic, possibly wasting area
    Warning (35018): Partition port "TPU8:tpu|output_address[6]", driven by node "tpu_address[6]", does not drive logic File: C:/Users/Kille/Desktop/Design/FinalDesign.v Line: 120
    Warning (35018): Partition port "TPU8:tpu|output_address[7]", driven by node "tpu_address[7]", does not drive logic File: C:/Users/Kille/Desktop/Design/FinalDesign.v Line: 120
    Warning (35018): Partition port "TPU8:tpu|output_address[8]", driven by node "tpu_address[8]", does not drive logic File: C:/Users/Kille/Desktop/Design/FinalDesign.v Line: 120
Info (21057): Implemented 15336 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 14906 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 64 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Fri May 12 21:17:30 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


