#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Aug  9 15:31:21 2024
# Process ID: 76446
# Current directory: /home/nothon/fpga2C
# Command line: vivado
# Log file: /home/nothon/fpga2C/vivado.log
# Journal file: /home/nothon/fpga2C/vivado.jou
# Running On        :nothon-Swift-SF314-57
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04 LTS
# Processor Detail  :Intel(R) Core(TM) i7-1065G7 CPU @ 1.30GHz
# CPU Frequency     :3350.751 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :7990 MB
# Swap memory       :21474 MB
# Total Virtual     :29465 MB
# Available Virtual :21785 MB
#-----------------------------------------------------------
start_gui
open_project /home/nothon/fpga2C/bd_test/bd_test.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  /home/nothon/fpga2C/ip_repo [current_project]
update_ip_catalog
open_bd_design {/home/nothon/fpga2C/bd_test/bd_test.srcs/sources_1/bd/bd_test/bd_test.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:selectio_wiz:5.1 selectio_wiz_0
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:noip_lvds_stream:1.0 noip_lvds_stream_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
set_property location {1 208 -249} [get_bd_cells selectio_wiz_0]
set_property -dict [list \
  CONFIG.BUS_IO_STD {LVCMOS33} \
  CONFIG.CLK_FWD_IO_STD {LVCMOS33} \
  CONFIG.SELIO_CLK_IO_STD {LVCMOS33} \
  CONFIG.SELIO_INTERFACE_TYPE {NETWORKING} \
  CONFIG.SERIALIZATION_FACTOR {4} \
  CONFIG.SYSTEM_DATA_WIDTH {5} \
  CONFIG.USE_SERIALIZATION {true} \
] [get_bd_cells selectio_wiz_0]
set_property location {1 188 -449} [get_bd_cells fifo_generator_0]
set_property location {1 22 -270} [get_bd_cells selectio_wiz_0]
connect_bd_net [get_bd_pins fifo_generator_0/srst] [get_bd_pins noip_lvds_stream_0/fifo_srst]
set_property location {1 54 -267} [get_bd_cells selectio_wiz_0]
set_property location {2.5 1074 -462} [get_bd_cells fifo_generator_0]
set_property location {1 125 -453} [get_bd_cells selectio_wiz_0]
set_property -dict [list \
  CONFIG.SELIO_INTERFACE_TYPE {NETWORKING} \
  CONFIG.SERIALIZATION_FACTOR {8} \
  CONFIG.SYSTEM_DATA_WIDTH {5} \
] [get_bd_cells selectio_wiz_0]
connect_bd_net [get_bd_pins selectio_wiz_0/data_in_to_device] [get_bd_pins noip_lvds_stream_0/lvds_deserialized]
connect_bd_intf_net [get_bd_intf_pins fifo_generator_0/FIFO_WRITE] [get_bd_intf_pins noip_lvds_stream_0/fifo_write]
connect_bd_intf_net [get_bd_intf_pins noip_lvds_stream_0/fifo_read] [get_bd_intf_pins fifo_generator_0/FIFO_READ]
connect_bd_net [get_bd_pins fifo_generator_0/clk] [get_bd_pins noip_lvds_stream_0/lvds_clk_div]
save_bd_design
connect_bd_net [get_bd_pins selectio_wiz_0/clk_div_out] [get_bd_pins fifo_generator_0/clk]
startgroup
make_bd_pins_external  [get_bd_pins noip_lvds_stream_0/monitor0] [get_bd_pins noip_lvds_stream_0/monitor1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins noip_lvds_stream_0/m00_axis_aresetn] [get_bd_pins noip_lvds_stream_0/m00_axis_aclk] [get_bd_pins noip_lvds_stream_0/s00_axis_aresetn] [get_bd_pins noip_lvds_stream_0/s00_axis_aclk] [get_bd_pins noip_lvds_stream_0/trigger0]
endgroup
connect_bd_net [get_bd_pins noip_lvds_stream_0/bitslip] [get_bd_pins selectio_wiz_0/bitslip]
save_bd_design
connect_bd_net [get_bd_pins selectio_wiz_0/clk_reset] [get_bd_pins selectio_wiz_0/io_reset]
set_property name monitor1 [get_bd_ports monitor1_0]
set_property name monitor0 [get_bd_ports monitor0_0]
set_property name s00_axis_aclk [get_bd_ports s00_axis_aclk_0]
set_property name m00_axis_aclk [get_bd_ports m00_axis_aclk_0]
set_property name s00_axis_aresetn [get_bd_ports s00_axis_aresetn_0]
set_property name m00_axis_aresetn [get_bd_ports m00_axis_aresetn_0]
set_property name trigger0 [get_bd_ports trigger0_0]
startgroup
make_bd_pins_external  [get_bd_pins noip_lvds_stream_0/s00_axis_tvalid] [get_bd_pins noip_lvds_stream_0/s00_axis_tlast] [get_bd_pins noip_lvds_stream_0/s00_axis_tstrb] [get_bd_pins noip_lvds_stream_0/s00_axis_tdata] [get_bd_pins noip_lvds_stream_0/s00_axis_tready]
endgroup
set_property name s00_axis_tstrb [get_bd_ports s00_axis_tstrb_0]
set_property name s00_axis_tdata [get_bd_ports s00_axis_tdata_0]
set_property name s00_axis_tlast [get_bd_ports s00_axis_tlast_0]
set_property name s00_axis_tvalid [get_bd_ports s00_axis_tvalid_0]
set_property name s00_axis_tready [get_bd_ports s00_axis_tready_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins noip_lvds_stream_0/M00_AXIS]
endgroup
set_property name M00_AXIS [get_bd_intf_ports M00_AXIS_0]
set_property CONFIG.ASSOCIATED_BUSIF {M00_AXIS} [get_bd_ports /m00_axis_aclk]
delete_bd_objs [get_bd_nets Net1]
startgroup
make_bd_pins_external  [get_bd_pins selectio_wiz_0/clk_reset]
endgroup
connect_bd_net [get_bd_ports clk_reset_0] [get_bd_pins selectio_wiz_0/io_reset]
set_property name reset [get_bd_ports clk_reset_0]
startgroup
make_bd_pins_external  [get_bd_pins selectio_wiz_0/clk_in]
endgroup
set_property name lvds_clk_in [get_bd_ports clk_in_0]
set_property name lvds_clk [get_bd_ports lvds_clk_in]
save_bd_design
startgroup
make_bd_pins_external  [get_bd_pins selectio_wiz_0/data_in_from_pins]
endgroup
delete_bd_objs [get_bd_nets data_in_from_pins_0_1] [get_bd_ports data_in_from_pins_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {1 -7 -502} [get_bd_cells xlslice_0]
set_property name xlslice_data [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_data}]
set_property name xlslice_sync [get_bd_cells xlslice_data1]
delete_bd_objs [get_bd_cells xlslice_sync]
delete_bd_objs [get_bd_cells xlslice_data]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {1 -11 -478} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN0_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property CONFIG.IN0_WIDTH {4} [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins selectio_wiz_0/data_in_from_pins]
startgroup
make_bd_pins_external  [get_bd_pins xlconcat_0/In1]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xlconcat_0/In0]
endgroup
set_property name lvds_sync [get_bd_ports In1_0]
set_property name lvds_data [get_bd_ports In0_0]
save_bd_design
make_wrapper -files [get_files /home/nothon/fpga2C/bd_test/bd_test.srcs/sources_1/bd/bd_test/bd_test.bd] -top
add_files -norecurse /home/nothon/fpga2C/bd_test/bd_test.gen/sources_1/bd/bd_test/hdl/bd_test_wrapper.vhd
file mkdir /home/nothon/fpga2C/bd_test/bd_test.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/nothon/fpga2C/bd_test/bd_test.srcs/sim_1/new/tb_bd.vhd w ]
add_files -fileset sim_1 /home/nothon/fpga2C/bd_test/bd_test.srcs/sim_1/new/tb_bd.vhd
update_compile_order -fileset sim_1
make_wrapper -files [get_files /home/nothon/fpga2C/bd_test/bd_test.srcs/sources_1/bd/bd_test/bd_test.bd] -fileset [get_filesets sources_1] -inst_template
make_wrapper -files [get_files /home/nothon/fpga2C/bd_test/bd_test.srcs/sources_1/bd/bd_test/bd_test.bd] -fileset [get_filesets sources_1] -inst_template
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_bd [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
generate_target Simulation [get_files /home/nothon/fpga2C/bd_test/bd_test.srcs/sources_1/bd/bd_test/bd_test.bd]
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/bd_test/bd_test.srcs/sources_1/bd/bd_test/bd_test.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nothon/fpga2C/bd_test/bd_test.srcs/sources_1/bd/bd_test/bd_test.bd] -directory /home/nothon/fpga2C/bd_test/bd_test.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/bd_test/bd_test.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/bd_test/bd_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/bd_test/bd_test.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/bd_test/bd_test.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/bd_test/bd_test.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/bd_test/bd_test.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/bd_test/bd_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
delete_bd_objs [get_bd_nets In1_0_1]
delete_bd_objs [get_bd_ports lvds_sync]
create_bd_port -dir I -type data lvds_sync
connect_bd_net [get_bd_ports lvds_sync] [get_bd_pins xlconcat_0/In1]
save_bd_design
generate_target Simulation [get_files /home/nothon/fpga2C/bd_test/bd_test.srcs/sources_1/bd/bd_test/bd_test.bd]
export_ip_user_files -of_objects [get_files /home/nothon/fpga2C/bd_test/bd_test.srcs/sources_1/bd/bd_test/bd_test.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nothon/fpga2C/bd_test/bd_test.srcs/sources_1/bd/bd_test/bd_test.bd] -directory /home/nothon/fpga2C/bd_test/bd_test.ip_user_files/sim_scripts -ip_user_files_dir /home/nothon/fpga2C/bd_test/bd_test.ip_user_files -ipstatic_source_dir /home/nothon/fpga2C/bd_test/bd_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nothon/fpga2C/bd_test/bd_test.cache/compile_simlib/modelsim} {questa=/home/nothon/fpga2C/bd_test/bd_test.cache/compile_simlib/questa} {xcelium=/home/nothon/fpga2C/bd_test/bd_test.cache/compile_simlib/xcelium} {vcs=/home/nothon/fpga2C/bd_test/bd_test.cache/compile_simlib/vcs} {riviera=/home/nothon/fpga2C/bd_test/bd_test.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_bd.tcl
save_wave_config {/home/nothon/fpga2C/bd_test/tb_bd_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/nothon/fpga2C/bd_test/tb_bd_behav.wcfg
set_property xsim.view /home/nothon/fpga2C/bd_test/tb_bd_behav.wcfg [get_filesets sim_1]
save_wave_config {/home/nothon/fpga2C/bd_test/tb_bd_behav.wcfg}
save_wave_config {/home/nothon/fpga2C/bd_test/tb_bd_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {/home/nothon/fpga2C/bd_test/tb_bd_behav.wcfg}
close_sim
