{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "sregPipeline": {
      "attributes": {
        "src": "sregPipeline.v:5"
      },
      "ports": {
        "inst": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "enable": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
        "$procdff$34": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:16"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 21 ],
            "D": [ 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "Q": [ 32, 33, 34, 35, 36, 37, 38, 39, 40 ]
          }
        },
        "$procdff$35": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:16"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 21 ],
            "D": [ 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
            "Q": [ 50, 51, 52, 53, 54, 55, 56, 57, 58 ]
          }
        },
        "$procdff$36": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:16"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 21 ],
            "D": [ 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "Q": [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ]
          }
        },
        "$procdff$37": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:16"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 21 ],
            "D": [ 77, 78, 79, 80, 81, 82, 83, 84, 85 ],
            "Q": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
          }
        },
        "$procdff$38": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:16"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 21 ],
            "D": [ 86, 87, 88, 89, 90, 91, 92, 93, 94 ],
            "Q": [ 95, 96, 97, 98, 99, 100, 101, 102, 103 ]
          }
        },
        "$procdff$39": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": 1,
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:16"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 21 ],
            "D": [ 104, 105, 106, 107, 108, 109, 110, 111, 112 ],
            "Q": [ 113, 114, 115, 116, 117, 118, 119, 120, 121 ]
          }
        },
        "$procmux$12": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "full_case": 1,
            "src": "sregPipeline.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 22 ],
            "Y": [ 86, 87, 88, 89, 90, 91, 92, 93, 94 ]
          }
        },
        "$procmux$14": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
            "B": [ 113, 114, 115, 116, 117, 118, 119, 120, 121 ],
            "S": [ 20 ],
            "Y": [ 131, 132, 133, 134, 135, 136, 137, 138, 139 ]
          }
        },
        "$procmux$17": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "full_case": 1,
            "src": "sregPipeline.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 22 ],
            "Y": [ 77, 78, 79, 80, 81, 82, 83, 84, 85 ]
          }
        },
        "$procmux$19": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
            "B": [ 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
            "S": [ 20 ],
            "Y": [ 140, 141, 142, 143, 144, 145, 146, 147, 148 ]
          }
        },
        "$procmux$22": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "full_case": 1,
            "src": "sregPipeline.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 140, 141, 142, 143, 144, 145, 146, 147, 148 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 22 ],
            "Y": [ 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
          }
        },
        "$procmux$24": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
            "B": [ 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "S": [ 20 ],
            "Y": [ 149, 150, 151, 152, 153, 154, 155, 156, 157 ]
          }
        },
        "$procmux$27": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "full_case": 1,
            "src": "sregPipeline.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 149, 150, 151, 152, 153, 154, 155, 156, 157 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 22 ],
            "Y": [ 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
          }
        },
        "$procmux$29": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
            "B": [ 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
            "S": [ 20 ],
            "Y": [ 158, 159, 160, 161, 162, 163, 164, 165, 166 ]
          }
        },
        "$procmux$32": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "full_case": 1,
            "src": "sregPipeline.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 158, 159, 160, 161, 162, 163, 164, 165, 166 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 22 ],
            "Y": [ 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
          }
        },
        "$procmux$4": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 113, 114, 115, 116, 117, 118, 119, 120, 121 ],
            "B": [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
            "S": [ 20 ],
            "Y": [ 167, 168, 169, 170, 171, 172, 173, 174, 175 ]
          }
        },
        "$procmux$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "full_case": 1,
            "src": "sregPipeline.v:18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 167, 168, 169, 170, 171, 172, 173, 174, 175 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 22 ],
            "Y": [ 104, 105, 106, 107, 108, 109, 110, 111, 112 ]
          }
        },
        "$procmux$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 9
          },
          "attributes": {
            "src": "sregPipeline.v:28"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
            "B": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
            "S": [ 20 ],
            "Y": [ 122, 123, 124, 125, 126, 127, 128, 129, 130 ]
          }
        }
      },
      "netnames": {
        "$0\\out[8:0]": {
          "hide_name": 1,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85 ],
          "attributes": {
            "src": "sregPipeline.v:16"
          }
        },
        "$0\\stDecode[8:0]": {
          "hide_name": 1,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "sregPipeline.v:16"
          }
        },
        "$0\\stExecute[8:0]": {
          "hide_name": 1,
          "bits": [ 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "sregPipeline.v:16"
          }
        },
        "$0\\stFetch[8:0]": {
          "hide_name": 1,
          "bits": [ 86, 87, 88, 89, 90, 91, 92, 93, 94 ],
          "attributes": {
            "src": "sregPipeline.v:16"
          }
        },
        "$0\\stOperands[8:0]": {
          "hide_name": 1,
          "bits": [ 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "sregPipeline.v:16"
          }
        },
        "$0\\stWriteback[8:0]": {
          "hide_name": 1,
          "bits": [ 104, 105, 106, 107, 108, 109, 110, 111, 112 ],
          "attributes": {
            "src": "sregPipeline.v:16"
          }
        },
        "$procmux$14_Y": {
          "hide_name": 1,
          "bits": [ 131, 132, 133, 134, 135, 136, 137, 138, 139 ],
          "attributes": {
          }
        },
        "$procmux$19_Y": {
          "hide_name": 1,
          "bits": [ 140, 141, 142, 143, 144, 145, 146, 147, 148 ],
          "attributes": {
          }
        },
        "$procmux$24_Y": {
          "hide_name": 1,
          "bits": [ 149, 150, 151, 152, 153, 154, 155, 156, 157 ],
          "attributes": {
          }
        },
        "$procmux$29_Y": {
          "hide_name": 1,
          "bits": [ 158, 159, 160, 161, 162, 163, 164, 165, 166 ],
          "attributes": {
          }
        },
        "$procmux$4_Y": {
          "hide_name": 1,
          "bits": [ 167, 168, 169, 170, 171, 172, 173, 174, 175 ],
          "attributes": {
          }
        },
        "$procmux$9_Y": {
          "hide_name": 1,
          "bits": [ 122, 123, 124, 125, 126, 127, 128, 129, 130 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "sregPipeline.v:7"
          }
        },
        "enable": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "sregPipeline.v:7"
          }
        },
        "inst": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "sregPipeline.v:6"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "sregPipeline.v:8"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "sregPipeline.v:7"
          }
        },
        "stDecode": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35, 36, 37, 38, 39, 40 ],
          "attributes": {
            "src": "sregPipeline.v:11"
          }
        },
        "stExecute": {
          "hide_name": 0,
          "bits": [ 68, 69, 70, 71, 72, 73, 74, 75, 76 ],
          "attributes": {
            "src": "sregPipeline.v:13"
          }
        },
        "stFetch": {
          "hide_name": 0,
          "bits": [ 95, 96, 97, 98, 99, 100, 101, 102, 103 ],
          "attributes": {
            "src": "sregPipeline.v:10"
          }
        },
        "stOperands": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58 ],
          "attributes": {
            "src": "sregPipeline.v:12"
          }
        },
        "stWriteback": {
          "hide_name": 0,
          "bits": [ 113, 114, 115, 116, 117, 118, 119, 120, 121 ],
          "attributes": {
            "src": "sregPipeline.v:14"
          }
        }
      }
    }
  }
}
