# do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:29:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:29:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:29:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:29:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:29:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:29:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:29:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:29:26 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(177): (vcom-1136) Unknown identifier "line".
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(178): (vcom-1136) Unknown identifier "text".
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(178): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(178): FILE declaration must have a subtype indication that is a file type.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(186): (vcom-1136) Unknown identifier "write".
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(187): Cannot read output "outfile".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(187): (vcom-1136) Unknown identifier "writeline".
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(192): VHDL Compiler exiting
# End time: 10:29:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
# ** Error: /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./C5G_run_msim_rtl_vhdl.do line 399
# /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}"
# 
# stdin: <EOF>
do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:30:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:30:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:30:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:30:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:30:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:30:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:20 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:30:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:30:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:30:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:30:31 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(177): (vcom-1136) Unknown identifier "line".
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(178): (vcom-1136) Unknown identifier "text".
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(178): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(178): FILE declaration must have a subtype indication that is a file type.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(186): (vcom-1136) Unknown identifier "write".
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(187): Cannot read output "outfile".
# 	VHDL 2008 allows reading outputs.
# 	This facility is enabled by compiling with -2008.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(187): (vcom-1136) Unknown identifier "writeline".
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(192): VHDL Compiler exiting
# End time: 10:30:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 7, Warnings: 1
# ** Error: /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./C5G_run_msim_rtl_vhdl.do line 399
# /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}"
do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:31:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:31:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:31:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:31:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:31:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:31:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:31:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:31:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:31:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:48 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:31:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:49 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:31:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:31:49 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(180): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(188): No feasible entries for subprogram "write".
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(194): VHDL Compiler exiting
# End time: 10:31:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./C5G_run_msim_rtl_vhdl.do line 399
# /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}"
do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:33:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:33:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:33:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:33:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:33:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:33:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:33:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:33:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:54 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:33:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:33:58 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(180): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(188): (vcom-1136) Unknown identifier "unsigned".
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(194): VHDL Compiler exiting
# End time: 10:33:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./C5G_run_msim_rtl_vhdl.do line 399
# /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}"
do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:34:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:34:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:34:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:34:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:34:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:34:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:36 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:34:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:34:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:39 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:39 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:34:40 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:40 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:34:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:34:43 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(181): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(189): ** Error: (vcom-1583) Illegal type converson from 'ieee.NUMERIC_STD.UNSIGNED' to 'std.STANDARD.INTEGER' (array to numeric).
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(195): VHDL Compiler exiting
# End time: 10:34:44 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
# ** Error: /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./C5G_run_msim_rtl_vhdl.do line 399
# /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}"
do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:35:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:35:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:35:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:35:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:35:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:35:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:35:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:22 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:23 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:23 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:35:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(181): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity refgen
# -- Compiling architecture structural of refgen
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/recv.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/recv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity recv
# -- Compiling architecture structural of recv
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:35:26 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 10:35:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L refgen_tx -L refgen_reset -L refgen_reconfig -L recv_rx -L recv_reset -L recv_reconfig -voptargs="+acc"  testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L refgen_tx -L refgen_reset -L refgen_reconfig -L recv_rx -L recv_reset -L recv_reconfig -voptargs=""+acc"" testbench 
# Start time: 10:35:26 on Dec 23,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.testbench(dut)
# Loading work.c5g(structural)
# Loading work.xcvr(structural)
# Loading work.refgen(structural)
# Loading work.refgen_tx(rtl)
# Loading sv_std.std
# Loading work.refgen_reconfig(rtl)
# Loading refgen_reconfig.alt_xcvr_reconfig_direct
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.alt_cal_av(rtl)
# Loading work.refgen_reset(rtl)
# Loading work.recv(structural)
# Loading work.recv_rx(rtl)
# Loading work.recv_reconfig(rtl)
# Loading work.recv_reset(rtl)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_reconfig_1/recv_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_reconfig_1/recv_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_reconfig_1/refgen_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_reconfig_1/refgen_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.refgen_1.refgen_tx_1.refgen_tx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.refgen_1.refgen_tx_1.refgen_tx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 312.500000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:38:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:38:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:38:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:38:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:38:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:38:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:11 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:15 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:16 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:16 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:17 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:17 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:38:18 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:18 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:19 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:19 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:20 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:20 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:38:21 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:21 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:38:22 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(181): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(187): near "loop": syntax error
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(191): near "loop": (vcom-1576) expecting IF.
# End time: 10:38:22 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./C5G_run_msim_rtl_vhdl.do line 399
# /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}"
do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:40:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:40:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:40:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:40:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:40:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:41 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:41 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:42 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:42 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:43 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:43 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:44 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:40:44 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:45 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:45 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:46 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:46 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:47 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:47 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:48 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:48 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:49 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:49 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:50 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:50 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:51 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:51 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:40:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:40:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(181): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity refgen
# -- Compiling architecture structural of refgen
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/recv.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/recv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity recv
# -- Compiling architecture structural of recv
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:40:55 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 10:40:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L refgen_tx -L refgen_reset -L refgen_reconfig -L recv_rx -L recv_reset -L recv_reconfig -voptargs="+acc"  testbench
# End time: 10:40:56 on Dec 23,2015, Elapsed time: 0:05:30
# Errors: 5, Warnings: 403
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L refgen_tx -L refgen_reset -L refgen_reconfig -L recv_rx -L recv_reset -L recv_reconfig -voptargs=""+acc"" testbench 
# Start time: 10:40:56 on Dec 23,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.testbench(dut)
# Loading work.c5g(structural)
# Loading work.xcvr(structural)
# Loading work.refgen(structural)
# Loading work.refgen_tx(rtl)
# Loading sv_std.std
# Loading work.refgen_reconfig(rtl)
# Loading refgen_reconfig.alt_xcvr_reconfig_direct
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.alt_cal_av(rtl)
# Loading work.refgen_reset(rtl)
# Loading work.recv(structural)
# Loading work.recv_rx(rtl)
# Loading work.recv_reconfig(rtl)
# Loading work.recv_reset(rtl)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_reconfig_1/recv_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_reconfig_1/recv_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_reconfig_1/refgen_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_reconfig_1/refgen_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.refgen_1.refgen_tx_1.refgen_tx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.refgen_1.refgen_tx_1.refgen_tx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 312.500000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:41:24 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:24 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:41:25 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:25 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:41:26 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:26 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:27 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:41:27 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:41:28 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:28 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:41:29 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:29 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:30 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:30 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:41:31 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:31 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:32 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:41:32 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:41:33 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:33 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:41:34 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:34 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:41:35 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:35 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:36 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:41:36 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:37 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:37 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:41:38 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:41:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:38 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:41:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:38 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:41:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:38 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:41:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:41:38 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(181): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(198): near "if": (vcom-1576) expecting PROCESS.
# End time: 10:41:38 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./C5G_run_msim_rtl_vhdl.do line 399
# /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}"
do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:42:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:42:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:42:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:42:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:42:07 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:07 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:08 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:08 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:42:09 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:09 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:10 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:10 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:42:11 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:11 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:12 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:42:12 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:13 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:42:13 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:42:14 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:14 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:42:15 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:15 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:42:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:15 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(181): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Error: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(198): near "if": (vcom-1576) expecting PROCESS.
# End time: 10:42:15 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# ** Error: /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./C5G_run_msim_rtl_vhdl.do line 399
# /home/tomas/altera_lite/15.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}"
do C5G_run_msim_rtl_vhdl.do
# if ![file isdirectory C5G_iputf_libs] {
# 	file mkdir C5G_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
###### Libraries for IPUTF cores 
# vlib C5G_iputf_libs/refgen_tx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_tx".
# vmap refgen_tx ./C5G_iputf_libs/refgen_tx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_tx ./C5G_iputf_libs/refgen_tx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reset".
# vmap refgen_reset ./C5G_iputf_libs/refgen_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reset ./C5G_iputf_libs/refgen_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/refgen_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/refgen_reconfig".
# vmap refgen_reconfig ./C5G_iputf_libs/refgen_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet refgen_reconfig ./C5G_iputf_libs/refgen_reconfig 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_rx
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_rx".
# vmap recv_rx ./C5G_iputf_libs/recv_rx
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_rx ./C5G_iputf_libs/recv_rx 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reset
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reset".
# vmap recv_reset ./C5G_iputf_libs/recv_reset
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reset ./C5G_iputf_libs/recv_reset 
# Modifying modelsim.ini
# vlib C5G_iputf_libs/recv_reconfig
# ** Warning: (vlib-34) Library already exists at "C5G_iputf_libs/recv_reconfig".
# vmap recv_reconfig ./C5G_iputf_libs/recv_reconfig
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet recv_reconfig ./C5G_iputf_libs/recv_reconfig 
# Modifying modelsim.ini
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work refgen_tx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work refgen_tx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work refgen_tx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work refgen_tx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work refgen_tx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work refgen_tx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work refgen_tx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pma.sv -work refgen_tx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work refgen_tx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv"                                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_pcs.sv -work refgen_tx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work refgen_tx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work refgen_tx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:42:52 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:52 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work refgen_tx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work refgen_tx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                     -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:42:53 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:53 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                  -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                    -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"           -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                   -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work refgen_tx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                            -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                              -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work refgen_tx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:42:54 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:54 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                               -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work refgen_tx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                         -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                        -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                 -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                             -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work refgen_tx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                       -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"          -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work refgen_tx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                      -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                -work refgen_tx      
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work refgen_tx 
# 
# Top level modules:
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd"                                                                                   
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_tx_sim/refgen_tx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_tx
# -- Compiling architecture rtl of refgen_tx
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                      -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work refgen_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"               -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work refgen_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                            -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work refgen_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                  -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work refgen_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                     -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work refgen_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"           -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"              -work refgen_reset   
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work refgen_reset 
# 
# Top level modules:
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd"                                                                             
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reset_sim/refgen_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reset
# -- Compiling architecture rtl of refgen_reset
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work refgen_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:42:55 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:55 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work refgen_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:56 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:56 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv" -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                            -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:42:57 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:57 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work refgen_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                 -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work refgen_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                  -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work refgen_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                          -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                        -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                       -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                   -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work refgen_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work refgen_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                           -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                         -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                             -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:58 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                    -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:58 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                     -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                      -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"              -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"               -work refgen_reconfig
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work refgen_reconfig 
# 
# Top level modules:
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd"                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/refgen_reconfig_sim/refgen_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity refgen_reconfig
# -- Compiling architecture rtl of refgen_reconfig
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_functions.sv -work recv_rx 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_functions.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	sv_reconfig_bundle_to_xcvr
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# -- Compiling module sv_reconfig_bundle_to_ip
# 
# Top level modules:
# 	sv_reconfig_bundle_to_ip
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/sv_reconfig_bundle_merger.sv -work recv_rx 
# -- Compiling package sv_reconfig_bundle_merger_sv_unit
# -- Compiling module sv_reconfig_bundle_merger
# 
# Top level modules:
# 	sv_reconfig_bundle_merger
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv"                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_to_ip.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/sv_reconfig_bundle_merger.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_h.sv -work recv_rx 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm_csr.sv -work recv_rx 
# -- Compiling module av_xcvr_avmm_csr
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_avmm_csr
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma_ch.sv -work recv_rx 
# -- Compiling package av_tx_pma_ch_sv_unit
# -- Compiling module av_tx_pma_ch
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_tx_pma_ch
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_tx_pma.sv -work recv_rx 
# -- Compiling module av_tx_pma
# 
# Top level modules:
# 	av_tx_pma
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_rx_pma.sv -work recv_rx 
# -- Compiling module av_rx_pma
# 
# Top level modules:
# 	av_rx_pma
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pma.sv -work recv_rx 
# -- Compiling module av_pma
# 
# Top level modules:
# 	av_pma
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv"                                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs_ch.sv -work recv_rx 
# -- Compiling module av_pcs_ch
# 
# Top level modules:
# 	av_pcs_ch
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv"                                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_pcs.sv -work recv_rx 
# -- Compiling module av_pcs
# 
# Top level modules:
# 	av_pcs
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_avmm.sv -work recv_rx 
# -- Compiling package av_xcvr_avmm_sv_unit
# -- Compiling module av_xcvr_avmm
# 
# Top level modules:
# 	av_xcvr_avmm
# End time: 10:42:59 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv"                                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:42:59 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_native.sv -work recv_rx 
# -- Compiling package av_xcvr_native_sv_unit
# -- Compiling module av_xcvr_native
# 
# Top level modules:
# 	av_xcvr_native
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv"                                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_plls.sv -work recv_rx 
# -- Compiling package av_xcvr_plls_sv_unit
# -- Compiling module av_xcvr_plls
# -- Importing package av_xcvr_h
# 
# Top level modules:
# 	av_xcvr_plls
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_xcvr_data_adapter.sv -work recv_rx 
# -- Compiling module av_xcvr_data_adapter
# 
# Top level modules:
# 	av_xcvr_data_adapter
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_basic.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm_csr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_tx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_rx_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pma.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv"                                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs_ch.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv"                                       -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_pcs.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_avmm.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_native.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_plls.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_xcvr_data_adapter.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_basic.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_rx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_rx_pcs_rbc
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_8g_tx_pcs_rbc
# 
# Top level modules:
# 	av_hssi_8g_tx_pcs_rbc
# End time: 10:43:00 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:00 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pcs_pma_interface_rbc
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv"                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_common_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_common_pld_pcs_interface_rbc
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv"                             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_pipe_gen1_2_rbc
# 
# Top level modules:
# 	av_hssi_pipe_gen1_2_rbc
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pcs_pma_interface_rbc
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_rx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_rx_pld_pcs_interface_rbc
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pcs_pma_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pcs_pma_interface_rbc
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv"                    -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# -- Compiling module av_hssi_tx_pld_pcs_interface_rbc
# 
# Top level modules:
# 	av_hssi_tx_pld_pcs_interface_rbc
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_rx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_8g_tx_pcs_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv"         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_common_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv"                      -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_pipe_gen1_2_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_rx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pcs_pma_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv"             -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/av_hssi_tx_pld_pcs_interface_rbc.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_lego.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_lego
# 
# Top level modules:
# 	alt_reset_ctrl_lego
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# -- Compiling module alt_reset_ctrl_tgx_cdrauto
# 
# Top level modules:
# 	alt_reset_ctrl_tgx_cdrauto
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv"                                     -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_resync.sv -work recv_rx 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_lego.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_reset_ctrl_tgx_cdrauto.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv"                              -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_resync.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_common.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_common
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	alt_xcvr_csr_common
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv"                                -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# -- Compiling package alt_xcvr_csr_pcs8g_h
# -- Importing package alt_xcvr_csr_common_h
# 
# Top level modules:
# 	--none--
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv"                                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# -- Compiling module alt_xcvr_csr_pcs8g
# -- Importing package alt_xcvr_csr_common_h
# -- Importing package alt_xcvr_csr_pcs8g_h
# 
# Top level modules:
# 	alt_xcvr_csr_pcs8g
# End time: 10:43:01 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:01 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_csr_selector.sv -work recv_rx 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv"                                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/alt_xcvr_mgmt2dec.sv -work recv_rx 
# -- Compiling module alt_xcvr_mgmt2dec
# 
# Top level modules:
# 	alt_xcvr_mgmt2dec
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v"                                 -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_wait_generate.v -work recv_rx 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_common.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv"                           -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_pcs8g.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_csr_selector.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv"                            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/alt_xcvr_mgmt2dec.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v"                          -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_wait_generate.v -work recv_rx 
# 
# Top level modules:
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv"                   -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_functions_h_sv_unit
# -- Compiling package altera_xcvr_native_av_functions_h
# 
# Top level modules:
# 	--none--
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv"                               -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_native_av.sv -work recv_rx 
# -- Compiling package altera_xcvr_native_av_sv_unit
# -- Importing package altera_xcvr_native_av_functions_h
# -- Compiling module altera_xcvr_native_av
# 
# Top level modules:
# 	altera_xcvr_native_av
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv"                         -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/altera_xcvr_data_adapter_av.sv -work recv_rx 
# -- Compiling module altera_xcvr_data_adapter_av
# 
# Top level modules:
# 	altera_xcvr_data_adapter_av
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv"            -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av_functions_h.sv -work recv_rx 
# 
# Top level modules:
# 	--none--
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv"                        -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_native_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv"                  -work recv_rx        
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/altera_xcvr_native_cv/mentor/altera_xcvr_data_adapter_av.sv -work recv_rx 
# 
# Top level modules:
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd"                                                                                       
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_rx_sim/recv_rx.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_rx
# -- Compiling architecture rtl of recv_rx
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv"                        -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_functions.sv -work recv_reset 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv"                 -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_functions.sv -work recv_reset 
# 
# Top level modules:
# 	--none--
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv"                              -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_resync.sv -work recv_reset 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_resync.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv"                    -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/altera_xcvr_reset_control.sv -work recv_reset 
# -- Compiling module altera_xcvr_reset_control
# 
# Top level modules:
# 	altera_xcvr_reset_control
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv"                       -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/alt_xcvr_reset_counter.sv -work recv_reset 
# -- Compiling module alt_xcvr_reset_counter
# 
# Top level modules:
# 	alt_xcvr_reset_counter
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv"             -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/altera_xcvr_reset_control.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv"                -work recv_reset     
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/altera_xcvr_reset_control/mentor/alt_xcvr_reset_counter.sv -work recv_reset 
# 
# Top level modules:
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd"                                                                                 
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reset_sim/recv_reset.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reset
# -- Compiling architecture rtl of recv_reset
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_xcvr_functions.sv -work recv_reconfig 
# -- Compiling package altera_xcvr_functions
# 
# Top level modules:
# 	--none--
# End time: 10:43:02 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:02 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_xcvr_functions.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv"                                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_h.sv -work recv_reconfig 
# -- Compiling package av_xcvr_h
# 
# Top level modules:
# 	--none--
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_resync.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_resync
# 
# Top level modules:
# 	alt_xcvr_resync
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_resync.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_h
# 
# Top level modules:
# 	--none--
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_h.sv -work recv_reconfig 
# 
# Top level modules:
# 	--none--
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig
# 
# Top level modules:
# 	alt_xcvr_reconfig
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_cal_seq
# 
# Top level modules:
# 	alt_xcvr_reconfig_cal_seq
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_cal_seq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_cif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_cif
# 
# Top level modules:
# 	alt_xreconf_cif
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_cif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_uif.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_uif
# 
# Top level modules:
# 	alt_xreconf_uif
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_uif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_basic_acq.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_basic_acq
# 
# Top level modules:
# 	alt_xreconf_basic_acq
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_basic_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_analog_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_analog_av
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_analog_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_datactrl_av
# 
# Top level modules:
# 	alt_xreconf_analog_datactrl_av
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_datactrl_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_rmw_av
# 
# Top level modules:
# 	alt_xreconf_analog_rmw_av
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_rmw_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# -- Compiling module alt_xreconf_analog_ctrlsm
# 
# Top level modules:
# 	alt_xreconf_analog_ctrlsm
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xreconf_analog_ctrlsm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv"             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv"      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:03 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv"          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:03 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_offset_cancellation_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_offset_cancellation_av
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv"   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_offset_cancellation_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_eyemon
# 
# Top level modules:
# 	alt_xcvr_reconfig_eyemon
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_eyemon.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dfe
# 
# Top level modules:
# 	alt_xcvr_reconfig_dfe
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dfe.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_adce
# 
# Top level modules:
# 	alt_xcvr_reconfig_adce
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_adce.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_av
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_cal_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_cal_av
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_dcd_control_av
# 
# Top level modules:
# 	alt_xcvr_reconfig_dcd_control_av
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv"                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv"               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_cal_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv"           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_dcd_control_av.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_mif
# 
# Top level modules:
# 	alt_xcvr_reconfig_mif
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif
# 
# Top level modules:
# 	av_xcvr_reconfig_mif
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_ctrl
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_mif_avmm
# 
# Top level modules:
# 	av_xcvr_reconfig_mif_avmm
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_mif_avmm.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_pll
# 
# Top level modules:
# 	alt_xcvr_reconfig_pll
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv"                              -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll
# 
# Top level modules:
# 	av_xcvr_reconfig_pll
# End time: 10:43:04 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:04 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# -- Compiling module av_xcvr_reconfig_pll_ctrl
# 
# Top level modules:
# 	av_xcvr_reconfig_pll_ctrl
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv"                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_pll_ctrl.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_soc.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_soc_sv_unit
# -- Compiling module alt_xcvr_reconfig_soc
# 
# Top level modules:
# 	alt_xcvr_reconfig_soc
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_cpu_ram.sv -work recv_reconfig 
# -- Compiling package alt_xcvr_reconfig_cpu_ram_sv_unit
# -- Compiling module alt_xcvr_reconfig_cpu_ram
# 
# Top level modules:
# 	alt_xcvr_reconfig_cpu_ram
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_direct.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_direct
# 
# Top level modules:
# 	alt_xcvr_reconfig_direct
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv"                                   -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_arbiter_acq.sv -work recv_reconfig 
# -- Compiling module alt_arbiter_acq
# 
# Top level modules:
# 	alt_arbiter_acq
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_reconfig_basic
# 
# Top level modules:
# 	alt_xcvr_reconfig_basic
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_arbiter_acq.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv"                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_addr
# 
# Top level modules:
# 	av_xrbasic_l2p_addr
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv"                                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_ch
# 
# Top level modules:
# 	av_xrbasic_l2p_ch
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_l2p_rom
# 
# Top level modules:
# 	av_xrbasic_l2p_rom
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv"                                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif_csr.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif_csr
# 
# Top level modules:
# 	av_xrbasic_lif_csr
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv"                                    -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xrbasic_lif.sv -work recv_reconfig 
# -- Compiling module av_xrbasic_lif
# 
# Top level modules:
# 	av_xrbasic_lif
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv"                            -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# -- Compiling package av_xcvr_reconfig_basic_sv_unit
# -- Compiling module av_xcvr_reconfig_basic
# 
# Top level modules:
# 	av_xcvr_reconfig_basic
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_addr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv"                          -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_ch.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_l2p_rom.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv"                         -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif_csr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xrbasic_lif.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv"                     -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_xcvr_reconfig_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv"                                  -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_arbiter.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_arbiter
# 
# Top level modules:
# 	alt_xcvr_arbiter
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv"                                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_m2s.sv -work recv_reconfig 
# -- Compiling module alt_xcvr_m2s
# 
# Top level modules:
# 	alt_xcvr_m2s
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/altera_wait_generate.v -work recv_reconfig 
# -- Compiling module altera_wait_generate
# 
# Top level modules:
# 	altera_wait_generate
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv"                             -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/alt_xcvr_csr_selector.sv -work recv_reconfig 
# -- Compiling module csr_mux
# -- Compiling module csr_indexed_write_mux
# -- Compiling module csr_indexed_read_only_reg
# 
# Top level modules:
# 	csr_indexed_write_mux
# 	csr_indexed_read_only_reg
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv"                           -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_arbiter.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv"                               -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_m2s.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:05 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:05 on Dec 23,2015
# vlog -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/altera_wait_generate.v -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv"                      -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/alt_xcvr_csr_selector.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module sv_reconfig_bundle_to_basic
# 
# Top level modules:
# 	sv_reconfig_bundle_to_basic
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/sv_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv"                       -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_basic
# 
# Top level modules:
# 	av_reconfig_bundle_to_basic
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv"                        -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# -- Compiling module av_reconfig_bundle_to_xcvr
# 
# Top level modules:
# 	av_reconfig_bundle_to_xcvr
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv"                -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_basic.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv"                 -work recv_reconfig  
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vlog -reportprogress 300 -sv /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/alt_xcvr_reconfig/mentor/av_reconfig_bundle_to_xcvr.sv -work recv_reconfig 
# 
# Top level modules:
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom     "/home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd"                                                                           
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vcom -reportprogress 300 /home/tomas/ws_cad/sdr.hdl/rx/recv_reconfig_sim/recv_reconfig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity recv_reconfig
# -- Compiling architecture rtl of recv_reconfig
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/xcvr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xcvr
# -- Compiling architecture structural of xcvr
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity C5G
# -- Compiling architecture structural of C5G
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/C5G.vhd(181): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/refgen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity refgen
# -- Compiling architecture structural of refgen
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/recv.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/recv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity recv
# -- Compiling architecture structural of recv
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/tomas/ws_cad/sdr.hdl/rx/tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 10:43:06 on Dec 23,2015
# vcom -reportprogress 300 -93 -work work /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity testbench
# -- Compiling architecture dut of testbench
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(134): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(136): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# ** Warning: /home/tomas/ws_cad/sdr.hdl/rx/tb.vhd(138): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L refgen_tx -L refgen_reset -L refgen_reconfig -L recv_rx -L recv_reset -L recv_reconfig -voptargs="+acc"  testbench
# End time: 10:43:06 on Dec 23,2015, Elapsed time: 0:02:10
# Errors: 8, Warnings: 207
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -L refgen_tx -L refgen_reset -L refgen_reconfig -L recv_rx -L recv_reset -L recv_reconfig -voptargs=""+acc"" testbench 
# Start time: 10:43:06 on Dec 23,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.testbench(dut)
# Loading work.c5g(structural)
# Loading work.xcvr(structural)
# Loading work.refgen(structural)
# Loading work.refgen_tx(rtl)
# Loading sv_std.std
# Loading work.refgen_reconfig(rtl)
# Loading refgen_reconfig.alt_xcvr_reconfig_direct
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.alt_cal_av(rtl)
# Loading work.refgen_reset(rtl)
# Loading work.recv(structural)
# Loading work.recv_rx(rtl)
# Loading work.recv_reconfig(rtl)
# Loading work.recv_reset(rtl)
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_reconfig_1/recv_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_reconfig_1/recv_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_reconfig_1/refgen_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_reconfig_1/refgen_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.refgen_1.refgen_tx_1.refgen_tx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.refgen_1.refgen_tx_1.refgen_tx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 312.500000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_reconfig_1/recv_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_reconfig_1/recv_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_reconfig_1/refgen_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_reconfig_1/refgen_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.refgen_1.refgen_tx_1.refgen_tx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.refgen_1.refgen_tx_1.refgen_tx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 312.500000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
restart
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/pll[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/tx_pma_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_tx_1/refgen_tx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/<protected>/rx_pmas[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3015) <protected>(<protected>): [PCDPC] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/ch[0]/<protected>/<protected>/<protected>/<protected>/<protected>/<protected> File: nofile
# ** Warning: (vsim-3017) <protected>(<protected>): [TFMPC] - Too few port connections. Expected <protected>, found <protected>.
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_rx_1/recv_rx_inst/<protected>/av_xcvr_native_insts[0]/<protected>/<protected>/<protected>/<protected>/avmm_interface_insts[0]/<protected>/<protected> File: nofile
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-3722) <protected>(<protected>): [TFMPC] - Missing connection for port '<protected>'.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDG(7 downto 0) has no driver.
# This port will contribute value (UUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/LEDR(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/I2C_SCL has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized inout port /testbench/C5G_1/I2C_SDA has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/UART_TX has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT_P(2 downto 1) has no driver.
# This port will contribute value (UU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/C5G_1/CLKOUT0 has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/C5G_1/TX_P(3 downto 1), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /testbench/TX_P(3 downto 1).
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_reconfig_1/recv_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/recv_1/recv_reconfig_1/recv_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_reconfig_1/refgen_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Protected: /testbench/C5G_1/xcvr_1/refgen_1/refgen_reconfig_1/refgen_reconfig_inst/<protected>/<protected>/<protected>/<protected>/<protected>
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.refgen_1.refgen_tx_1.refgen_tx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.refgen_1.refgen_tx_1.refgen_tx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.pll[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 312.500000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1600.000000
# Info: output_clock_low_period = 1600.000000
# Info: =================================================
# Info:           Generic CDR Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1250.000000 MHz
# Info: phase_shift = 200 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 400.000000
# Info: output_clock_low_period = 400.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 1600 ps
# Info: phase_shift = 400 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 800.000000
# Info: output_clock_low_period = 800.000000
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>) is  1ps /  1ps
# Info: hierarchical_name = testbench.C5G_1.xcvr_1.recv_1.recv_rx_1.recv_rx_inst.<protected>.av_xcvr_native_insts[0].<protected>.<protected>.<protected>.<protected>.<protected>.rx_pmas[0].<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>.<protected>
# Info: reference_clock_frequency = 125.0 MHz
# Info: output_clock_frequency = 4000.000000 MHz
# Info: phase_shift = 62 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 125.000000
# Info: output_clock_low_period = 125.000000
