Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx32.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_decode_behav --prj /home/mikel/Desktop/Project 4/Project 4.1/Decoder_3_8/Decoder_3_8.sim/sim_1/behav/Test_decode.prj xil_defaultlib.Test_decode xil_defaultlib.glbl 
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 4/Project 4.1/Decoder_3_8/Decoder_3_8.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-165] Analyzing Verilog file "/home/mikel/Desktop/Project 4/Project 4.1/Decoder_3_8/Decoder_3_8.srcs/sim_1/new/Test_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_decode
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Test_decode
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_decode_behav
