--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab08_kjb5568_rjl5336.twx Lab08_kjb5568_rjl5336.ncd -o
Lab08_kjb5568_rjl5336.twr Lab08_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              Lab08_kjb5568_rjl5336.ncd
Physical constraint file: Lab08_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1281 paths analyzed, 225 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.298ns.
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Vcount/Q_0 (SLICE_X57Y116.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/Q_7 (FF)
  Destination:          Inst_VGA_Control/Vcount/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.344 - 1.461)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/Q_7 to Inst_VGA_Control/Vcount/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.DQ     Tcko                  0.456   Inst_VGA_Control/Hcount/Q<7>
                                                       Inst_VGA_Control/Hcount/Q_7
    SLICE_X51Y118.A1     net (fanout=4)        1.103   Inst_VGA_Control/Hcount/Q<7>
    SLICE_X51Y118.A      Tilo                  0.124   N2
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o1_SW0
    SLICE_X54Y116.A1     net (fanout=2)        1.109   N2
    SLICE_X54Y116.A      Tilo                  0.124   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.SR     net (fanout=13)       0.801   Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.CLK    Tsrck                 0.429   Inst_VGA_Control/Vcount/Q<3>
                                                       Inst_VGA_Control/Vcount/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (1.133ns logic, 3.013ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/Q_5 (FF)
  Destination:          Inst_VGA_Control/Vcount/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.344 - 1.461)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/Q_5 to Inst_VGA_Control/Vcount/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.BQ     Tcko                  0.456   Inst_VGA_Control/Hcount/Q<7>
                                                       Inst_VGA_Control/Hcount/Q_5
    SLICE_X51Y118.A2     net (fanout=4)        0.828   Inst_VGA_Control/Hcount/Q<5>
    SLICE_X51Y118.A      Tilo                  0.124   N2
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o1_SW0
    SLICE_X54Y116.A1     net (fanout=2)        1.109   N2
    SLICE_X54Y116.A      Tilo                  0.124   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.SR     net (fanout=13)       0.801   Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.CLK    Tsrck                 0.429   Inst_VGA_Control/Vcount/Q<3>
                                                       Inst_VGA_Control/Vcount/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.133ns logic, 2.738ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/Q_4 (FF)
  Destination:          Inst_VGA_Control/Vcount/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.344 - 1.461)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/Q_4 to Inst_VGA_Control/Vcount/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.AQ     Tcko                  0.456   Inst_VGA_Control/Hcount/Q<7>
                                                       Inst_VGA_Control/Hcount/Q_4
    SLICE_X51Y118.A4     net (fanout=5)        0.760   Inst_VGA_Control/Hcount/Q<4>
    SLICE_X51Y118.A      Tilo                  0.124   N2
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o1_SW0
    SLICE_X54Y116.A1     net (fanout=2)        1.109   N2
    SLICE_X54Y116.A      Tilo                  0.124   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.SR     net (fanout=13)       0.801   Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.CLK    Tsrck                 0.429   Inst_VGA_Control/Vcount/Q<3>
                                                       Inst_VGA_Control/Vcount/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (1.133ns logic, 2.670ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Vcount/Q_1 (SLICE_X57Y116.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/Q_7 (FF)
  Destination:          Inst_VGA_Control/Vcount/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.344 - 1.461)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/Q_7 to Inst_VGA_Control/Vcount/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.DQ     Tcko                  0.456   Inst_VGA_Control/Hcount/Q<7>
                                                       Inst_VGA_Control/Hcount/Q_7
    SLICE_X51Y118.A1     net (fanout=4)        1.103   Inst_VGA_Control/Hcount/Q<7>
    SLICE_X51Y118.A      Tilo                  0.124   N2
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o1_SW0
    SLICE_X54Y116.A1     net (fanout=2)        1.109   N2
    SLICE_X54Y116.A      Tilo                  0.124   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.SR     net (fanout=13)       0.801   Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.CLK    Tsrck                 0.429   Inst_VGA_Control/Vcount/Q<3>
                                                       Inst_VGA_Control/Vcount/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (1.133ns logic, 3.013ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/Q_5 (FF)
  Destination:          Inst_VGA_Control/Vcount/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.344 - 1.461)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/Q_5 to Inst_VGA_Control/Vcount/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.BQ     Tcko                  0.456   Inst_VGA_Control/Hcount/Q<7>
                                                       Inst_VGA_Control/Hcount/Q_5
    SLICE_X51Y118.A2     net (fanout=4)        0.828   Inst_VGA_Control/Hcount/Q<5>
    SLICE_X51Y118.A      Tilo                  0.124   N2
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o1_SW0
    SLICE_X54Y116.A1     net (fanout=2)        1.109   N2
    SLICE_X54Y116.A      Tilo                  0.124   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.SR     net (fanout=13)       0.801   Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.CLK    Tsrck                 0.429   Inst_VGA_Control/Vcount/Q<3>
                                                       Inst_VGA_Control/Vcount/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.133ns logic, 2.738ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/Q_4 (FF)
  Destination:          Inst_VGA_Control/Vcount/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.344 - 1.461)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/Q_4 to Inst_VGA_Control/Vcount/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.AQ     Tcko                  0.456   Inst_VGA_Control/Hcount/Q<7>
                                                       Inst_VGA_Control/Hcount/Q_4
    SLICE_X51Y118.A4     net (fanout=5)        0.760   Inst_VGA_Control/Hcount/Q<4>
    SLICE_X51Y118.A      Tilo                  0.124   N2
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o1_SW0
    SLICE_X54Y116.A1     net (fanout=2)        1.109   N2
    SLICE_X54Y116.A      Tilo                  0.124   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.SR     net (fanout=13)       0.801   Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.CLK    Tsrck                 0.429   Inst_VGA_Control/Vcount/Q<3>
                                                       Inst_VGA_Control/Vcount/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (1.133ns logic, 2.670ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Vcount/Q_2 (SLICE_X57Y116.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/Q_7 (FF)
  Destination:          Inst_VGA_Control/Vcount/Q_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.344 - 1.461)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/Q_7 to Inst_VGA_Control/Vcount/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.DQ     Tcko                  0.456   Inst_VGA_Control/Hcount/Q<7>
                                                       Inst_VGA_Control/Hcount/Q_7
    SLICE_X51Y118.A1     net (fanout=4)        1.103   Inst_VGA_Control/Hcount/Q<7>
    SLICE_X51Y118.A      Tilo                  0.124   N2
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o1_SW0
    SLICE_X54Y116.A1     net (fanout=2)        1.109   N2
    SLICE_X54Y116.A      Tilo                  0.124   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.SR     net (fanout=13)       0.801   Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.CLK    Tsrck                 0.429   Inst_VGA_Control/Vcount/Q<3>
                                                       Inst_VGA_Control/Vcount/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (1.133ns logic, 3.013ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/Q_5 (FF)
  Destination:          Inst_VGA_Control/Vcount/Q_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.871ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.344 - 1.461)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/Q_5 to Inst_VGA_Control/Vcount/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.BQ     Tcko                  0.456   Inst_VGA_Control/Hcount/Q<7>
                                                       Inst_VGA_Control/Hcount/Q_5
    SLICE_X51Y118.A2     net (fanout=4)        0.828   Inst_VGA_Control/Hcount/Q<5>
    SLICE_X51Y118.A      Tilo                  0.124   N2
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o1_SW0
    SLICE_X54Y116.A1     net (fanout=2)        1.109   N2
    SLICE_X54Y116.A      Tilo                  0.124   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.SR     net (fanout=13)       0.801   Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.CLK    Tsrck                 0.429   Inst_VGA_Control/Vcount/Q<3>
                                                       Inst_VGA_Control/Vcount/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (1.133ns logic, 2.738ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_Control/Hcount/Q_4 (FF)
  Destination:          Inst_VGA_Control/Vcount/Q_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.803ns (Levels of Logic = 2)
  Clock Path Skew:      -0.117ns (1.344 - 1.461)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_VGA_Control/Hcount/Q_4 to Inst_VGA_Control/Vcount/Q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y117.AQ     Tcko                  0.456   Inst_VGA_Control/Hcount/Q<7>
                                                       Inst_VGA_Control/Hcount/Q_4
    SLICE_X51Y118.A4     net (fanout=5)        0.760   Inst_VGA_Control/Hcount/Q<4>
    SLICE_X51Y118.A      Tilo                  0.124   N2
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o1_SW0
    SLICE_X54Y116.A1     net (fanout=2)        1.109   N2
    SLICE_X54Y116.A      Tilo                  0.124   Inst_VGA_Control/Vcount/count<3>
                                                       Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.SR     net (fanout=13)       0.801   Inst_VGA_Control/pixelCLK_RollH_AND_4_o
    SLICE_X57Y116.CLK    Tsrck                 0.429   Inst_VGA_Control/Vcount/Q<3>
                                                       Inst_VGA_Control/Vcount/Q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (1.133ns logic, 2.670ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Hcount/Q_8 (SLICE_X53Y117.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Pulse25/cnt/Q_0 (FF)
  Destination:          Inst_VGA_Control/Hcount/Q_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.765 - 0.504)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Pulse25/cnt/Q_0 to Inst_VGA_Control/Hcount/Q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y117.AQ     Tcko                  0.141   Inst_VGA_Control/Pulse25/cnt/Q<2>
                                                       Inst_VGA_Control/Pulse25/cnt/Q_0
    SLICE_X53Y117.A5     net (fanout=19)       0.329   Inst_VGA_Control/Pulse25/cnt/Q<0>
    SLICE_X53Y117.CLK    Tah         (-Th)     0.046   Inst_VGA_Control/Hcount/Q<9>
                                                       Inst_VGA_Control/Hcount/Q_8_rstpot
                                                       Inst_VGA_Control/Hcount/Q_8
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.095ns logic, 0.329ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Hcount/Q_9 (SLICE_X53Y117.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Pulse25/cnt/Q_0 (FF)
  Destination:          Inst_VGA_Control/Hcount/Q_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.765 - 0.504)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Pulse25/cnt/Q_0 to Inst_VGA_Control/Hcount/Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y117.AQ     Tcko                  0.141   Inst_VGA_Control/Pulse25/cnt/Q<2>
                                                       Inst_VGA_Control/Pulse25/cnt/Q_0
    SLICE_X53Y117.B5     net (fanout=19)       0.330   Inst_VGA_Control/Pulse25/cnt/Q<0>
    SLICE_X53Y117.CLK    Tah         (-Th)     0.047   Inst_VGA_Control/Hcount/Q<9>
                                                       Inst_VGA_Control/Hcount/Q_9_rstpot
                                                       Inst_VGA_Control/Hcount/Q_9
    -------------------------------------------------  ---------------------------
    Total                                      0.424ns (0.094ns logic, 0.330ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_Control/Hcount/Q_9 (SLICE_X53Y117.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_Control/Pulse25/cnt/Q_2 (FF)
  Destination:          Inst_VGA_Control/Hcount/Q_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.765 - 0.504)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VGA_Control/Pulse25/cnt/Q_2 to Inst_VGA_Control/Hcount/Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y117.CQ     Tcko                  0.141   Inst_VGA_Control/Pulse25/cnt/Q<2>
                                                       Inst_VGA_Control/Pulse25/cnt/Q_2
    SLICE_X53Y117.B6     net (fanout=19)       0.340   Inst_VGA_Control/Pulse25/cnt/Q<2>
    SLICE_X53Y117.CLK    Tah         (-Th)     0.047   Inst_VGA_Control/Hcount/Q<9>
                                                       Inst_VGA_Control/Hcount/Q_9_rstpot
                                                       Inst_VGA_Control/Hcount/Q_9
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.094ns logic, 0.340ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_VGA_Control/Pulse25/cnt/count<2>/CLK
  Logical resource: Inst_VGA_Control/Pulse25/cnt/count_0/CK
  Location pin: SLICE_X46Y117.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_VGA_Control/Pulse25/cnt/count<2>/CLK
  Logical resource: Inst_VGA_Control/Pulse25/cnt/count_0/CK
  Location pin: SLICE_X46Y117.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.298|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1281 paths, 0 nets, and 309 connections

Design statistics:
   Minimum period:   4.298ns{1}   (Maximum frequency: 232.666MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 21 17:17:46 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



