// Seed: 1148866156
`timescale 1ps / 1ps
module module_0 ();
  reg id_0;
  type_4(
      id_1
  );
  always begin
    id_1 <= 1 < 1;
    SystemTFIdentifier(1, 1 & 1, id_1 * id_0);
    id_1 <= id_1;
    if (id_0) begin
      begin
        id_0 <= id_0;
        id_1 = 1;
        id_1 = 1;
        type_0 id_2 (1);
      end
    end
  end
  always SystemTFIdentifier(1, id_0);
endmodule
