Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 16 01:43:49 2023
| Host         : LAPTOP-LC3M2DQ5 running 64-bit major release  (build 9200)
| Command      : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
| Design       : top
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 34010 |     0 |     47232 | 72.01 |
|   LUT as Logic             | 33092 |     0 |     47232 | 70.06 |
|   LUT as Memory            |   918 |     0 |     28800 |  3.19 |
|     LUT as Distributed RAM |   120 |     0 |           |       |
|     LUT as Shift Register  |   798 |     0 |           |       |
| CLB Registers              | 75112 |     0 |     94464 | 79.51 |
|   Register as Flip Flop    | 75112 |     0 |     94464 | 79.51 |
|   Register as Latch        |     0 |     0 |     94464 |  0.00 |
| CARRY8                     |   551 |     0 |      8820 |  6.25 |
| F7 Muxes                   |  7617 |     0 |     35280 | 21.59 |
| F8 Muxes                   |  3729 |     0 |     17640 | 21.14 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 83    |          Yes |           - |          Set |
| 222   |          Yes |           - |        Reset |
| 506   |          Yes |         Set |            - |
| 74301 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  8431 |     0 |      8820 | 95.59 |
|   CLBL                                     |  4975 |     0 |           |       |
|   CLBM                                     |  3456 |     0 |           |       |
| LUT as Logic                               | 33092 |     0 |     47232 | 70.06 |
|   using O5 output only                     |   347 |       |           |       |
|   using O6 output only                     | 29104 |       |           |       |
|   using O5 and O6                          |  3641 |       |           |       |
| LUT as Memory                              |   918 |     0 |     28800 |  3.19 |
|   LUT as Distributed RAM                   |   120 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   120 |       |           |       |
|   LUT as Shift Register                    |   798 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   535 |       |           |       |
|     using O5 and O6                        |   263 |       |           |       |
| CLB Registers                              | 75112 |     0 |     94464 | 79.51 |
|   Register driven from within the CLB      | 14065 |       |           |       |
|   Register driven from outside the CLB     | 61047 |       |           |       |
|     LUT in front of the register is unused | 38343 |       |           |       |
|     LUT in front of the register is used   | 22704 |       |           |       |
| Unique Control Sets                        |  3518 |       |     17640 | 19.94 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   89 |     0 |       150 | 59.33 |
|   RAMB36/FIFO*    |   84 |     0 |       150 | 56.00 |
|     RAMB36E2 only |   84 |       |           |       |
|   RAMB18          |   10 |     0 |       300 |  3.33 |
|     RAMB18E2 only |   10 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   13 |     0 |       240 |  5.42 |
|   DSP48E2 only |   13 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   19 |    19 |       252 |  7.54 |
| HPIOB_M          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    6 |     6 |        48 | 12.50 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    5 |       |           |       |
| HDIOB_S          |    7 |     7 |        48 | 14.58 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    6 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    3 |     3 |        72 |  4.17 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    1 |     0 |        24 |  4.17 |
| BITSLICE_RX_TX   |    3 |     3 |       156 |  1.92 |
|   RX_BITSLICE    |    3 |     3 |           |       |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       196 |  3.57 |
|   BUFGCE             |    5 |     0 |        88 |  5.68 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    2 |     0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    1 |     0 |         6 | 16.67 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------------+-------+---------------------+
|     Ref Name     |  Used | Functional Category |
+------------------+-------+---------------------+
| FDRE             | 74301 |            Register |
| LUT6             | 23060 |                 CLB |
| MUXF7            |  7617 |                 CLB |
| MUXF8            |  3729 |                 CLB |
| LUT2             |  3496 |                 CLB |
| LUT4             |  3299 |                 CLB |
| LUT3             |  3211 |                 CLB |
| LUT5             |  3192 |                 CLB |
| SRL16E           |   680 |                 CLB |
| CARRY8           |   551 |                 CLB |
| FDSE             |   506 |            Register |
| LUT1             |   475 |                 CLB |
| SRLC32E          |   381 |                 CLB |
| FDCE             |   222 |            Register |
| RAMD32           |   210 |                 CLB |
| RAMB36E2         |    84 |           Block Ram |
| FDPE             |    83 |            Register |
| RAMS32           |    30 |                 CLB |
| IBUFCTRL         |    15 |              Others |
| DSP48E2          |    13 |          Arithmetic |
| INBUF            |    12 |                 I/O |
| OBUFT            |    11 |                 I/O |
| RAMB18E2         |    10 |           Block Ram |
| BUFGCE           |     5 |               Clock |
| RX_BITSLICE      |     3 |                 I/O |
| DPHY_DIFFINBUF   |     3 |              Others |
| BUFG_PS          |     2 |               Clock |
| PS8              |     1 |            Advanced |
| PLLE4_ADV        |     1 |               Clock |
| OBUF             |     1 |                 I/O |
| BITSLICE_CONTROL |     1 |                 I/O |
+------------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_1                    |    1 |
| design_1_xbar_0                    |    1 |
| design_1_v_rgb2ycrcb_0_0           |    1 |
| design_1_v_gamma_lut_0_0           |    1 |
| design_1_v_demosaic_0_0            |    1 |
| design_1_proc_sys_reset_150M_0     |    1 |
| design_1_mipi_csi2_rx_subsyst_0_0  |    1 |
| design_1_axis_subset_converter_0_1 |    1 |
| design_1_axis_subset_converter_0_0 |    1 |
| design_1_axis_broadcaster_1_0      |    1 |
| design_1_axis_broadcaster_0_0      |    1 |
| design_1_axi_vdma_2_0              |    1 |
| design_1_axi_vdma_0_1              |    1 |
| design_1_axi_vdma_0_0              |    1 |
| design_1_auto_us_2                 |    1 |
| design_1_auto_us_1                 |    1 |
| design_1_auto_us_0                 |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_GaussBlur_0_0             |    1 |
| design_1_De_Resolution_0_0         |    1 |
| bd_d10d_xbar_0                     |    1 |
| bd_d10d_vfb_0_0                    |    1 |
| bd_d10d_rx_0                       |    1 |
| bd_d10d_r_sync_0                   |    1 |
| bd_d10d_phy_0                      |    1 |
| BRAM_8x8192                        |    1 |
| BRAM_10x65535                      |    1 |
+------------------------------------+------+


