/**************************************************************************************************\
 ***
 ***                            P. C. A.
 ***
 ***                     Peugeot Citroen Automobile
 ***
 ***         This file is the property of PCA. All rights are reserved
 ***         by PCA and this file must not be copied or disclosed
 ***        (in whole or in part) without prior written consent of PCA.
 ***
 *** *******************************************************************************
 ***
 ***  %name: RE_ACCmd_003_DRE.c %
 ***
 ***  %version: 11.0.build2 %
 ***
 ***  %date_modified: Thu Nov 17 09:46:28 2011 %
 ***
 ***
 ***  %derived_by: e360487 %
 ***  %release: TqStruct/12.0 %
 ***  %full_filespec: RE_ACCmd_003_DRE.c-11.0.build2:csrc:1 %
 ***
 *** *******************************************************************************
 ***
 *** Simulink model       : RE_ACCmd_003_DRE
 *** TargetLink subsystem : RE_ACCmd_003_DRE/ACCmd
 *** Codefile             : re_accmd_003_dre.c
 ***
 *** Generated by TargetLink, the dSPACE production quality code generator
 *** Generation date: 2011-11-16 16:00:57
 ***
 *** CODE GENERATOR OPTIONS:
 *** Compiler                            : <unknown>
 *** Target                              : Generic
 *** ANSI-C compatible code              : yes
 *** Optimization level                  : 2
 *** Constant style                      : decimal
 *** Clean code option                   : enabled
 *** Logging mode                        : Do not log anything
 *** Linker sections                     : enabled
 *** Assembler statements                : disabled
 *** Variable name length                : 31 chars
 *** Use global bitfields                : disabled
 *** Stateflow: use of bitfields         : enabled
 *** State activity encoding limit       : 5
 *** Omit zero inits in restart function : disabled
 *** Share fcns between TL subsystems    : disabled
 *** Generate 64bit functions            : enabled
 *** Inlining Threshold                  : 6
 *** Line break limit                    : 100
 *** Target optimized boolean data type  : enabled
 *** Keep saturation elements            : disabled
 *** Extended variable sharing           : disabled
 *** Style definition file               : C:\dSPACE\Matlab\Tl\config\codegen\cconfig.xml
 *** Root style sheet                    : C:\dSPACE\Matlab\Tl\XML\CodeGen\Stylesheets\TL_CSourceCod
 ***                                       eSS.xsl
 *** Enable Multirate codegeneration     : disabled
 *** Add model checksum                  : disabled
 ***
 *** SUBSYS                   CORRESPONDING SIMULINK SUBSYSTEM
 *** Sa1                      RE_ACCmd_003_DRE/ACCmd
 *** Sa2                      ACCmd/F01
 *** Sa3                      ACCmd/F01/F03_03
 *** Sa4                      ACCmd/F01/F03_04
 *** Sa5                      ACCmd/F01/F03_03/BasculeRS1
 *** Sa6                      ACCmd/F01/F03_03/F01
 *** Sa7                      ACCmd/F01/F03_03/TmrRst
 *** Sa8                      ACCmd/F01/F03_03/TmrRst1
 *** Sa9                      ACCmd/F01/F03_03/falling_edge
 *** Sa10                     ACCmd/F01/F03_03/TmrRst/DetectSat
 *** Sa11                     ACCmd/F01/F03_03/TmrRst/DetectSat1
 *** Sa12                     ACCmd/F01/F03_03/TmrRst/TmrRst_Part
 *** Sa13                     ACCmd/F01/F03_03/TmrRst/UnitDly_ExtIni
 *** Sa14                     ACCmd/F01/F03_03/TmrRst/rising_edge
 *** Sa15                     ACCmd/F01/F03_03/TmrRst1/DetectSat
 *** Sa16                     ACCmd/F01/F03_03/TmrRst1/DetectSat1
 *** Sa17                     ACCmd/F01/F03_03/TmrRst1/TmrRst_Part
 *** Sa18                     ACCmd/F01/F03_03/TmrRst1/UnitDly_ExtIni
 *** Sa19                     ACCmd/F01/F03_03/TmrRst1/rising_edge
 *** Sa20                     ACCmd/F01/F03_04/F02_04_01
 *** Sa21                     ACCmd/F01/F03_04/F02_04_02
 *** Sa22                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_01
 *** Sa23                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_02
 *** Sa24                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/rising_edge
 *** Sa25                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/Selector_Ext
 *** Sa26                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/Selector_Ext3
 *** Sa27                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/Selector_Ext4
 *** Sa28                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst
 *** Sa29                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/DetectSat
 *** Sa30                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/DetectSat1
 *** Sa31                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/TmrRst_Part
 *** Sa32                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/UnitDly_ExtIni
 *** Sa33                     ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/rising_edge
 *** Sa34                     ACCmd/F01/F03_04/F02_04_02/F03_04
 *** Sa35                     ACCmd/F01/F03_04/F02_04_02/TmrRst
 *** Sa36                     ACCmd/F01/F03_04/F02_04_02/TmrRst/DetectSat
 *** Sa37                     ACCmd/F01/F03_04/F02_04_02/TmrRst/DetectSat1
 *** Sa38                     ACCmd/F01/F03_04/F02_04_02/TmrRst/TmrRst_Part
 *** Sa39                     ACCmd/F01/F03_04/F02_04_02/TmrRst/UnitDly_ExtIni
 *** Sa40                     ACCmd/F01/F03_04/F02_04_02/TmrRst/rising_edge
 ***
 *** SF-NODE   CORRESPONDING STATEFLOW NODE                           DESCRIPTION
 ***
 *** TargetLink version      : 3.0.1 from 26-May-2009
 *** Code generator version  : Build Id 3.0.1.7 from 2009-May-06 15:28:18
 *** Copyright (c) 2006 dSPACE GmbH
\**************************************************************************************************/

#ifndef _RE_ACCMD_003_DRE_C_
#define _RE_ACCMD_003_DRE_C_

/*----------------------------------------------------------------------------*\
  DEFINES (OPT)
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INCLUDES
\*----------------------------------------------------------------------------*/
#include "RE_ACCmd_003_DRE.h"
#include "Library_lut.h"
#include "dsfxp.h"
#include "ACCmd_calibrations.h"
/*----------------------------------------------------------------------------*\
  DEFINES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  TYPEDEFS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  ENUMS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  VARIABLES
\*----------------------------------------------------------------------------*/

#define ACCMD_START_SEC_CONST_UNSPECIFIED
#include "ACCmd_MemMap.h"
/******************************************************************************\
   AR_SEC_CONST_UNSPECIFIED_STATIC: Const UNSPECIFIED bits for AUTOSAR modules | Width: N.A.
\******************************************************************************/
AR_SEC_CONST_UNSPECIFIED_STATIC MAP_Tab1DS0I2T2604 Sa23_ACCmd_nCk__tallDelta_T_map = {
   5 /* Nx:  */,
   (const SInt16 *) &(ACCmd_nCkAntiStallDelta_A[0]) /* x_table: vector with x-values */,
   (const SInt32 *) &(ACCmd_nCkAntiStallDelta_T[0]) /* z_table: matrix with z-values */
};

AR_SEC_CONST_UNSPECIFIED_STATIC MAP_Tab1DS0I2T2081 Sa3_ACCmd_nCkGrd_rAccP_T_map = {
   5 /* Nx:  */,
   (const UInt16 *) &(ACCmd_nCkGrd_rAccP_A[0]) /* x_table: vector with x-values */,
   (const SInt16 *) &(ACCmd_nCkGrd_rAccP_T[0]) /* z_table: matrix with z-values */
};

#define ACCMD_STOP_SEC_CONST_UNSPECIFIED
#include "ACCmd_MemMap.h"

#define ACCMD_START_SEC_GLOBAL_16BIT
#include "ACCmd_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_16BIT: Global 16 bits for AUTOSAR modules | Width: 16
\******************************************************************************/
AR_IF_GLOBAL_16BIT UInt16 ACCmd_RE003_AccP_rAccP_in /*
   Unit       : %
   Description: Volonté conducteur
   LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 100 */;
AR_IF_GLOBAL_16BIT UInt16 ACCmd_RE003_TqSys_nTarIdl_in /*
   Unit       : RPM
   Description: Consigne de ralenti statique
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT SInt16 ACCmd_RE003_TreatTDC_nCkGrd_in /*
   Unit       : RPM/s
   Description: Dérivé au PMH du régime moteur au PMH dffusée en 10ms
   LSB: 2^-2 OFF:  0 MIN/MAX:  -8000 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 ACCmd_RE003_TreatTenms_nCkRaw_in /*
   Unit       : RPM
   Description: Régime moteur calcul au PMH et diffusé en 10 ms
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 ACCmd_nAntiStall_out /*
   Unit       : RPM
   Description: Seuil de régime moteur d anti calage
   LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
AR_IF_GLOBAL_16BIT UInt16 RE003_ACCmd_spdVeh_irv_in /*
   Unit       : km/h
   Description: Vitesse véhicule reconstruite pour la prise en compte de defauts
   LSB: 2^-7 OFF:  0 MIN/MAX:  0 .. 500 */;

#define ACCMD_STOP_SEC_GLOBAL_16BIT
#include "ACCmd_MemMap.h"

#define ACCMD_START_SEC_GLOBAL_8BIT
#include "ACCmd_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_8BIT: Global 8 bits for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_8BIT SInt8 ACCmd_RE003_CoPt_noEgdGearCordIt_in /*
   Description: Rapport de boite engagé coordonné
   LSB: 2^0 OFF:  0 MIN/MAX:  -1 .. 8 */;
AR_IF_GLOBAL_8BIT UInt8 ACCmd_RE003_Ext_tiTDC_in /*
   Unit       : s
   Description: Temps entre 2 PMH (1/2 tour moteur)
   LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 0.1 */;

#define ACCMD_STOP_SEC_GLOBAL_8BIT
#include "ACCmd_MemMap.h"

#define ACCMD_START_SEC_GLOBAL_BOOLEAN
#include "ACCmd_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_BOOLEAN: Global boolean for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_BOOLEAN Boolean ACCmd_RE003_AC_bACClu_in /*
   Description: Embrayage du compresseur de clim
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean ACCmd_RE003_TqSys_bEngNOnIdl_in /*
   Description: Flag de régulation de ralenti active
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean ACCmd_bInhAntiStall_out /*
   Description: Condition d inhibition du fonctionnement compresseur pour anti calage
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RE003_ACCmd_bInhTDCClc_irv_in /*
   Description: Flag d activation des fonctions de débrayage du compresseur dont la récurrence est a
   u PMH
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;

#define ACCMD_STOP_SEC_GLOBAL_BOOLEAN
#include "ACCmd_MemMap.h"

#define ACCMD_START_SEC_VAR_16BIT
#include "ACCmd_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static SInt16 Sa23_MinMax2 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
static SInt16 X_Sa13_Unit_Delay /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
static SInt16 X_Sa18_Unit_Delay /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
static UInt16 X_Sa21_UnitDelay /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
static UInt16 X_Sa22_UnitDelay /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
static UInt16 X_Sa22_UnitDelay1 /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 16383.75 */;
static SInt16 X_Sa22_UnitDelay2 /* LSB: 2^-2 OFF:  0 MIN/MAX:  0 .. 8000 */;
static SInt16 X_Sa32_Unit_Delay /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
static SInt16 X_Sa39_Unit_Delay /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;

#define ACCMD_STOP_SEC_VAR_16BIT
#include "ACCmd_MemMap.h"

#define ACCMD_START_SEC_VAR_BOOLEAN
#include "ACCmd_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean Sa22_S_R_Flip_Flop_Q;
static Boolean Sa34_Switch;
static Boolean X_Sa13_Unit_Delay1;
static Boolean X_Sa14_UnitDelay;
static Boolean X_Sa18_Unit_Delay1;
static Boolean X_Sa19_UnitDelay;
static Boolean X_Sa24_UnitDelay;
static Boolean X_Sa32_Unit_Delay1;
static Boolean X_Sa33_UnitDelay;
static Boolean X_Sa34_Unit_Delay;
static Boolean X_Sa34_Unit_Delay1;
static Boolean X_Sa39_Unit_Delay1;
static Boolean X_Sa3_UnitDelay;
static Boolean X_Sa3_UnitDelay1;
static Boolean X_Sa40_UnitDelay;
static Boolean X_Sa5_Unit_Delay;
static Boolean X_Sa5_Unit_Delay1;
static Boolean X_Sa6_Unit_Delay;
static Boolean X_Sa6_Unit_Delay1;
static Boolean X_Sa9_UnitDelay;
static Boolean Sa3_Logical_Operator6;

#define ACCMD_STOP_SEC_VAR_BOOLEAN
#include "ACCmd_MemMap.h"

/*----------------------------------------------------------------------------*\
  PARAMETERIZED MACROS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION PROTOTYPES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INLINE FUNCTIONS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

/**************************************************************************************************\
 ***  FUNCTION:
 ***      RE_ACCmd_003_DRE_fct
 ***
 ***  DESCRIPTION:
 ***
 ***
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define ACCMD_START_SEC_CODE
#include "ACCmd_MemMap.h"
Void RE_ACCmd_003_DRE_fct(Void)
{
   /* SLLocal: Default storage class for local variables | Width: 32 */
   UInt32 Aux_U32;
   UInt32 Aux_U32_a;
   UInt32 Aux_U32_b /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;
   UInt32 Aux_U32_c /* LSB: 0.001 OFF:  0 MIN/MAX:  0 .. 4294967.295 */;

   /* SLLocal: Default storage class for local variables | Width: 16 */
   UInt16 Aux_U16;

   /* ACCmd/F01/F03_03/Enable: Enable condition
      ACCmd/F01/F03_03/Enable: Omitted comparison with constant. */
   if (RE003_ACCmd_bInhTDCClc_irv_in) {
      /* SLLocal: Default storage class for local variables | Width: 16 */
      SInt16 Sa10_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa10_MinMax2 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa11_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa15_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa15_MinMax2 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa16_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa7_Sum3 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa7_Switch2 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa8_Sum3 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa8_Switch2 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;

      /* SLLocal: Default storage class for local variables | Width: 8 */
      Boolean Sa5_Switch;
      Boolean Sa6_Switch;

      Aux_U16 = ACCmd_tiWaitACRlsTakeOff_C * 10;

      /* MinMax: ACCmd/F01/F03_03/TmrRst1/DetectSat/MinMax1 */
      if (Aux_U16) {
         Sa15_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         Sa15_MinMax1 = 0 /* 0. */;
      }

      /* ACCmd/F01/F03_03/TmrRst1/DetectSat/MinMax2: ANSI_F_64MUL_LE32LE32_WOPGT32 */
      F__U64MULU32U32(1000000 /* 10000. */, (UInt32) 10, &(Aux_U32), &(Aux_U32_a));
      C__U64COPYI32((SInt32) Sa15_MinMax1, Aux_U32_b, Aux_U32_c);

      /* MinMax: ACCmd/F01/F03_03/TmrRst1/DetectSat/MinMax2 */
      if (C__LT64(Aux_U32, Aux_U32_a, Aux_U32_b, Aux_U32_c)) {
         Sa15_MinMax2 = (SInt16) Aux_U32_a;
      }
      else {
         Sa15_MinMax2 = Sa15_MinMax1;
      }
      Aux_U16 = ACCmd_tiMaxACRlsTakeOff_C * 10;

      /* MinMax: ACCmd/F01/F03_03/TmrRst/DetectSat/MinMax1 */
      if (Aux_U16) {
         Sa10_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         Sa10_MinMax1 = 0 /* 0. */;
      }

      /* ACCmd/F01/F03_03/TmrRst/DetectSat/MinMax2: ANSI_F_64MUL_LE32LE32_WOPGT32 */
      F__U64MULU32U32(1000000 /* 10000. */, (UInt32) 10, &(Aux_U32), &(Aux_U32_a));
      C__U64COPYI32((SInt32) Sa10_MinMax1, Aux_U32_b, Aux_U32_c);

      /* MinMax: ACCmd/F01/F03_03/TmrRst/DetectSat/MinMax2 */
      if (C__LT64(Aux_U32, Aux_U32_a, Aux_U32_b, Aux_U32_c)) {
         Sa10_MinMax2 = (SInt16) Aux_U32_a;
      }
      else {
         Sa10_MinMax2 = Sa10_MinMax1;
      }

      /* # combined # TableLookup: ACCmd/F01/F03_03/ACCmd_nCkGrd_rAccP_T */
      ACCmd_bInhTOffOn_MP = (((SInt16) (ACCmd_RE003_TreatTDC_nCkGrd_in >> 2)) <
       Tab1DS0I2T2081(&(Sa3_ACCmd_nCkGrd_rAccP_T_map), ACCmd_RE003_AccP_rAccP_in)) &&
       (ACCmd_RE003_AccP_rAccP_in > ((UInt16) (((UInt16) ACCmd_rAccPThdTakeOffAcv_C) << 7))) &&
       (ACCmd_RE003_TreatTenms_nCkRaw_in < ACCmd_nCkInhMax_C) &&
       (ACCmd_RE003_CoPt_noEgdGearCordIt_in == 0 /* 0. */) && (RE003_ACCmd_spdVeh_irv_in >=
       ACCmd_spdVehTakeOffMin_C) && (RE003_ACCmd_spdVeh_irv_in < ACCmd_spdVehTakeOffMax_C);

      /* Switch: ACCmd/F01/F03_03/F01/Switch
         ACCmd/F01/F03_03/F01/Switch: Omitted comparison with constant. */
      if (X_Sa6_Unit_Delay1) {
         Sa6_Switch = (ACCmd_bInhTOffOn_MP && (!(X_Sa3_UnitDelay1))) || ((!(ACCmd_bInhTOffOn_MP)) &&
           (!(X_Sa3_UnitDelay1)) && X_Sa6_Unit_Delay);
      }
      else {
         Sa6_Switch = 0 /* 0. */;
      }

      /* Switch: ACCmd/F01/F03_03/TmrRst/Switch2
         ACCmd/F01/F03_03/TmrRst/Switch2: Omitted comparison with constant. */
      if (Sa6_Switch) {
         /* Switch: ACCmd/F01/F03_03/TmrRst/TmrRst_Part/Switch
            ACCmd/F01/F03_03/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
         if (Sa6_Switch && (!(X_Sa14_UnitDelay)) && Sa6_Switch) {
            /* # combined # Sum: ACCmd/F01/F03_03/TmrRst/Sum1 */
            Sa7_Switch2 = (SInt16) (((UInt16) ACCmd_RE003_Ext_tiTDC_in) + ((UInt16) Sa10_MinMax2));
         }
         else {
            /* Switch: ACCmd/F01/F03_03/TmrRst/UnitDly_ExtIni/Switch
               ACCmd/F01/F03_03/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
            if (X_Sa13_Unit_Delay1) {
               Sa7_Switch2 = X_Sa13_Unit_Delay;
            }
            else {
               Sa7_Switch2 = 0 /* 0. */;
            }
         }
      }
      else {
         Sa7_Switch2 = 0 /* 0. */;
      }

      /* Sum: ACCmd/F01/F03_03/TmrRst/Sum3 */
      Sa7_Sum3 = (SInt16) (((UInt16) Sa7_Switch2) - ((UInt16) ACCmd_RE003_Ext_tiTDC_in));
      ACCmd_bInhTOffOut_MP = Sa7_Sum3 > 0 /* 0. */;

      /* Switch: ACCmd/F01/F03_03/BasculeRS1/Switch
         ACCmd/F01/F03_03/BasculeRS1/Switch: Omitted comparison with constant. */
      if (X_Sa5_Unit_Delay1) {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean Sa3_Logical_Operator5;
         Boolean Sa3_Relational_Operator9;

         Sa3_Relational_Operator9 = ACCmd_RE003_TreatTDC_nCkGrd_in > ACCmd_nCkGrdMin_C;

         /* # combined # Sum: ACCmd/F01/F03_03/Sum */
         ACCmd_bInhTOffOff_MP = ((((UInt16) (RE003_ACCmd_spdVeh_irv_in >> 1)) >= ((UInt16)
          ((((UInt32) ACCmd_spdVehTakeOffMax_C) + ((UInt32) ACCmd_spdHysTakeOffAcv_C)) >> 1))) &&
          (ACCmd_RE003_TreatTenms_nCkRaw_in > ACCmd_nCkInhMin_C) && Sa3_Relational_Operator9) ||
          (Sa3_Relational_Operator9 && (ACCmd_RE003_TreatTenms_nCkRaw_in >=
          ACCmd_RE003_TqSys_nTarIdl_in) && (ACCmd_RE003_AccP_rAccP_in <= ((UInt16) (((UInt16)
          ACCmd_rAccPThdPedRls_C) << 7))) && ACCmd_RE003_TqSys_bEngNOnIdl_in);
         Sa3_Logical_Operator5 = ACCmd_bInhTOffOff_MP && ACCmd_bInhTOffOut_MP;
         Sa5_Switch = (Sa3_Logical_Operator5 && (!(ACCmd_bInhTOffOn_MP))) ||
          ((!(Sa3_Logical_Operator5)) && (!(ACCmd_bInhTOffOn_MP)) && X_Sa5_Unit_Delay);
      }
      else {
         Sa5_Switch = 0 /* 0. */;
      }

      /* Switch: ACCmd/F01/F03_03/TmrRst1/Switch2
         ACCmd/F01/F03_03/TmrRst1/Switch2: Omitted comparison with constant. */
      if (Sa5_Switch) {
         /* Switch: ACCmd/F01/F03_03/TmrRst1/TmrRst_Part/Switch
            ACCmd/F01/F03_03/TmrRst1/TmrRst_Part/Switch: Omitted comparison with constant. */
         if (Sa5_Switch && (!(X_Sa19_UnitDelay)) && Sa5_Switch) {
            /* # combined # Sum: ACCmd/F01/F03_03/TmrRst1/Sum1 */
            Sa8_Switch2 = (SInt16) (((UInt16) ACCmd_RE003_Ext_tiTDC_in) + ((UInt16) Sa15_MinMax2));
         }
         else {
            /* Switch: ACCmd/F01/F03_03/TmrRst1/UnitDly_ExtIni/Switch
               ACCmd/F01/F03_03/TmrRst1/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
            if (X_Sa18_Unit_Delay1) {
               Sa8_Switch2 = X_Sa18_Unit_Delay;
            }
            else {
               Sa8_Switch2 = 0 /* 0. */;
            }
         }
      }
      else {
         Sa8_Switch2 = 0 /* 0. */;
      }

      /* Sum: ACCmd/F01/F03_03/TmrRst1/Sum3 */
      Sa8_Sum3 = (SInt16) (((UInt16) Sa8_Switch2) - ((UInt16) ACCmd_RE003_Ext_tiTDC_in));

      /* MinMax: ACCmd/F01/F03_03/TmrRst1/DetectSat1/MinMax1 */
      if (Sa8_Sum3 > 0) {
         Sa16_MinMax1 = Sa8_Sum3;
      }
      else {
         Sa16_MinMax1 = 0 /* 0. */;
      }

      /* MinMax: ACCmd/F01/F03_03/TmrRst1/DetectSat1/MinMax2 */
      if (Sa15_MinMax2 < Sa16_MinMax1) {
         /* # combined # Unit delay: ACCmd/F01/F03_03/TmrRst1/UnitDly_ExtIni/Unit Delay */
         X_Sa18_Unit_Delay = Sa15_MinMax2;
      }
      else {
         /* # combined # Unit delay: ACCmd/F01/F03_03/TmrRst1/UnitDly_ExtIni/Unit Delay */
         X_Sa18_Unit_Delay = Sa16_MinMax1;
      }

      /* MinMax: ACCmd/F01/F03_03/TmrRst/DetectSat1/MinMax1 */
      if (Sa7_Sum3 > 0) {
         Sa11_MinMax1 = Sa7_Sum3;
      }
      else {
         Sa11_MinMax1 = 0 /* 0. */;
      }

      /* MinMax: ACCmd/F01/F03_03/TmrRst/DetectSat1/MinMax2 */
      if (Sa10_MinMax2 < Sa11_MinMax1) {
         /* # combined # Unit delay: ACCmd/F01/F03_03/TmrRst/UnitDly_ExtIni/Unit Delay */
         X_Sa13_Unit_Delay = Sa10_MinMax2;
      }
      else {
         /* # combined # Unit delay: ACCmd/F01/F03_03/TmrRst/UnitDly_ExtIni/Unit Delay */
         X_Sa13_Unit_Delay = Sa11_MinMax1;
      }
      X_Sa3_UnitDelay1 = ((!(ACCmd_bInhTOffOut_MP)) && X_Sa9_UnitDelay) || X_Sa3_UnitDelay;
      ACCmd_bInhTOffIn_MP = Sa8_Sum3 > 0 /* 0. */;
      Sa3_Logical_Operator6 = ACCmd_bInhTOffOut_MP || ACCmd_bInhTOffIn_MP;

      /* Unit delay: ACCmd/F01/F03_03/F01/Unit Delay1 */
      X_Sa6_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: ACCmd/F01/F03_03/F01/Unit Delay */
      X_Sa6_Unit_Delay = Sa6_Switch;

      /* Unit delay: ACCmd/F01/F03_03/TmrRst/rising_edge/UnitDelay */
      X_Sa14_UnitDelay = Sa6_Switch;

      /* Unit delay: ACCmd/F01/F03_03/TmrRst/UnitDly_ExtIni/Unit Delay1 */
      X_Sa13_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: ACCmd/F01/F03_03/BasculeRS1/Unit Delay1 */
      X_Sa5_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: ACCmd/F01/F03_03/BasculeRS1/Unit Delay */
      X_Sa5_Unit_Delay = Sa5_Switch;

      /* Unit delay: ACCmd/F01/F03_03/TmrRst1/rising_edge/UnitDelay */
      X_Sa19_UnitDelay = Sa5_Switch;

      /* Unit delay: ACCmd/F01/F03_03/TmrRst1/UnitDly_ExtIni/Unit Delay1 */
      X_Sa18_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: ACCmd/F01/F03_03/falling_edge/UnitDelay */
      X_Sa9_UnitDelay = ACCmd_bInhTOffOut_MP;

      /* Unit delay: ACCmd/F01/F03_03/UnitDelay */
      X_Sa3_UnitDelay = ACCmd_bInhTOffIn_MP;
   }

   /* TargetLink outport: ACCmd/ACCmd_bInhTakeOff */
   RE003_ACCmd_bInhTakeOff_irv_out = Sa3_Logical_Operator6;

   /* ACCmd/F01/F03_04/Enable: Enable condition
      ACCmd/F01/F03_04/Enable: Omitted comparison with constant. */
   if (RE003_ACCmd_bInhTDCClc_irv_in) {
      /* SLLocal: Default storage class for local variables | Width: 16 */
      SInt16 Sa22_Abs /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
      SInt16 Sa22_Abs1 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
      SInt16 Sa22_Sum1 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
      SInt16 Sa22_Sum2 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
      SInt16 Sa23_MinMax /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
      SInt16 Sa23_MinMax1 /* LSB: 2^-2 OFF:  0 MIN/MAX:  -8192 .. 8191.75 */;
      SInt16 Sa28_Sum3 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa28_Switch2 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa29_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa29_MinMax2 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa30_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa35_Sum3 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa35_Switch2 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa36_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa36_MinMax2 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;
      SInt16 Sa37_MinMax1 /* LSB: 0.001 OFF:  0 MIN/MAX:  -32.768 .. 32.767 */;

      /* SLLocal: Default storage class for local variables | Width: 8 */
      Boolean Sa21_Relational_Operator1;
      Boolean Sa22_Relational_Operator1;
      Boolean Sa22_Relational_Operator2;
      Boolean Sa22_Relational_Operator6;

      /* SLLocal: Default storage class for local variables | Width: 16 */
      SInt16 Aux_I16;

      Aux_U16 = ACCmd_tiACOffAntiStall_C * 10;

      /* MinMax: ACCmd/F01/F03_04/F02_04_02/TmrRst/DetectSat/MinMax1 */
      if (Aux_U16) {
         Sa36_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         Sa36_MinMax1 = 0 /* 0. */;
      }

      /* ACCmd/F01/F03_04/F02_04_02/TmrRst/DetectSat/MinMax2: ANSI_F_64MUL_LE32LE32_WOPGT32 */
      F__U64MULU32U32(1000000 /* 10000. */, (UInt32) 10, &(Aux_U32), &(Aux_U32_a));
      C__U64COPYI32((SInt32) Sa36_MinMax1, Aux_U32_b, Aux_U32_c);

      /* MinMax: ACCmd/F01/F03_04/F02_04_02/TmrRst/DetectSat/MinMax2 */
      if (C__LT64(Aux_U32, Aux_U32_a, Aux_U32_b, Aux_U32_c)) {
         Sa36_MinMax2 = (SInt16) Aux_U32_a;
      }
      else {
         Sa36_MinMax2 = Sa36_MinMax1;
      }
      Sa22_Relational_Operator1 = ACCmd_RE003_TqSys_nTarIdl_in > X_Sa22_UnitDelay;

      /* Sum: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/Sum1 */
      Sa22_Sum1 = (SInt16) (ACCmd_RE003_TreatTenms_nCkRaw_in - ACCmd_RE003_TqSys_nTarIdl_in);

      /* Abs: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/Abs */
      Sa22_Abs = Sa22_Sum1;
      if (Sa22_Sum1 < 0) {
         Sa22_Abs = -Sa22_Abs;
      }
      Sa22_Relational_Operator6 = Sa22_Abs <= ((SInt16) ACCmd_nCkIdlMinDet_C);

      /* S-R flip flop: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/S-R Flip-Flop */
      if (Sa22_Relational_Operator1 && (!(Sa22_Relational_Operator6))) {
         Sa22_S_R_Flip_Flop_Q = 1;
      }
      else {
         if ((!(Sa22_Relational_Operator1)) && Sa22_Relational_Operator6) {
            Sa22_S_R_Flip_Flop_Q = 0;
         }
         else {
            if (Sa22_Relational_Operator1 && Sa22_Relational_Operator6) {
               Sa22_S_R_Flip_Flop_Q = 0;
            }
         }
      }

      /* Sum: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/Sum2 */
      Sa22_Sum2 = (SInt16) (ACCmd_RE003_TqSys_nTarIdl_in - X_Sa22_UnitDelay1);

      /* Abs: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/Abs1 */
      Sa22_Abs1 = Sa22_Sum2;
      if (Sa22_Sum2 < 0) {
         Sa22_Abs1 = -Sa22_Abs1;
      }
      Sa22_Relational_Operator2 = Sa22_Abs1 > 0 /* 0. */;

      /* Switch: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/Switch1
         ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/Switch1: Omitted comparison with constant. */
      if (Sa22_Relational_Operator2 && (!(X_Sa24_UnitDelay))) {
         TqSys_nTarIdlOld_MP = X_Sa22_UnitDelay1;
      }
      else {
         TqSys_nTarIdlOld_MP = (UInt16) X_Sa22_UnitDelay2;
      }

      /* Switch: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/Switch
         ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/Switch: Omitted comparison with constant. */
      if (!(Sa22_S_R_Flip_Flop_Q)) {
         ACCmd_nCkIdlAntiStallReq = (SInt16) ACCmd_RE003_TqSys_nTarIdl_in;
      }
      else {
         ACCmd_nCkIdlAntiStallReq = (SInt16) TqSys_nTarIdlOld_MP;
      }

      /* Sum: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/Sum
         # combined # TableLookup: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/ACCmd_nCkAntiStallDelta_T
       */
      ACCmd_nCkAntiStallDelta_MP = (UInt16) (((UInt16) ACCmd_nCkIdlAntiStallReq) - ((UInt16)
       Tab1DS0I2T2604(&(Sa23_ACCmd_nCk__tallDelta_T_map), ACCmd_RE003_TreatTDC_nCkGrd_in)));
      Aux_U16 = ACCmd_tiACAcv_C * 10;

      /* MinMax: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/DetectSat/MinMax1 */
      if (Aux_U16) {
         Sa29_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         Sa29_MinMax1 = 0 /* 0. */;
      }

      /* ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/DetectSat/MinMax2: ANSI_F_64MUL_LE32LE32_WOP
         GT32 */
      F__U64MULU32U32(1000000 /* 10000. */, (UInt32) 10, &(Aux_U32), &(Aux_U32_a));
      C__U64COPYI32((SInt32) Sa29_MinMax1, Aux_U32_b, Aux_U32_c);

      /* MinMax: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/DetectSat/MinMax2 */
      if (C__LT64(Aux_U32, Aux_U32_a, Aux_U32_b, Aux_U32_c)) {
         Sa29_MinMax2 = (SInt16) Aux_U32_a;
      }
      else {
         Sa29_MinMax2 = Sa29_MinMax1;
      }

      /* Switch: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/TmrRst_Part/Switch
         ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/TmrRst_Part/Switch: Omitted comparison with
         constant. */
      if (ACCmd_RE003_AC_bACClu_in && (!(X_Sa33_UnitDelay))) {
         /* # combined # Sum: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/Sum1 */
         Sa28_Switch2 = (SInt16) (((UInt16) ACCmd_RE003_Ext_tiTDC_in) + ((UInt16) Sa29_MinMax2));
      }
      else {
         /* Switch: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/UnitDly_ExtIni/Switch
            ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison
             with constant. */
         if (X_Sa32_Unit_Delay1) {
            Sa28_Switch2 = X_Sa32_Unit_Delay;
         }
         else {
            Sa28_Switch2 = 0 /* 0. */;
         }
      }

      /* Sum: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/Sum3 */
      Sa28_Sum3 = (SInt16) (((UInt16) Sa28_Switch2) - ((UInt16) ACCmd_RE003_Ext_tiTDC_in));
      ACCmd_bACTmpAcv_MP = Sa28_Sum3 > 0 /* 0. */;

      /* Switch: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/Switch
         ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/Switch: Omitted comparison with constant. */
      if (ACCmd_bACTmpAcv_MP) {
         /* # combined # Sum: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/Sum1 */
         ACCmd_nCkDeltaAntiStallAcv_MP = (UInt16) (SInt16) (ACCmd_nCkAntiStallDelta_MP -
          ACCmd_nCkDeltaAntiStallAcv_C);
      }
      else {
         ACCmd_nCkDeltaAntiStallAcv_MP = ACCmd_nCkAntiStallDelta_MP;
      }

      /* MinMax: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/MinMax1 */
      if (ACCmd_nCkDeltaAntiStallAcv_MP > ACCmd_nCkAntiStallMin_C) {
         Sa23_MinMax1 = (SInt16) ACCmd_nCkDeltaAntiStallAcv_MP;
      }
      else {
         Sa23_MinMax1 = (SInt16) ACCmd_nCkAntiStallMin_C;
      }
      Aux_U16 = ACCmd_nEngBrioArGrp1_T[0];

      /* MinMax: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/MinMax */
      if (((UInt16) Sa23_MinMax1) < Aux_U16) {
         Sa23_MinMax = Sa23_MinMax1;
      }
      else {
         Sa23_MinMax = (SInt16) Aux_U16;
      }
      Aux_I16 = (SInt16) ACCmd_nEngBrioArGrp2_T[0];
      if (Aux_I16 < Sa23_MinMax) {
         Sa23_MinMax = Aux_I16;
      }
      Aux_I16 = (SInt16) ACCmd_nEngBrioArGrp3_T[0];
      if (Aux_I16 < Sa23_MinMax) {
         Sa23_MinMax = Aux_I16;
      }
      Aux_I16 = (SInt16) ACCmd_nCkAntiStallMax_C;

      /* MinMax: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/MinMax2 */
      if (Sa23_MinMax < Aux_I16) {
         Sa23_MinMax2 = Sa23_MinMax;
      }
      else {
         Sa23_MinMax2 = Aux_I16;
      }
      Sa21_Relational_Operator1 = Sa23_MinMax2 >= ((SInt16) ACCmd_RE003_TreatTenms_nCkRaw_in);

      /* Switch: ACCmd/F01/F03_04/F02_04_02/TmrRst/TmrRst_Part/Switch
         ACCmd/F01/F03_04/F02_04_02/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
      if (Sa21_Relational_Operator1 && (!(X_Sa40_UnitDelay))) {
         /* # combined # Sum: ACCmd/F01/F03_04/F02_04_02/TmrRst/Sum1 */
         Sa35_Switch2 = (SInt16) (((UInt16) ACCmd_RE003_Ext_tiTDC_in) + ((UInt16) Sa36_MinMax2));
      }
      else {
         /* Switch: ACCmd/F01/F03_04/F02_04_02/TmrRst/UnitDly_ExtIni/Switch
            ACCmd/F01/F03_04/F02_04_02/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with constan
            t. */
         if (X_Sa39_Unit_Delay1) {
            Sa35_Switch2 = X_Sa39_Unit_Delay;
         }
         else {
            Sa35_Switch2 = 0 /* 0. */;
         }
      }

      /* Sum: ACCmd/F01/F03_04/F02_04_02/TmrRst/Sum3 */
      Sa35_Sum3 = (SInt16) (((UInt16) Sa35_Switch2) - ((UInt16) ACCmd_RE003_Ext_tiTDC_in));

      /* MinMax: ACCmd/F01/F03_04/F02_04_02/TmrRst/DetectSat1/MinMax1 */
      if (Sa35_Sum3 > 0) {
         Sa37_MinMax1 = Sa35_Sum3;
      }
      else {
         Sa37_MinMax1 = 0 /* 0. */;
      }

      /* MinMax: ACCmd/F01/F03_04/F02_04_02/TmrRst/DetectSat1/MinMax2 */
      if (Sa36_MinMax2 < Sa37_MinMax1) {
         /* # combined # Unit delay: ACCmd/F01/F03_04/F02_04_02/TmrRst/UnitDly_ExtIni/Unit Delay */
         X_Sa39_Unit_Delay = Sa36_MinMax2;
      }
      else {
         /* # combined # Unit delay: ACCmd/F01/F03_04/F02_04_02/TmrRst/UnitDly_ExtIni/Unit Delay */
         X_Sa39_Unit_Delay = Sa37_MinMax1;
      }

      /* Switch: ACCmd/F01/F03_04/F02_04_02/F03_04/Switch
         ACCmd/F01/F03_04/F02_04_02/F03_04/Switch: Omitted comparison with constant. */
      if (X_Sa34_Unit_Delay1) {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean Sa21_Logical_Operator1;

         ACCmd_bACOffAntiStallEnd_MP = Sa35_Sum3 > 0 /* 0. */;
         Sa21_Logical_Operator1 = (!(ACCmd_bACOffAntiStallEnd_MP)) && (Sa23_MinMax2 < ((SInt16)
          ACCmd_RE003_TreatTenms_nCkRaw_in)) && (ACCmd_RE003_TreatTenms_nCkRaw_in >
          X_Sa21_UnitDelay);
         Sa34_Switch = (Sa21_Relational_Operator1 && (!(Sa21_Logical_Operator1))) ||
          ((!(Sa21_Relational_Operator1)) && (!(Sa21_Logical_Operator1)) && X_Sa34_Unit_Delay);
      }
      else {
         Sa34_Switch = 0 /* 0. */;
      }

      /* MinMax: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/DetectSat1/MinMax1 */
      if (Sa28_Sum3 > 0) {
         Sa30_MinMax1 = Sa28_Sum3;
      }
      else {
         Sa30_MinMax1 = 0 /* 0. */;
      }

      /* MinMax: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/DetectSat1/MinMax2 */
      if (Sa29_MinMax2 < Sa30_MinMax1) {
         /* # combined # Unit delay: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/UnitDly_ExtIni/U
            nit Delay */
         X_Sa32_Unit_Delay = Sa29_MinMax2;
      }
      else {
         /* # combined # Unit delay: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/UnitDly_ExtIni/U
            nit Delay */
         X_Sa32_Unit_Delay = Sa30_MinMax1;
      }

      /* Unit delay: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/UnitDelay */
      X_Sa22_UnitDelay = ACCmd_RE003_TqSys_nTarIdl_in;

      /* Unit delay: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/rising_edge/UnitDelay */
      X_Sa24_UnitDelay = Sa22_Relational_Operator2;

      /* Unit delay: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/UnitDelay1 */
      X_Sa22_UnitDelay1 = ACCmd_RE003_TqSys_nTarIdl_in;

      /* Unit delay: ACCmd/F01/F03_04/F02_04_01/F02_04_01_01/UnitDelay2 */
      X_Sa22_UnitDelay2 = (SInt16) TqSys_nTarIdlOld_MP;

      /* Unit delay: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/rising_edge/UnitDelay */
      X_Sa33_UnitDelay = ACCmd_RE003_AC_bACClu_in;

      /* Unit delay: ACCmd/F01/F03_04/F02_04_01/F02_04_01_02/TmrRst/UnitDly_ExtIni/Unit Delay1 */
      X_Sa32_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: ACCmd/F01/F03_04/F02_04_02/TmrRst/rising_edge/UnitDelay */
      X_Sa40_UnitDelay = Sa21_Relational_Operator1;

      /* Unit delay: ACCmd/F01/F03_04/F02_04_02/TmrRst/UnitDly_ExtIni/Unit Delay1 */
      X_Sa39_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: ACCmd/F01/F03_04/F02_04_02/F03_04/Unit Delay1 */
      X_Sa34_Unit_Delay1 = 1 /* 1. */;

      /* Unit delay: ACCmd/F01/F03_04/F02_04_02/UnitDelay */
      X_Sa21_UnitDelay = ACCmd_RE003_TreatTenms_nCkRaw_in;

      /* Unit delay: ACCmd/F01/F03_04/F02_04_02/F03_04/Unit Delay */
      X_Sa34_Unit_Delay = Sa34_Switch;
   }

   /* TargetLink outport: ACCmd/ACCmd_nAntiStall */
   ACCmd_nAntiStall_out = (UInt16) Sa23_MinMax2;

   /* TargetLink outport: ACCmd/ACCmd_bInhAntiStall */
   ACCmd_bInhAntiStall_out = Sa34_Switch;
}

#define ACCMD_STOP_SEC_CODE
#include "ACCmd_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      RE_ACCmd_003_DRE_ini
 ***
 ***  DESCRIPTION:
 ***      Main restart function
 ***
 ***
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define ACCMD_START_SEC_CODE
#include "ACCmd_MemMap.h"
Void RE_ACCmd_003_DRE_ini(Void)
{
   ACCmd_FctVarInit_003();
}

#define ACCMD_STOP_SEC_CODE
#include "ACCmd_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      ACCmd_FctVarInit
 ***
 ***  DESCRIPTION:
 ***      AR_INTERNAL_VAR_DISP_16BIT
 ***
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define ACCMD_START_SEC_CODE
#include "ACCmd_MemMap.h"
Void ACCmd_FctVarInit_003(Void)
{
   Sa22_S_R_Flip_Flop_Q = 0 /* 0. */;
   Sa23_MinMax2 = 0 /* 0. */;
   Sa34_Switch = 0 /* 0. */;
   Sa3_Logical_Operator6 = 0 /* 0. */;
   X_Sa13_Unit_Delay = 0 /* 0. */;
   X_Sa13_Unit_Delay1 = 0 /* 0. */;
   X_Sa14_UnitDelay = 0 /* 0. */;
   X_Sa18_Unit_Delay = 0 /* 0. */;
   X_Sa18_Unit_Delay1 = 0 /* 0. */;
   X_Sa19_UnitDelay = 0 /* 0. */;
   X_Sa21_UnitDelay = 0 /* 0. */;
   X_Sa22_UnitDelay = 0 /* 0. */;
   X_Sa22_UnitDelay1 = 0 /* 0. */;
   X_Sa22_UnitDelay2 = 0 /* 0. */;
   X_Sa24_UnitDelay = 0 /* 0. */;
   X_Sa32_Unit_Delay = 0 /* 0. */;
   X_Sa32_Unit_Delay1 = 0 /* 0. */;
   X_Sa33_UnitDelay = 0 /* 0. */;
   X_Sa34_Unit_Delay = 0 /* 0. */;
   X_Sa34_Unit_Delay1 = 0 /* 0. */;
   X_Sa39_Unit_Delay = 0 /* 0. */;
   X_Sa39_Unit_Delay1 = 0 /* 0. */;
   X_Sa3_UnitDelay = 0 /* 0. */;
   X_Sa3_UnitDelay1 = 0 /* 0. */;
   X_Sa40_UnitDelay = 0 /* 0. */;
   X_Sa5_Unit_Delay = 0 /* 0. */;
   X_Sa5_Unit_Delay1 = 0 /* 0. */;
   X_Sa6_Unit_Delay = 0 /* 0. */;
   X_Sa6_Unit_Delay1 = 0 /* 0. */;
   X_Sa9_UnitDelay = 0 /* 0. */;
}

#define ACCMD_STOP_SEC_CODE
#include "ACCmd_MemMap.h"

/*----------------------------------------------------------------------------*\
  MODULE LOCAL FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

#endif/*_RE_ACCMD_003_DRE_C_ */
/*----------------------------------------------------------------------------*\
  END OF FILE
\*----------------------------------------------------------------------------*/
