     0 

     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0   1187   5661   5873   4318   1713      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0   4385   8231   7961   7268   6686   6843   6397   6442   6589   6784   6937   6385   6035   6498   6507   1264      0      0      0      0      0      0      0 
     0      0      0      0      0    820   4423   4092   4560   5757   7224   8073   7951   7428   7567   7452   6349   6961   7922   8322   5162      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0    190    587     51      0      0    557   4751   7956   8588   4830      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   5205   8546   7513    890      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   7151   7956   3758      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   2663   7733   6851      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   7031   8081   3653      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   3517   8365   5339      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   6481   7217    839      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0   4620   8143   6099      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0   2098   7677   8319   3154      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0    707   6728   8809   6242      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0   5994   8821   7297   1363      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0   2777   8141   7384   2061      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0   5826   7565   3829      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   4135   7822   7287    971      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   1802   8087   8955   7085      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   4694   8181   8026   5475      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   2352   4467   4050   1777      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0    578    410      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 



count :784

INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_network_top glbl -prj network.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s network -debug wave 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_axi_s_input_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_646_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_646_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_164_16_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_164_16_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_164_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_164_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_1_b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_b_s_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_b_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/padding2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padding2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_11ns_5ns_11s_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_11ns_5ns_11s_15_1_1_DSP48_11
INFO: [VRFC 10-311] analyzing module network_mac_muladd_11ns_5ns_11s_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_6ns_8ns_4ns_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_6ns_8ns_4ns_12_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module network_mac_muladd_6ns_8ns_4ns_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_8ns_5ns_4ns_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_8ns_5ns_4ns_12_1_1_DSP48_8
INFO: [VRFC 10-311] analyzing module network_mac_muladd_8ns_5ns_4ns_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_4ns_7ns_7s_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_4ns_7ns_7s_10_1_1_DSP48_6
INFO: [VRFC 10-311] analyzing module network_mac_muladd_4ns_7ns_7s_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_83_16_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_83_16_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_164_16_1_1_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_164_16_1_1_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_1287_16_1_1_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_1287_16_1_1_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_3_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_3_w_s_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_3_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_4_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_4_w_s_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_4_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_2_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_w_s_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/pointwise_conv2d_fix_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pointwise_conv2d_fix_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_sig_buffer_user_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_sig_buffer_user_V_ram
INFO: [VRFC 10-311] analyzing module network_sig_buffer_user_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/depthwise_conv2d_fix_SeparableConv2D_0_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix_SeparableConv2D_0_w_s_rom
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix_SeparableConv2D_0_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_164_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_164_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mul_mul_16s_16s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_16s_29_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_16s_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/depthwise_conv2d_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_83_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_83_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_5ns_7ns_4ns_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_5ns_7ns_4ns_11_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module network_mac_muladd_5ns_7ns_4ns_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_MemBank_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MemBank_B_ram
INFO: [VRFC 10-311] analyzing module network_MemBank_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/max_pooling2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_pooling2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_MemBank_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MemBank_A_ram
INFO: [VRFC 10-311] analyzing module network_MemBank_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/depthwise_conv2d_fix_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_9ns_5ns_9s_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_9ns_5ns_9s_13_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module network_mac_muladd_9ns_5ns_9s_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_6ns_9ns_5ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_6ns_9ns_5ns_14_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module network_mac_muladd_6ns_9ns_5ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mul_mul_10ns_5ns_15_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_10ns_5ns_15_1_1_DSP48_7
INFO: [VRFC 10-311] analyzing module network_mul_mul_10ns_5ns_15_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_1_w_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_w_s_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_1_w_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mux_1287_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mux_1287_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_SeparableConv2D_2_b_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_b_s_rom
INFO: [VRFC 10-311] analyzing module network_SeparableConv2D_2_b_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/depthwise_conv2d_fix_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module depthwise_conv2d_fix_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/AESL_axi_s_output_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_output_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_9ns_6ns_5ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_9ns_6ns_5ns_14_1_1_DSP48_9
INFO: [VRFC 10-311] analyzing module network_mac_muladd_9ns_6ns_5ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/up_sampling2d_fix16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_sampling2d_fix16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_MemBank_Out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_MemBank_Out_ram
INFO: [VRFC 10-311] analyzing module network_MemBank_Out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mac_muladd_4ns_9ns_9s_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mac_muladd_4ns_9ns_9s_12_1_1_DSP48_10
INFO: [VRFC 10-311] analyzing module network_mac_muladd_4ns_9ns_9s_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_mul_mul_16s_13s_29_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_13s_29_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module network_mul_mul_16s_13s_29_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network_sig_buffer_keep_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network_sig_buffer_keep_V_ram
INFO: [VRFC 10-311] analyzing module network_sig_buffer_keep_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_network_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.network_SeparableConv2D_1_b_s_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_1_b_s(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_1_w_s_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_1_w_s(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_2_b_s_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_2_b_s(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_2_w_s_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_2_w_s(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_3_w_s_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_3_w_s(Da...
Compiling module xil_defaultlib.network_SeparableConv2D_4_w_s_ro...
Compiling module xil_defaultlib.network_SeparableConv2D_4_w_s(Da...
Compiling module xil_defaultlib.network_AXILiteS_s_axi
Compiling module xil_defaultlib.network_MemBank_A_ram
Compiling module xil_defaultlib.network_MemBank_A(DataWidth=16,A...
Compiling module xil_defaultlib.network_MemBank_B_ram
Compiling module xil_defaultlib.network_MemBank_B(DataWidth=16,A...
Compiling module xil_defaultlib.network_MemBank_Out_ram
Compiling module xil_defaultlib.network_MemBank_Out(DataWidth=16...
Compiling module xil_defaultlib.network_sig_buffer_keep_V_ram
Compiling module xil_defaultlib.network_sig_buffer_keep_V(DataWi...
Compiling module xil_defaultlib.network_sig_buffer_user_V_ram
Compiling module xil_defaultlib.network_sig_buffer_user_V(DataWi...
Compiling module xil_defaultlib.network_mul_mul_16s_16s_29_1_1_D...
Compiling module xil_defaultlib.network_mul_mul_16s_16s_29_1_1(I...
Compiling module xil_defaultlib.network_mac_muladd_6ns_9ns_5ns_1...
Compiling module xil_defaultlib.network_mac_muladd_6ns_9ns_5ns_1...
Compiling module xil_defaultlib.depthwise_conv2d_fix_2
Compiling module xil_defaultlib.network_mac_muladd_5ns_7ns_4ns_1...
Compiling module xil_defaultlib.network_mac_muladd_5ns_7ns_4ns_1...
Compiling module xil_defaultlib.depthwise_conv2d_fix_1
Compiling module xil_defaultlib.depthwise_conv2d_fix_SeparableCo...
Compiling module xil_defaultlib.depthwise_conv2d_fix_SeparableCo...
Compiling module xil_defaultlib.network_mul_mul_16s_13s_29_1_1_D...
Compiling module xil_defaultlib.network_mul_mul_16s_13s_29_1_1(I...
Compiling module xil_defaultlib.depthwise_conv2d_fix
Compiling module xil_defaultlib.network_mux_83_16_1_1(ID=1,din0_...
Compiling module xil_defaultlib.network_mux_1287_16_1_1(ID=1,din...
Compiling module xil_defaultlib.network_mux_164_32_1_1(ID=1,din1...
Compiling module xil_defaultlib.network_mac_muladd_9ns_5ns_9s_13...
Compiling module xil_defaultlib.network_mac_muladd_9ns_5ns_9s_13...
Compiling module xil_defaultlib.pointwise_conv2d_fix_1
Compiling module xil_defaultlib.network_mux_164_16_1_1_x(ID=1,di...
Compiling module xil_defaultlib.network_mux_1287_16_1_1_x(ID=1,d...
Compiling module xil_defaultlib.network_mac_muladd_4ns_9ns_9s_12...
Compiling module xil_defaultlib.network_mac_muladd_4ns_9ns_9s_12...
Compiling module xil_defaultlib.pointwise_conv2d_fix_3
Compiling module xil_defaultlib.network_mux_83_16_1_1_x(ID=1,din...
Compiling module xil_defaultlib.network_mux_646_16_1_1(ID=1,din0...
Compiling module xil_defaultlib.network_mac_muladd_4ns_7ns_7s_10...
Compiling module xil_defaultlib.network_mac_muladd_4ns_7ns_7s_10...
Compiling module xil_defaultlib.pointwise_conv2d_fix_2
Compiling module xil_defaultlib.network_mux_164_16_1_1_x0(ID=1,d...
Compiling module xil_defaultlib.network_mac_muladd_11ns_5ns_11s_...
Compiling module xil_defaultlib.network_mac_muladd_11ns_5ns_11s_...
Compiling module xil_defaultlib.pointwise_conv2d_fix_4
Compiling module xil_defaultlib.padding2d_fix16
Compiling module xil_defaultlib.network_mac_muladd_6ns_8ns_4ns_1...
Compiling module xil_defaultlib.network_mac_muladd_6ns_8ns_4ns_1...
Compiling module xil_defaultlib.max_pooling2d_fix16
Compiling module xil_defaultlib.network_mux_164_16_1_1(ID=1,din0...
Compiling module xil_defaultlib.pointwise_conv2d_fix
Compiling module xil_defaultlib.network_mul_mul_10ns_5ns_15_1_1_...
Compiling module xil_defaultlib.network_mul_mul_10ns_5ns_15_1_1(...
Compiling module xil_defaultlib.network_mac_muladd_8ns_5ns_4ns_1...
Compiling module xil_defaultlib.network_mac_muladd_8ns_5ns_4ns_1...
Compiling module xil_defaultlib.network_mac_muladd_9ns_6ns_5ns_1...
Compiling module xil_defaultlib.network_mac_muladd_9ns_6ns_5ns_1...
Compiling module xil_defaultlib.up_sampling2d_fix16
Compiling module xil_defaultlib.network
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=784,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_input_data
Compiling module xil_defaultlib.AESL_axi_s_output_data
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_network_top
Compiling module work.glbl
Built simulation snapshot network

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/xsim.dir/network/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/xsim.dir/network/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jan  7 14:01:41 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jan  7 14:01:41 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/network/xsim_script.tcl
# xsim {network} -autoloadwcfg -tclbatch {network.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source network.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set output_data_group [add_wave_group output_data(axis) -into $coutputgroup]
## add_wave /apatb_network_top/AESL_inst_network/output_data_TDEST -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TID -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TLAST -into $output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TUSER -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TSTRB -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TKEEP -into $output_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TREADY -into $output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TVALID -into $output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/output_data_TDATA -into $output_data_group -radix hex
## set return__return_group [add_wave_group return__return(axi_slave) -into $coutputgroup]
## add_wave /apatb_network_top/AESL_inst_network/interrupt -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BRESP -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_BVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RRESP -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RDATA -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_RVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_ARADDR -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WSTRB -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WDATA -into $return__return_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_WVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWREADY -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWVALID -into $return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/s_axi_AXILiteS_AWADDR -into $return__return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_data_group [add_wave_group input_data(axis) -into $cinputgroup]
## add_wave /apatb_network_top/AESL_inst_network/input_data_TDEST -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TID -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TLAST -into $input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TUSER -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TSTRB -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TKEEP -into $input_data_group -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TREADY -into $input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TVALID -into $input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AESL_inst_network/input_data_TDATA -into $input_data_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_network_top/AESL_inst_network/ap_done -into $blocksiggroup
## add_wave /apatb_network_top/AESL_inst_network/ap_idle -into $blocksiggroup
## add_wave /apatb_network_top/AESL_inst_network/ap_ready -into $blocksiggroup
## add_wave /apatb_network_top/AESL_inst_network/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_network_top/AESL_inst_network/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_network_top/AESL_inst_network/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_network_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_input_data_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_output_data_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_network_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_output_data_group [add_wave_group output_data(axis) -into $tbcoutputgroup]
## add_wave /apatb_network_top/output_data_TDEST -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TID -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TLAST -into $tb_output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/output_data_TUSER -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TSTRB -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TKEEP -into $tb_output_data_group -radix hex
## add_wave /apatb_network_top/output_data_TREADY -into $tb_output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/output_data_TVALID -into $tb_output_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/output_data_TDATA -into $tb_output_data_group -radix hex
## set tb_return__return_group [add_wave_group return__return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_network_top/AXILiteS_INTERRUPT -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_BRESP -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_BREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_BVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_RRESP -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_RDATA -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_RREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_RVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_ARREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_ARVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_ARADDR -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_WSTRB -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_WDATA -into $tb_return__return_group -radix hex
## add_wave /apatb_network_top/AXILiteS_WREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_WVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_AWREADY -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_AWVALID -into $tb_return__return_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/AXILiteS_AWADDR -into $tb_return__return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_data_group [add_wave_group input_data(axis) -into $tbcinputgroup]
## add_wave /apatb_network_top/input_data_TDEST -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TID -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TLAST -into $tb_input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/input_data_TUSER -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TSTRB -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TKEEP -into $tb_input_data_group -radix hex
## add_wave /apatb_network_top/input_data_TREADY -into $tb_input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/input_data_TVALID -into $tb_input_data_group -color #ffff00 -radix hex
## add_wave /apatb_network_top/input_data_TDATA -into $tb_input_data_group -radix hex
## save_wave_config network.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "2886475000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2886515 ns : File "/home/masudalab/DeepCAEonFPGA/HLS/HLS/solution1/sim/verilog/network.autotb.v" Line 495
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1547.430 ; gain = 72.004 ; free physical = 8499 ; free virtual = 14028
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jan  7 14:02:33 2020...
     0 

     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0   1187   5661   5873   4318   1713      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0   4385   8231   7961   7268   6686   6843   6397   6442   6589   6784   6937   6385   6035   6498   6507   1264      0      0      0      0      0      0      0 
     0      0      0      0      0    820   4423   4092   4560   5757   7224   8073   7951   7428   7567   7452   6349   6961   7922   8322   5162      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0    190    587     51      0      0    557   4751   7956   8588   4830      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   5205   8546   7513    890      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   7151   7956   3758      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   2663   7733   6851      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   7031   8081   3653      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   3517   8365   5339      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0      0   6481   7217    839      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0      0   4620   8143   6099      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0      0   2098   7677   8319   3154      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0    707   6728   8809   6242      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0      0   5994   8821   7297   1363      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0   2777   8141   7384   2061      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0      0   5826   7565   3829      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0   4135   7822   7287    971      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   1802   8087   8955   7085      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   4694   8181   8026   5475      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0   2352   4467   4050   1777      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 
     0      0      0      0      0      0      0      0      0      0    578    410      0      0      0      0      0      0      0      0      0      0      0      0      0      0      0 



count :784

