

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Tue Jun 29 10:40:13 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.268 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    43201|    43201| 0.216 ms | 0.216 ms |  43202|  43202| dataflow |
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |                                    |                                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |              Instance              |              Module             |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+-------+----------+
        |myproject_U0                        |myproject                        |    14467|    14468| 72.335 us | 72.340 us |  14405|  14405| dataflow |
        |Loop_2_proc_U0                      |Loop_2_proc                      |       25|       25|  0.125 us |  0.125 us |     25|     25|   none   |
        |Loop_1_proc326_U0                   |Loop_1_proc326                   |    43201|    43201|  0.216 ms |  0.216 ms |  43201|  43201|   none   |
        |Block_myproject_axi_exit31_proc_U0  |Block_myproject_axi_exit31_proc  |        0|        0|    0 ns   |    0 ns   |      0|      0|   none   |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+-------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       28|     -|
|FIFO                 |       15|      -|      290|     1079|     -|
|Instance             |      335|   1005|    76004|   104635|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       54|     -|
|Register             |        -|      -|        6|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      350|   1005|    76300|   105796|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       26|     32|        8|       24|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        6|      8|        2|        6|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+
    |Block_myproject_axi_exit31_proc_U0  |Block_myproject_axi_exit31_proc  |        0|      0|     98|     121|    0|
    |Loop_1_proc326_U0                   |Loop_1_proc326                   |        0|      0|    238|     702|    0|
    |Loop_2_proc_U0                      |Loop_2_proc                      |        0|      0|    145|    1005|    0|
    |myproject_U0                        |myproject                        |      335|   1005|  75523|  102807|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+
    |Total                               |                                 |      335|   1005|  76004|  104635|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |            Name           | BRAM_18K|  FF | LUT| URAM| Depth | Bits| Size:D*B|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |in_local_V_data_0_V_U      |       15|  225|   0|    -|  14400|   16|   230400|
    |is_last_0_i_loc_channel_U  |        0|    5|   0|    -|      2|    1|        2|
    |out_local_V_data_0_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |out_local_V_data_1_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |out_local_V_data_2_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |out_local_V_data_3_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |out_local_V_data_4_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |out_local_V_data_5_V_U     |        0|    5|   0|    -|      1|   16|       16|
    |tmp_data_V_0_U             |        0|    5|   0|    -|      2|   16|       32|
    |tmp_data_V_1_U             |        0|    5|   0|    -|      2|   16|       32|
    |tmp_data_V_2_U             |        0|    5|   0|    -|      2|   16|       32|
    |tmp_data_V_3_U             |        0|    5|   0|    -|      2|   16|       32|
    |tmp_data_V_4_U             |        0|    5|   0|    -|      2|   16|       32|
    |tmp_data_V_5_U             |        0|    5|   0|    -|      2|   16|       32|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+
    |Total                      |       15|  290|   0|    0|  14420|  209|   230690|
    +---------------------------+---------+-----+----+-----+-------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_myproject_axi_exit31_proc_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |Loop_2_proc_U0_ap_start                         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_0                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_1                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_2                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_3                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_4                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_5                    |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_0              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_1              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_2              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_3              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_4              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_5              |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|  28|          14|          14|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_5  |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  54|         12|    6|         12|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+---+----+-----+-----------+
    |                  Name                  | FF| LUT| Bits| Const Bits|
    +----------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_5  |  1|   0|    1|          0|
    +----------------------------------------+---+----+-----+-----------+
    |Total                                   |  6|   0|    6|          0|
    +----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 9, States = { 1 2 3 4 5 6 7 8 9 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_local_V_data_0_V = alloca i16, align 2"   --->   Operation 10 'alloca' 'in_local_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_local_V_data_0_V = alloca i16, align 2" [firmware/myproject_axi.cpp:15]   --->   Operation 11 'alloca' 'out_local_V_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%out_local_V_data_1_V = alloca i16, align 2" [firmware/myproject_axi.cpp:15]   --->   Operation 12 'alloca' 'out_local_V_data_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_local_V_data_2_V = alloca i16, align 2" [firmware/myproject_axi.cpp:15]   --->   Operation 13 'alloca' 'out_local_V_data_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_local_V_data_3_V = alloca i16, align 2" [firmware/myproject_axi.cpp:15]   --->   Operation 14 'alloca' 'out_local_V_data_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_local_V_data_4_V = alloca i16, align 2" [firmware/myproject_axi.cpp:15]   --->   Operation 15 'alloca' 'out_local_V_data_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%out_local_V_data_5_V = alloca i16, align 2" [firmware/myproject_axi.cpp:15]   --->   Operation 16 'alloca' 'out_local_V_data_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = alloca i16, align 2"   --->   Operation 17 'alloca' 'tmp_data_V_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = alloca i16, align 2"   --->   Operation 18 'alloca' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = alloca i16, align 2"   --->   Operation 19 'alloca' 'tmp_data_V_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = alloca i16, align 2"   --->   Operation 20 'alloca' 'tmp_data_V_3' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = alloca i16, align 2"   --->   Operation 21 'alloca' 'tmp_data_V_4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = alloca i16, align 2"   --->   Operation 22 'alloca' 'tmp_data_V_5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.00ns)   --->   "%is_last_0_i_loc_channel = call fastcc i1 @Loop_1_proc326(i1* %in_last_V, i16* %in_local_V_data_0_V, float* %in_data)"   --->   Operation 23 'call' 'is_last_0_i_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%is_last_0_i_loc_channel = call fastcc i1 @Loop_1_proc326(i1* %in_last_V, i16* %in_local_V_data_0_V, float* %in_data)"   --->   Operation 24 'call' 'is_last_0_i_loc_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @myproject(i16* %in_local_V_data_0_V, i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V)" [firmware/myproject_axi.cpp:30]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [1/2] (0.00ns)   --->   "call fastcc void @myproject(i16* %in_local_V_data_0_V, i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V)" [firmware/myproject_axi.cpp:30]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call fastcc void @Block_myproject_axi_.exit31_proc(i16* %out_local_V_data_0_V, i16* %out_local_V_data_1_V, i16* %out_local_V_data_2_V, i16* %out_local_V_data_3_V, i16* %out_local_V_data_4_V, i16* %out_local_V_data_5_V, i16* %tmp_data_V_0, i16* %tmp_data_V_1, i16* %tmp_data_V_2, i16* %tmp_data_V_3, i16* %tmp_data_V_4, i16* %tmp_data_V_5)"   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.40>
ST_7 : Operation 28 [2/2] (1.40ns)   --->   "call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1 %is_last_0_i_loc_channel, i16* %tmp_data_V_0, i16* %tmp_data_V_1, i16* %tmp_data_V_2, i16* %tmp_data_V_3, i16* %tmp_data_V_4, i16* %tmp_data_V_5)"   --->   Operation 28 'call' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc(float* %out_data, i1* %out_last_V, i1 %is_last_0_i_loc_channel, i16* %tmp_data_V_0, i16* %tmp_data_V_1, i16* %tmp_data_V_2, i16* %tmp_data_V_3, i16* %tmp_data_V_4, i16* %tmp_data_V_5)"   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:11]   --->   Operation 30 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %in_data), !map !222"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !228"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %out_data), !map !232"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !238"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @in_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 14400, i32 14400, i16* %in_local_V_data_0_V, i16* %in_local_V_data_0_V)"   --->   Operation 36 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_0_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_0_V, i16* %out_local_V_data_0_V)"   --->   Operation 38 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_1_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_1_V, i16* %out_local_V_data_1_V)"   --->   Operation 40 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_2_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_2_V, i16* %out_local_V_data_2_V)"   --->   Operation 42 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_3_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_3_V, i16* %out_local_V_data_3_V)"   --->   Operation 44 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_4_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_4_V, i16* %out_local_V_data_4_V)"   --->   Operation 46 'specchannel' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @out_local_OC_V_OC_data_LF_5_NF_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 1, i16* %out_local_V_data_5_V, i16* %out_local_V_data_5_V)"   --->   Operation 48 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_local_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %in_data, i1* %in_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:8]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %out_data, i1* %out_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:9]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:10]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:39]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ pX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ w4_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w8_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outidx7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w12_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w16_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_local_V_data_0_V       (alloca              ) [ 0011111111]
out_local_V_data_0_V      (alloca              ) [ 0011111111]
out_local_V_data_1_V      (alloca              ) [ 0011111111]
out_local_V_data_2_V      (alloca              ) [ 0011111111]
out_local_V_data_3_V      (alloca              ) [ 0011111111]
out_local_V_data_4_V      (alloca              ) [ 0011111111]
out_local_V_data_5_V      (alloca              ) [ 0011111111]
tmp_data_V_0              (alloca              ) [ 0011111110]
tmp_data_V_1              (alloca              ) [ 0011111110]
tmp_data_V_2              (alloca              ) [ 0011111110]
tmp_data_V_3              (alloca              ) [ 0011111110]
tmp_data_V_4              (alloca              ) [ 0011111110]
tmp_data_V_5              (alloca              ) [ 0011111110]
is_last_0_i_loc_channel   (call                ) [ 0000111110]
call_ln30                 (call                ) [ 0000000000]
call_ln0                  (call                ) [ 0000000000]
call_ln0                  (call                ) [ 0000000000]
specdataflowpipeline_ln11 (specdataflowpipeline) [ 0000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000]
specbitsmap_ln0           (specbitsmap         ) [ 0000000000]
spectopmodule_ln0         (spectopmodule       ) [ 0000000000]
empty                     (specchannel         ) [ 0000000000]
specinterface_ln0         (specinterface       ) [ 0000000000]
empty_44                  (specchannel         ) [ 0000000000]
specinterface_ln0         (specinterface       ) [ 0000000000]
empty_45                  (specchannel         ) [ 0000000000]
specinterface_ln0         (specinterface       ) [ 0000000000]
empty_46                  (specchannel         ) [ 0000000000]
specinterface_ln0         (specinterface       ) [ 0000000000]
empty_47                  (specchannel         ) [ 0000000000]
specinterface_ln0         (specinterface       ) [ 0000000000]
empty_48                  (specchannel         ) [ 0000000000]
specinterface_ln0         (specinterface       ) [ 0000000000]
empty_49                  (specchannel         ) [ 0000000000]
specinterface_ln0         (specinterface       ) [ 0000000000]
specinterface_ln8         (specinterface       ) [ 0000000000]
specinterface_ln9         (specinterface       ) [ 0000000000]
specinterface_ln10        (specinterface       ) [ 0000000000]
ret_ln39                  (ret                 ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pX">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sX">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pY">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sY">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_10">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_11">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_11"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="line_buffer_Array_V_1_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="line_buffer_Array_V_2_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_2_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="w4_V">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w4_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="w8_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w8_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="outidx7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="w12_V">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w12_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="outidx">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="w16_V">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w16_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc326"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_myproject_axi_.exit31_proc"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_axi_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_local_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_0_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_1_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_2_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_3_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_4_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_local_OC_V_OC_data_LF_5_NF_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="in_local_V_data_0_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_local_V_data_0_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_0_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="out_local_V_data_1_V_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_1_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_local_V_data_2_V_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_2_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_local_V_data_3_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_3_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="out_local_V_data_4_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_4_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="out_local_V_data_5_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_local_V_data_5_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_data_V_0_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_data_V_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_data_V_2_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_data_V_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_3/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_data_V_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_4/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_data_V_5_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_data_V_5/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_myproject_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="3"/>
<pin id="173" dir="0" index="2" bw="16" slack="3"/>
<pin id="174" dir="0" index="3" bw="16" slack="3"/>
<pin id="175" dir="0" index="4" bw="16" slack="3"/>
<pin id="176" dir="0" index="5" bw="16" slack="3"/>
<pin id="177" dir="0" index="6" bw="16" slack="3"/>
<pin id="178" dir="0" index="7" bw="16" slack="3"/>
<pin id="179" dir="0" index="8" bw="32" slack="0"/>
<pin id="180" dir="0" index="9" bw="32" slack="0"/>
<pin id="181" dir="0" index="10" bw="32" slack="0"/>
<pin id="182" dir="0" index="11" bw="32" slack="0"/>
<pin id="183" dir="0" index="12" bw="16" slack="0"/>
<pin id="184" dir="0" index="13" bw="16" slack="0"/>
<pin id="185" dir="0" index="14" bw="16" slack="0"/>
<pin id="186" dir="0" index="15" bw="16" slack="0"/>
<pin id="187" dir="0" index="16" bw="16" slack="0"/>
<pin id="188" dir="0" index="17" bw="16" slack="0"/>
<pin id="189" dir="0" index="18" bw="16" slack="0"/>
<pin id="190" dir="0" index="19" bw="16" slack="0"/>
<pin id="191" dir="0" index="20" bw="16" slack="0"/>
<pin id="192" dir="0" index="21" bw="16" slack="0"/>
<pin id="193" dir="0" index="22" bw="16" slack="0"/>
<pin id="194" dir="0" index="23" bw="16" slack="0"/>
<pin id="195" dir="0" index="24" bw="16" slack="0"/>
<pin id="196" dir="0" index="25" bw="16" slack="0"/>
<pin id="197" dir="0" index="26" bw="16" slack="0"/>
<pin id="198" dir="0" index="27" bw="11515" slack="0"/>
<pin id="199" dir="0" index="28" bw="380" slack="0"/>
<pin id="200" dir="0" index="29" bw="1" slack="0"/>
<pin id="201" dir="0" index="30" bw="92" slack="0"/>
<pin id="202" dir="0" index="31" bw="2" slack="0"/>
<pin id="203" dir="0" index="32" bw="19" slack="0"/>
<pin id="204" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln30/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_Loop_2_proc_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="0" index="3" bw="1" slack="4"/>
<pin id="236" dir="0" index="4" bw="16" slack="6"/>
<pin id="237" dir="0" index="5" bw="16" slack="6"/>
<pin id="238" dir="0" index="6" bw="16" slack="6"/>
<pin id="239" dir="0" index="7" bw="16" slack="6"/>
<pin id="240" dir="0" index="8" bw="16" slack="6"/>
<pin id="241" dir="0" index="9" bw="16" slack="6"/>
<pin id="242" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_Loop_1_proc326_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="16" slack="1"/>
<pin id="250" dir="0" index="3" bw="32" slack="0"/>
<pin id="251" dir="1" index="4" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="is_last_0_i_loc_channel/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="call_ln0_Block_myproject_axi_exit31_proc_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="5"/>
<pin id="258" dir="0" index="2" bw="16" slack="5"/>
<pin id="259" dir="0" index="3" bw="16" slack="5"/>
<pin id="260" dir="0" index="4" bw="16" slack="5"/>
<pin id="261" dir="0" index="5" bw="16" slack="5"/>
<pin id="262" dir="0" index="6" bw="16" slack="5"/>
<pin id="263" dir="0" index="7" bw="16" slack="5"/>
<pin id="264" dir="0" index="8" bw="16" slack="5"/>
<pin id="265" dir="0" index="9" bw="16" slack="5"/>
<pin id="266" dir="0" index="10" bw="16" slack="5"/>
<pin id="267" dir="0" index="11" bw="16" slack="5"/>
<pin id="268" dir="0" index="12" bw="16" slack="5"/>
<pin id="269" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="271" class="1005" name="in_local_V_data_0_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="1"/>
<pin id="273" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_data_0_V "/>
</bind>
</comp>

<comp id="277" class="1005" name="out_local_V_data_0_V_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="3"/>
<pin id="279" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_0_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="out_local_V_data_1_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="3"/>
<pin id="285" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_1_V "/>
</bind>
</comp>

<comp id="289" class="1005" name="out_local_V_data_2_V_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="3"/>
<pin id="291" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_2_V "/>
</bind>
</comp>

<comp id="295" class="1005" name="out_local_V_data_3_V_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="3"/>
<pin id="297" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_3_V "/>
</bind>
</comp>

<comp id="301" class="1005" name="out_local_V_data_4_V_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="16" slack="3"/>
<pin id="303" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_4_V "/>
</bind>
</comp>

<comp id="307" class="1005" name="out_local_V_data_5_V_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="3"/>
<pin id="309" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="out_local_V_data_5_V "/>
</bind>
</comp>

<comp id="313" class="1005" name="tmp_data_V_0_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="5"/>
<pin id="315" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="319" class="1005" name="tmp_data_V_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="5"/>
<pin id="321" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="325" class="1005" name="tmp_data_V_2_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="5"/>
<pin id="327" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_data_V_3_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="5"/>
<pin id="333" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="tmp_data_V_4_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="5"/>
<pin id="339" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="343" class="1005" name="tmp_data_V_5_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="5"/>
<pin id="345" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="349" class="1005" name="is_last_0_i_loc_channel_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="4"/>
<pin id="351" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="is_last_0_i_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="58" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="58" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="58" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="58" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="205"><net_src comp="62" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="170" pin=8"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="170" pin=9"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="170" pin=10"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="170" pin=11"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="170" pin=12"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="170" pin=13"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="170" pin=14"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="170" pin=15"/></net>

<net id="214"><net_src comp="24" pin="0"/><net_sink comp="170" pin=16"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="170" pin=17"/></net>

<net id="216"><net_src comp="28" pin="0"/><net_sink comp="170" pin=18"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="170" pin=19"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="170" pin=20"/></net>

<net id="219"><net_src comp="34" pin="0"/><net_sink comp="170" pin=21"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="170" pin=22"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="170" pin=23"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="170" pin=24"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="170" pin=25"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="170" pin=26"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="170" pin=27"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="170" pin=28"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="170" pin=29"/></net>

<net id="228"><net_src comp="52" pin="0"/><net_sink comp="170" pin=30"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="170" pin=31"/></net>

<net id="230"><net_src comp="56" pin="0"/><net_sink comp="170" pin=32"/></net>

<net id="243"><net_src comp="66" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="2" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="270"><net_src comp="64" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="274"><net_src comp="118" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="280"><net_src comp="122" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="286"><net_src comp="126" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="292"><net_src comp="130" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="255" pin=3"/></net>

<net id="298"><net_src comp="134" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="304"><net_src comp="138" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="170" pin=6"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="255" pin=5"/></net>

<net id="310"><net_src comp="142" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="170" pin=7"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="255" pin=6"/></net>

<net id="316"><net_src comp="146" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="255" pin=7"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="231" pin=4"/></net>

<net id="322"><net_src comp="150" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="255" pin=8"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="231" pin=5"/></net>

<net id="328"><net_src comp="154" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="255" pin=9"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="231" pin=6"/></net>

<net id="334"><net_src comp="158" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="255" pin=10"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="231" pin=7"/></net>

<net id="340"><net_src comp="162" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="255" pin=11"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="231" pin=8"/></net>

<net id="346"><net_src comp="166" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="255" pin=12"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="231" pin=9"/></net>

<net id="352"><net_src comp="246" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="231" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data | {7 8 }
	Port: out_last_V | {7 8 }
	Port: pX | {4 5 }
	Port: sX | {4 5 }
	Port: pY | {4 5 }
	Port: sY | {4 5 }
	Port: kernel_data_V_1 | {4 5 }
	Port: kernel_data_V_2 | {4 5 }
	Port: kernel_data_V_3 | {4 5 }
	Port: kernel_data_V_5 | {4 5 }
	Port: kernel_data_V_6 | {4 5 }
	Port: kernel_data_V_7 | {4 5 }
	Port: kernel_data_V_9 | {4 5 }
	Port: kernel_data_V_10 | {4 5 }
	Port: kernel_data_V_11 | {4 5 }
	Port: kernel_data_V_13 | {4 5 }
	Port: kernel_data_V_14 | {4 5 }
	Port: kernel_data_V_15 | {4 5 }
	Port: line_buffer_Array_V_0_0 | {4 5 }
	Port: line_buffer_Array_V_1_0 | {4 5 }
	Port: line_buffer_Array_V_2_0 | {4 5 }
 - Input state : 
	Port: myproject_axi : in_data | {2 3 }
	Port: myproject_axi : in_last_V | {2 3 }
	Port: myproject_axi : pX | {4 5 }
	Port: myproject_axi : sX | {4 5 }
	Port: myproject_axi : pY | {4 5 }
	Port: myproject_axi : sY | {4 5 }
	Port: myproject_axi : kernel_data_V_1 | {4 5 }
	Port: myproject_axi : kernel_data_V_2 | {4 5 }
	Port: myproject_axi : kernel_data_V_3 | {4 5 }
	Port: myproject_axi : kernel_data_V_5 | {4 5 }
	Port: myproject_axi : kernel_data_V_6 | {4 5 }
	Port: myproject_axi : kernel_data_V_7 | {4 5 }
	Port: myproject_axi : kernel_data_V_9 | {4 5 }
	Port: myproject_axi : kernel_data_V_10 | {4 5 }
	Port: myproject_axi : kernel_data_V_11 | {4 5 }
	Port: myproject_axi : kernel_data_V_13 | {4 5 }
	Port: myproject_axi : kernel_data_V_14 | {4 5 }
	Port: myproject_axi : kernel_data_V_15 | {4 5 }
	Port: myproject_axi : line_buffer_Array_V_0_0 | {4 5 }
	Port: myproject_axi : line_buffer_Array_V_1_0 | {4 5 }
	Port: myproject_axi : line_buffer_Array_V_2_0 | {4 5 }
	Port: myproject_axi : w4_V | {4 5 }
	Port: myproject_axi : w8_V | {4 5 }
	Port: myproject_axi : outidx7 | {4 5 }
	Port: myproject_axi : w12_V | {4 5 }
	Port: myproject_axi : outidx | {4 5 }
	Port: myproject_axi : w16_V | {4 5 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          |               grp_myproject_fu_170              |   1005  | 625.071 |  92379  |  53382  |
|   call   |              grp_Loop_2_proc_fu_231             |    0    |  0.603  |   203   |   839   |
|          |            grp_Loop_1_proc326_fu_246            |    0    |  0.603  |   231   |   630   |
|          | call_ln0_Block_myproject_axi_exit31_proc_fu_255 |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |   1005  | 626.277 |  92813  |  54851  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------------------+--------+--------+--------+
|                       |  BRAM  |   FF   |   LUT  |
+-----------------------+--------+--------+--------+
|line_buffer_Array_V_0_0|    0   |   64   |   128  |
|line_buffer_Array_V_1_0|    0   |   64   |   128  |
|line_buffer_Array_V_2_0|    0   |   64   |   128  |
|         outidx        |    0   |    2   |    2   |
|        outidx7        |    0   |    1   |    1   |
|         w12_V         |    3   |    0   |    0   |
|         w16_V         |    0   |   19   |   15   |
|          w4_V         |   320  |    0   |    0   |
|          w8_V         |   11   |    0   |    0   |
+-----------------------+--------+--------+--------+
|         Total         |   334  |   214  |   402  |
+-----------------------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|  in_local_V_data_0_V_reg_271  |   16   |
|is_last_0_i_loc_channel_reg_349|    1   |
|  out_local_V_data_0_V_reg_277 |   16   |
|  out_local_V_data_1_V_reg_283 |   16   |
|  out_local_V_data_2_V_reg_289 |   16   |
|  out_local_V_data_3_V_reg_295 |   16   |
|  out_local_V_data_4_V_reg_301 |   16   |
|  out_local_V_data_5_V_reg_307 |   16   |
|      tmp_data_V_0_reg_313     |   16   |
|      tmp_data_V_1_reg_319     |   16   |
|      tmp_data_V_2_reg_325     |   16   |
|      tmp_data_V_3_reg_331     |   16   |
|      tmp_data_V_4_reg_337     |   16   |
|      tmp_data_V_5_reg_343     |   16   |
+-------------------------------+--------+
|             Total             |   209  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |  1005  |   626  |  92813 |  54851 |
|   Memory  |   334  |    -   |    -   |   214  |   402  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   209  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   334  |  1005  |   626  |  93236 |  55253 |
+-----------+--------+--------+--------+--------+--------+
