Timing Analyzer report for ram_test_fpga
Tue Apr  8 20:34:57 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 22. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 30. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; ram_test_fpga                                              ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE115F29C7                                              ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.6%      ;
;     Processor 3            ;   1.5%      ;
;     Processor 4            ;   1.4%      ;
;     Processors 5-12        ;   0.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 312.11 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -2.204 ; -165.354        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.430 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -890.460                      ;
+----------+--------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a81~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a81  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a1~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a241~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a241 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a82~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a82  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a2~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a2   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a242~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a242 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a163~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a163 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a83~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a83  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a3~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a3   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a243~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a243 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a84~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a84  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a164~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a164 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a244~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a244 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a85~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a85  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a5~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a5   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a86~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a86  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a166~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a166 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a6~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a6   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a246~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a246 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a87~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a87  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a7~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a7   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a247~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a247 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a88~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a88  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a168~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a168 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a8~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a8   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a248~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a248 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a9~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a9   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a249~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a249 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a170~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a170 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a10~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a10  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a250~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a250 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a91~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a91  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a11~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a11  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a251~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a251 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a172~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a172 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a12~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a12  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a252~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a252 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a173~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a173 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a93~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a93  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a13~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a13  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a253~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a253 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a94~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a94  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a174~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a174 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a14~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a14  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a254~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a254 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a15~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a15  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -2.204 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 3.049      ;
; -1.961 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.088     ; 2.871      ;
; -1.833 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240                    ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.366     ; 2.465      ;
; -1.808 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0                      ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.372     ; 2.434      ;
; -1.777 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80                     ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.401     ; 2.374      ;
; -1.640 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 2.956      ;
; -1.639 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160                    ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.353     ; 2.284      ;
; -1.616 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 2.932      ;
; -1.591 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.311      ; 2.900      ;
; -1.578 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 2.879      ;
; -1.541 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.329      ; 2.868      ;
; -1.533 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.329      ; 2.860      ;
; -1.516 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.429      ;
; -1.504 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[8]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 2.807      ;
; -1.491 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.093     ; 2.396      ;
; -1.488 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 2.796      ;
; -1.484 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 2.777      ;
; -1.484 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 2.792      ;
; -1.464 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 2.780      ;
; -1.459 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162                    ; q_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 2.467      ;
; -1.443 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169                    ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.424     ; 2.017      ;
; -1.442 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92                     ; q_reg[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 2.458      ;
; -1.434 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.347      ; 2.779      ;
; -1.427 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175                    ; q_reg[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.022      ; 2.447      ;
; -1.413 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4                      ; q_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 2.429      ;
; -1.410 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95                     ; q_reg[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.005      ; 2.413      ;
; -1.408 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 2.709      ;
; -1.396 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89                     ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.389     ; 2.005      ;
; -1.395 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171                    ; q_reg[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.392      ;
; -1.383 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255                    ; q_reg[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.038      ; 2.419      ;
; -1.381 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245                    ; q_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.007      ; 2.386      ;
; -1.372 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.329      ; 2.699      ;
; -1.370 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90                     ; q_reg[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.007     ; 2.361      ;
; -1.370 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.329      ; 2.697      ;
; -1.363 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165                    ; q_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.004      ; 2.365      ;
; -1.332 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 2.640      ;
; -1.332 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.310      ; 2.640      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|address_reg_a[1]                  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 0.696      ;
; 0.633 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.333      ;
; 0.752 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.018      ;
; 0.754 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.454      ;
; 0.757 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.457      ;
; 0.850 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.550      ;
; 0.872 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.514      ; 1.572      ;
; 0.936 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|address_reg_a[0]                  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 1.200      ;
; 1.027 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a87                     ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.406      ;
; 1.049 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 1.768      ;
; 1.160 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a93                     ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 1.537      ;
; 1.168 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a253                    ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.197      ; 1.551      ;
; 1.274 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 1.993      ;
; 1.292 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.984      ;
; 1.294 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.986      ;
; 1.295 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.987      ;
; 1.301 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 1.993      ;
; 1.307 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a10                     ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 1.681      ;
; 1.309 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.506      ; 2.001      ;
; 1.388 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a8                      ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 1.765      ;
; 1.448 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.543      ; 2.177      ;
; 1.451 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.543      ; 2.180      ;
; 1.458 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a13                     ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 1.849      ;
; 1.461 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a85                     ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 1.835      ;
; 1.467 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a174                    ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.192      ; 1.845      ;
; 1.477 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161                    ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.903      ;
; 1.480 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a6                      ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 1.862      ;
; 1.480 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a94                     ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.850      ;
; 1.481 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.543      ; 2.210      ;
; 1.482 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.543      ; 2.211      ;
; 1.503 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a91                     ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.163      ; 1.852      ;
; 1.505 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 2.216      ;
; 1.506 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a250                    ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.914      ;
; 1.526 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a11                     ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 1.887      ;
; 1.536 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a248                    ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.159      ; 1.881      ;
; 1.547 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a244                    ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.945      ;
; 1.553 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a88                     ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.963      ;
; 1.556 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a241                    ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 1.914      ;
; 1.565 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.471      ; 2.222      ;
; 1.584 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.836      ;
; 1.593 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a164                    ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.986      ;
; 1.593 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a249                    ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.230     ; 1.549      ;
; 1.609 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a9                      ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.242     ; 1.553      ;
; 1.610 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a173                    ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 1.971      ;
; 1.614 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a254                    ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 2.018      ;
; 1.615 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a15                     ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 2.021      ;
; 1.617 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a2                      ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.202      ; 2.005      ;
; 1.621 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a172                    ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.199      ; 2.006      ;
; 1.625 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a1                      ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 1.999      ;
; 1.626 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a81                     ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 2.039      ;
; 1.631 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a246                    ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 1.995      ;
; 1.632 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a168                    ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 2.001      ;
; 1.665 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a7                      ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.194      ; 2.045      ;
; 1.671 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a166                    ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 2.069      ;
; 1.671 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a247                    ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 2.084      ;
; 1.678 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a82                     ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 2.088      ;
; 1.685 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a84                     ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.180      ; 2.051      ;
; 1.685 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.535      ; 2.406      ;
; 1.688 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.535      ; 2.409      ;
; 1.690 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.481      ; 2.357      ;
; 1.697 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a170                    ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 2.059      ;
; 1.712 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a12                     ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.201      ; 2.099      ;
; 1.722 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a251                    ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 2.116      ;
; 1.730 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a243                    ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 2.088      ;
; 1.738 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a163                    ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 2.138      ;
; 1.740 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a86                     ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 2.134      ;
; 1.744 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a242                    ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 2.135      ;
; 1.744 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a3                      ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.121      ;
; 1.749 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.486      ; 2.421      ;
; 1.761 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a5                      ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 2.155      ;
; 1.764 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90                     ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 2.159      ;
; 1.764 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a252                    ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 2.134      ;
; 1.781 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.473      ; 2.440      ;
; 1.796 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a14                     ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.186      ; 2.168      ;
; 1.802 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165                    ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 2.163      ;
; 1.808 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a83                     ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 2.227      ;
; 1.813 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.535      ; 2.534      ;
; 1.816 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.535      ; 2.537      ;
; 1.828 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95                     ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 2.190      ;
; 1.831 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.525      ; 2.542      ;
; 1.836 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.479      ; 2.501      ;
; 1.850 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4                      ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.189      ; 2.225      ;
; 1.860 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167                    ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 2.237      ;
; 1.869 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171                    ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 2.270      ;
; 1.873 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175                    ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.192      ; 2.251      ;
; 1.898 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245                    ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 2.262      ;
; 1.903 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255                    ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.208      ; 2.297      ;
; 1.913 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162                    ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.181      ; 2.280      ;
; 1.947 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.478      ; 2.611      ;
; 1.949 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89                     ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.236     ; 1.899      ;
; 1.957 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92                     ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 2.333      ;
; 1.964 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169                    ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.270     ; 1.880      ;
; 1.982 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 2.242      ;
; 2.119 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160                    ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.201     ; 2.104      ;
; 2.281 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0                      ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.220     ; 2.247      ;
; 2.299 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 2.557      ;
; 2.325 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80                     ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.247     ; 2.264      ;
; 2.365 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240                    ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.214     ; 2.337      ;
; 2.749 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.934      ;
; 2.749 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 2.934      ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                        ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 344.0 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.907 ; -142.564       ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.396 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -876.380                     ;
+----------+--------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a81~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a81  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a1~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a241~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a241 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a82~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a82  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a2~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a2   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a242~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a242 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a163~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a163 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a83~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a83  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a3~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a3   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a243~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a243 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a84~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a84  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a164~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a164 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a244~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a244 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a85~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a85  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a5~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a5   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a86~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a86  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a166~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a166 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a6~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a6   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a246~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a246 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a87~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a87  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a7~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a7   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a247~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a247 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a88~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a88  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a168~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a168 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a8~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a8   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a248~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a248 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a9~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a9   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a249~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a249 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a170~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a170 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a10~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a10  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a250~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a250 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a91~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a91  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a11~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a11  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a251~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a251 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a172~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a172 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a12~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a12  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a252~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a252 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a173~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a173 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a93~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a93  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a13~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a13  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a253~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a253 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a94~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a94  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a174~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a174 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a14~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a14  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a254~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a254 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a15~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a15  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.907 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.763      ;
; -1.683 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.602      ;
; -1.611 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240                    ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.325     ; 2.285      ;
; -1.555 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80                     ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.358     ; 2.196      ;
; -1.550 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0                      ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.331     ; 2.218      ;
; -1.418 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160                    ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.309     ; 2.108      ;
; -1.384 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 2.679      ;
; -1.378 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.273      ; 2.650      ;
; -1.348 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.282      ; 2.629      ;
; -1.335 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 2.630      ;
; -1.301 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.302      ; 2.602      ;
; -1.298 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.302      ; 2.599      ;
; -1.288 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 2.554      ;
; -1.273 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.196      ;
; -1.272 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 2.186      ;
; -1.263 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162                    ; q_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.016      ; 2.278      ;
; -1.254 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.317      ; 2.570      ;
; -1.248 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92                     ; q_reg[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.023      ; 2.270      ;
; -1.244 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[8]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.278      ; 2.521      ;
; -1.243 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175                    ; q_reg[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 2.271      ;
; -1.229 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95                     ; q_reg[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 2.240      ;
; -1.221 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.287      ; 2.507      ;
; -1.217 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.287      ; 2.503      ;
; -1.215 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169                    ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.383     ; 1.831      ;
; -1.214 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 2.509      ;
; -1.211 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89                     ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.347     ; 1.863      ;
; -1.207 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171                    ; q_reg[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.008      ; 2.214      ;
; -1.206 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255                    ; q_reg[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.046      ; 2.251      ;
; -1.200 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4                      ; q_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.025      ; 2.224      ;
; -1.196 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90                     ; q_reg[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 2.194      ;
; -1.188 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165                    ; q_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 2.197      ;
; -1.184 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245                    ; q_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 2.197      ;
; -1.177 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.276      ; 2.452      ;
; -1.156 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167                    ; q_reg[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 2.182      ;
; -1.152 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.302      ; 2.453      ;
; -1.151 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.302      ; 2.452      ;
; -1.142 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a83                     ; q_reg[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.073      ; 2.214      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.396 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|address_reg_a[1]                  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.639      ;
; 0.571 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.211      ;
; 0.682 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.322      ;
; 0.684 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.324      ;
; 0.686 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.928      ;
; 0.775 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.415      ;
; 0.797 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.469      ; 1.437      ;
; 0.850 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|address_reg_a[0]                  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.090      ;
; 0.906 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a87                     ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 1.265      ;
; 0.949 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 1.605      ;
; 1.033 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a93                     ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.186      ; 1.390      ;
; 1.044 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a253                    ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.405      ;
; 1.135 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.767      ;
; 1.140 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.772      ;
; 1.144 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.776      ;
; 1.151 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.783      ;
; 1.161 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 1.793      ;
; 1.166 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a10                     ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.520      ;
; 1.171 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 1.827      ;
; 1.223 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a8                      ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.578      ;
; 1.284 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a85                     ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 1.639      ;
; 1.292 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a174                    ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.653      ;
; 1.299 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161                    ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.706      ;
; 1.304 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a6                      ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.668      ;
; 1.306 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a13                     ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.196      ; 1.673      ;
; 1.313 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a94                     ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.180      ; 1.664      ;
; 1.322 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a250                    ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.213      ; 1.706      ;
; 1.327 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a91                     ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.157      ; 1.655      ;
; 1.342 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.990      ;
; 1.348 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a11                     ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.688      ;
; 1.355 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.023      ;
; 1.359 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.027      ;
; 1.360 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a248                    ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.153      ; 1.684      ;
; 1.366 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a244                    ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.747      ;
; 1.369 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a88                     ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.754      ;
; 1.375 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a241                    ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.168      ; 1.714      ;
; 1.375 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.043      ;
; 1.376 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.497      ; 2.044      ;
; 1.411 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a249                    ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.198     ; 1.384      ;
; 1.417 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a164                    ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.204      ; 1.792      ;
; 1.419 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a15                     ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 1.805      ;
; 1.423 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a173                    ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.763      ;
; 1.426 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a81                     ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.819      ;
; 1.426 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 2.022      ;
; 1.428 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a254                    ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.214      ; 1.813      ;
; 1.429 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a9                      ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.210     ; 1.390      ;
; 1.435 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a168                    ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.178      ; 1.784      ;
; 1.439 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a2                      ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.198      ; 1.808      ;
; 1.440 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 1.669      ;
; 1.452 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a246                    ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 1.797      ;
; 1.453 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a1                      ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.185      ; 1.809      ;
; 1.454 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a172                    ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.191      ; 1.816      ;
; 1.465 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a247                    ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 1.858      ;
; 1.475 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a166                    ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.209      ; 1.855      ;
; 1.478 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a7                      ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.190      ; 1.839      ;
; 1.487 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a82                     ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 1.879      ;
; 1.509 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a84                     ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.175      ; 1.855      ;
; 1.511 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a12                     ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.193      ; 1.875      ;
; 1.513 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a170                    ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.169      ; 1.853      ;
; 1.529 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a243                    ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.167      ; 1.867      ;
; 1.536 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a242                    ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.203      ; 1.910      ;
; 1.541 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a163                    ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.210      ; 1.922      ;
; 1.551 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a3                      ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.187      ; 1.909      ;
; 1.551 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a5                      ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.204      ; 1.926      ;
; 1.554 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a252                    ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.176      ; 1.901      ;
; 1.559 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 2.219      ;
; 1.561 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 2.221      ;
; 1.564 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90                     ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.198      ; 1.933      ;
; 1.566 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 2.171      ;
; 1.577 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a251                    ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.199      ; 1.947      ;
; 1.582 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a86                     ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 1.960      ;
; 1.592 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a14                     ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.183      ; 1.946      ;
; 1.595 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165                    ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.170      ; 1.936      ;
; 1.601 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a83                     ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 2.002      ;
; 1.603 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.426      ; 2.200      ;
; 1.612 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 2.222      ;
; 1.614 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95                     ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.172      ; 1.957      ;
; 1.630 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 2.278      ;
; 1.645 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4                      ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.186      ; 2.002      ;
; 1.646 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167                    ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.186      ; 2.003      ;
; 1.654 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175                    ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.188      ; 2.013      ;
; 1.666 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171                    ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.207      ; 2.044      ;
; 1.679 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255                    ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.204      ; 2.054      ;
; 1.682 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 2.342      ;
; 1.685 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.489      ; 2.345      ;
; 1.687 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245                    ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.174      ; 2.032      ;
; 1.693 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 2.297      ;
; 1.706 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162                    ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.177      ; 2.054      ;
; 1.730 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89                     ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.204     ; 1.697      ;
; 1.752 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92                     ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.184      ; 2.107      ;
; 1.770 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169                    ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.239     ; 1.702      ;
; 1.783 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 2.385      ;
; 1.829 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 2.066      ;
; 1.878 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160                    ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.168     ; 1.881      ;
; 2.024 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0                      ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.188     ; 2.007      ;
; 2.058 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.292      ;
; 2.076 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80                     ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.215     ; 2.032      ;
; 2.106 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240                    ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.183     ; 2.094      ;
; 2.483 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.657      ;
; 2.483 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 2.657      ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.518 ; -25.867        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.189 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -382.928                     ;
+----------+--------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.518 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80                     ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.218     ; 1.287      ;
; -0.512 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 1.445      ;
; -0.492 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240                    ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.181     ; 1.298      ;
; -0.426 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0                      ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.187     ; 1.226      ;
; -0.393 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.516      ;
; -0.386 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.527      ;
; -0.375 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.516      ;
; -0.374 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.123      ; 1.484      ;
; -0.358 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160                    ; q_reg[0]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.168     ; 1.177      ;
; -0.355 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92                     ; q_reg[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 1.323      ;
; -0.346 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.449      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a81~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a81  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a1~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a1   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a241~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a241 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a82~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a82  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a2~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a2   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a242~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a242 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a163~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a163 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a83~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a83  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a3~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a3   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a243~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a243 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a84~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a84  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a164~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a164 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a244~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a244 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a85~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a85  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a5~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a5   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a86~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a86  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a166~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a166 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a6~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a6   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a246~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a246 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a87~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a87  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a7~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a7   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a247~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a247 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a88~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a88  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a168~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a168 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a8~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a8   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a248~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a248 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a9~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a9   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a249~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a249 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a170~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a170 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a10~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a10  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a250~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a250 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a91~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a91  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a11~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a11  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a251~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a251 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a172~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a172 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a12~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a12  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a252~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a252 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a173~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a173 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a93~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a93  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a13~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a13  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a253~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a253 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a94~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a94  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a174~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a174 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a14~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a14  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a254~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a254 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a15~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a15  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.232      ;
; -0.319 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 1.448      ;
; -0.318 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[8]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.434      ;
; -0.315 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171                    ; q_reg[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 1.277      ;
; -0.313 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[1]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 1.442      ;
; -0.311 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.439      ;
; -0.308 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169                    ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 1.060      ;
; -0.308 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.255      ;
; -0.307 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.435      ;
; -0.304 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162                    ; q_reg[2]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.023     ; 1.268      ;
; -0.303 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255                    ; q_reg[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 1.293      ;
; -0.302 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167                    ; q_reg[7]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.018     ; 1.271      ;
; -0.301 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245                    ; q_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.030     ; 1.258      ;
; -0.300 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[6]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.154      ; 1.441      ;
; -0.291 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[9]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 1.225      ;
; -0.277 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.129      ; 1.393      ;
; -0.273 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175                    ; q_reg[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.016     ; 1.244      ;
; -0.272 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[12]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.162      ; 1.421      ;
; -0.268 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4                      ; q_reg[4]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 1.241      ;
; -0.264 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165                    ; q_reg[5]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.034     ; 1.217      ;
; -0.262 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90                     ; q_reg[10]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.217      ;
; -0.256 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a251                    ; q_reg[11]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.032     ; 1.211      ;
; -0.253 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[8]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.116      ; 1.356      ;
; -0.240 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95                     ; q_reg[15]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.027     ; 1.200      ;
; -0.238 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a163                    ; q_reg[3]                                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.009      ; 1.234      ;
; -0.235 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[14]                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.363      ;
+--------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.189 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|address_reg_a[1]                  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.290 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.619      ;
; 0.348 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.677      ;
; 0.349 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.678      ;
; 0.352 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.477      ;
; 0.391 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.720      ;
; 0.404 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.733      ;
; 0.427 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|address_reg_a[0]                  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.546      ;
; 0.482 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a87                     ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.654      ;
; 0.488 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 0.837      ;
; 0.543 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a93                     ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.715      ;
; 0.556 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a253                    ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 0.729      ;
; 0.576 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.892      ;
; 0.578 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.894      ;
; 0.583 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.899      ;
; 0.584 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.900      ;
; 0.588 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.904      ;
; 0.591 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 0.940      ;
; 0.616 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a10                     ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.785      ;
; 0.651 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a8                      ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 0.820      ;
; 0.681 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.274      ; 1.039      ;
; 0.685 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.274      ; 1.043      ;
; 0.687 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a13                     ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.867      ;
; 0.698 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.274      ; 1.056      ;
; 0.698 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.274      ; 1.056      ;
; 0.699 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a174                    ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.870      ;
; 0.700 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161                    ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.131      ; 0.915      ;
; 0.704 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a85                     ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.867      ;
; 0.709 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 1.045      ;
; 0.714 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a6                      ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 0.890      ;
; 0.718 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a94                     ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.880      ;
; 0.725 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a91                     ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 0.869      ;
; 0.733 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a250                    ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.923      ;
; 0.733 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a11                     ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.889      ;
; 0.744 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a88                     ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.934      ;
; 0.746 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a244                    ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.940      ;
; 0.747 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a15                     ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 0.941      ;
; 0.752 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 0.864      ;
; 0.754 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a9                      ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.117     ; 0.721      ;
; 0.756 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a249                    ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.105     ; 0.735      ;
; 0.757 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a81                     ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 0.958      ;
; 0.758 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a172                    ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 0.932      ;
; 0.759 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a1                      ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 0.927      ;
; 0.765 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a248                    ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.903      ;
; 0.768 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 1.057      ;
; 0.769 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a164                    ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 0.954      ;
; 0.773 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a254                    ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 0.969      ;
; 0.774 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a168                    ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.936      ;
; 0.776 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a241                    ; q_reg[1]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.925      ;
; 0.779 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a2                      ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 0.959      ;
; 0.786 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a247                    ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 0.987      ;
; 0.790 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a7                      ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 0.960      ;
; 0.796 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 1.141      ;
; 0.797 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 1.142      ;
; 0.802 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a82                     ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.119      ; 1.005      ;
; 0.802 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a166                    ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 0.992      ;
; 0.803 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a173                    ; q_reg[13]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.957      ;
; 0.806 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a12                     ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.091      ; 0.981      ;
; 0.813 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a246                    ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.969      ;
; 0.814 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.116      ;
; 0.815 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a170                    ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.971      ;
; 0.819 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a3                      ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.985      ;
; 0.826 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a5                      ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.009      ;
; 0.829 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a84                     ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.986      ;
; 0.835 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 1.144      ;
; 0.837 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a251                    ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.014      ;
; 0.842 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a163                    ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 1.031      ;
; 0.846 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a86                     ; q_reg[6]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.105      ; 1.035      ;
; 0.850 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.252      ; 1.186      ;
; 0.852 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a242                    ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 1.037      ;
; 0.853 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 1.198      ;
; 0.858 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.261      ; 1.203      ;
; 0.860 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a83                     ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.123      ; 1.067      ;
; 0.861 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a252                    ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.018      ;
; 0.865 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a14                     ; q_reg[14]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.030      ;
; 0.869 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[8]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.205      ; 1.158      ;
; 0.873 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 1.175      ;
; 0.887 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a4                      ; q_reg[4]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 1.055      ;
; 0.890 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a243                    ; q_reg[3]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.035      ;
; 0.890 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a90                     ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.067      ;
; 0.905 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a171                    ; q_reg[11]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.088      ;
; 0.909 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a95                     ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.063      ;
; 0.916 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a165                    ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.064      ; 1.064      ;
; 0.916 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a89                     ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.112     ; 0.888      ;
; 0.918 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a167                    ; q_reg[7]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.081      ;
; 0.924 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a245                    ; q_reg[5]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.075      ;
; 0.927 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[0]              ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.052      ;
; 0.928 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a255                    ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 1.111      ;
; 0.929 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a162                    ; q_reg[2]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.088      ;
; 0.929 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a175                    ; q_reg[15]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.094      ;
; 0.938 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[10]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.212      ; 1.234      ;
; 0.965 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a169                    ; q_reg[9]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.146     ; 0.903      ;
; 0.966 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a92                     ; q_reg[12]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.129      ;
; 0.997 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160                    ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.081     ; 1.000      ;
; 1.041 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|out_address_reg_a[1]              ; q_reg[0]                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.028      ; 1.153      ;
; 1.049 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80~porta_address_reg0  ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a80        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0~porta_address_reg0   ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a0         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a160       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a240       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161~porta_address_reg0 ; ram_2_port:ram_inst|altsyncram:altsyncram_component|altsyncram_dfj2:auto_generated|ram_block1a161       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.012      ; 1.151      ;
+-------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.204   ; 0.189 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -2.204   ; 0.189 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -165.354 ; 0.0   ; 0.0      ; 0.0     ; -890.46             ;
;  CLOCK_50        ; -165.354 ; 0.000 ; N/A      ; N/A     ; -890.460            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 178      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 178      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 834   ; 834  ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition
    Info: Processing started: Tue Apr  8 20:34:56 2025
Info: Command: quartus_sta RAMTestFPGA -c ram_test_fpga
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 24 assignments for entity "top_divide_fpga" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top_divide_fpga -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top_divide_fpga -section_id Top was ignored
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ram_test_fpga.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.204            -165.354 CLOCK_50 
Info (332146): Worst-case hold slack is 0.430
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.430               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -890.460 CLOCK_50 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.907            -142.564 CLOCK_50 
Info (332146): Worst-case hold slack is 0.396
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.396               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -876.380 CLOCK_50 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.518             -25.867 CLOCK_50 
Info (332146): Worst-case hold slack is 0.189
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.189               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -382.928 CLOCK_50 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 727 megabytes
    Info: Processing ended: Tue Apr  8 20:34:57 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


