$date
	Mon Jul 21 15:04:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_mac $end
$var wire 16 ! acc_out [15:0] $end
$var reg 16 " acc_in [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % spike_in $end
$var reg 8 & weight [7:0] $end
$scope module uut $end
$var wire 16 ' acc_in [15:0] $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % spike_in $end
$var wire 8 ( weight [7:0] $end
$var reg 16 ) acc_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b0 '
b0 &
0%
1$
0#
b0 "
b0 !
$end
#5000
1#
#10000
0#
b11 &
b11 (
b1010 "
b1010 '
0$
#15000
b1010 !
b1010 )
1#
#20000
0#
1%
#25000
b1101 !
b1101 )
1#
#30000
0#
b11111110 &
b11111110 (
b1101 "
b1101 '
#35000
b1011 !
b1011 )
1#
#40000
0#
0%
#45000
b1101 !
b1101 )
1#
#50000
0#
