// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Thu Jun 13 12:40:50 2024
// Host        : Tey running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ kria_starter_kit_v_demosaic_0_0_sim_netlist.v
// Design      : kria_starter_kit_v_demosaic_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xck26-sfvc784-2LV-c
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "kria_starter_kit_v_demosaic_0_0,kria_starter_kit_v_demosaic_0_0_v_demosaic,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "kria_starter_kit_v_demosaic_0_0_v_demosaic,Vivado 2024.1" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [5:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [5:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 99999001, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN kria_starter_kit_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN kria_starter_kit_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [7:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [0:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [0:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN kria_starter_kit_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [23:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [2:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [2:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN kria_starter_kit_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [7:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [31:16]NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[2:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[2:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({s_axi_CTRL_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA({NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED[31:16],\^s_axi_CTRL_RDATA }),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_CTRL_WDATA[15:0]}),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB({1'b0,1'b0,s_axi_CTRL_WSTRB[1:0]}),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP(1'b0),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB(1'b0),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer
   (ack_in_t_reg,
    E,
    p_9_in,
    p_6_in,
    Q,
    \ap_CS_fsm_reg[5]_0 ,
    ap_sync_ready,
    ap_sync_AXIvideo2MultiBayer_U0_ap_ready,
    \axi_data_fu_84_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    ap_start,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
    ap_rst_n,
    s_axis_video_TVALID,
    imgBayer_full_n,
    D,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TDATA,
    ap_done_reg,
    int_ap_start_reg,
    pop__0,
    \trunc_ln146_reg_335_reg[11]_0 ,
    \trunc_ln145_reg_330_reg[11]_0 );
  output ack_in_t_reg;
  output [0:0]E;
  output p_9_in;
  output p_6_in;
  output [0:0]Q;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output ap_sync_ready;
  output ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  output [7:0]\axi_data_fu_84_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_start;
  input ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  input ap_rst_n;
  input s_axis_video_TVALID;
  input imgBayer_full_n;
  input [0:0]D;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [7:0]s_axis_video_TDATA;
  input ap_done_reg;
  input int_ap_start_reg;
  input pop__0;
  input [11:0]\trunc_ln146_reg_335_reg[11]_0 ;
  input [11:0]\trunc_ln145_reg_330_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ack_in_t_reg;
  wire and_ln188_reg_369;
  wire \and_ln188_reg_369[0]_i_1_n_5 ;
  wire \ap_CS_fsm[5]_i_3_n_5 ;
  wire \ap_CS_fsm[5]_i_4_n_5 ;
  wire \ap_CS_fsm[5]_i_5_n_5 ;
  wire \ap_CS_fsm[5]_i_6_n_5 ;
  wire \ap_CS_fsm[5]_i_7_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire \ap_CS_fsm_reg_n_5_[6] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [2:2]ap_NS_fsm;
  wire ap_NS_fsm14_out;
  wire [9:0]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  wire [7:0]axi_data_2_fu_78;
  wire axi_data_2_fu_781__0;
  wire [7:0]\axi_data_fu_84_reg[7] ;
  wire axi_last_2_reg_126;
  wire axi_last_4_loc_fu_86;
  wire cmp10241_fu_233_p2;
  wire cmp10241_reg_353;
  wire [11:0]cols_reg_345;
  wire [11:0]d_read_reg_22;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_9;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_14;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_15;
  wire grp_reg_unsigned_short_s_fu_220_ap_ce;
  wire grp_reg_unsigned_short_s_fu_225_n_10;
  wire grp_reg_unsigned_short_s_fu_225_n_11;
  wire grp_reg_unsigned_short_s_fu_225_n_12;
  wire grp_reg_unsigned_short_s_fu_225_n_13;
  wire grp_reg_unsigned_short_s_fu_225_n_14;
  wire grp_reg_unsigned_short_s_fu_225_n_15;
  wire grp_reg_unsigned_short_s_fu_225_n_16;
  wire grp_reg_unsigned_short_s_fu_225_n_17;
  wire grp_reg_unsigned_short_s_fu_225_n_6;
  wire grp_reg_unsigned_short_s_fu_225_n_7;
  wire grp_reg_unsigned_short_s_fu_225_n_8;
  wire grp_reg_unsigned_short_s_fu_225_n_9;
  wire [11:0]i_4_fu_253_p2;
  wire i_4_fu_253_p2_carry__0_n_11;
  wire i_4_fu_253_p2_carry__0_n_12;
  wire i_4_fu_253_p2_carry_n_10;
  wire i_4_fu_253_p2_carry_n_11;
  wire i_4_fu_253_p2_carry_n_12;
  wire i_4_fu_253_p2_carry_n_5;
  wire i_4_fu_253_p2_carry_n_6;
  wire i_4_fu_253_p2_carry_n_7;
  wire i_4_fu_253_p2_carry_n_8;
  wire i_4_fu_253_p2_carry_n_9;
  wire [11:0]i_fu_82_reg;
  wire icmp_ln163_fu_248_p2__22;
  wire imgBayer_full_n;
  wire int_ap_start_reg;
  wire [7:0]p_0_in;
  wire [7:0]p_1_in;
  wire p_6_in;
  wire p_9_in;
  wire pop__0;
  wire regslice_both_s_axis_video_V_data_V_U_n_15;
  wire regslice_both_s_axis_video_V_data_V_U_n_16;
  wire regslice_both_s_axis_video_V_data_V_U_n_17;
  wire regslice_both_s_axis_video_V_data_V_U_n_18;
  wire regslice_both_s_axis_video_V_data_V_U_n_19;
  wire regslice_both_s_axis_video_V_data_V_U_n_20;
  wire regslice_both_s_axis_video_V_data_V_U_n_21;
  wire regslice_both_s_axis_video_V_data_V_U_n_22;
  wire regslice_both_s_axis_video_V_last_V_U_n_6;
  wire regslice_both_s_axis_video_V_user_V_U_n_5;
  wire [11:0]rows_reg_340;
  wire [7:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice__1;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire s_axis_video_TVALID_int_regslice;
  wire select_ln188_reg_380;
  wire \sof_reg_114[0]_i_1_n_5 ;
  wire \sof_reg_114_reg_n_5_[0] ;
  wire [11:0]trunc_ln145_reg_330;
  wire [11:0]\trunc_ln145_reg_330_reg[11]_0 ;
  wire [11:0]trunc_ln146_reg_335;
  wire [11:0]\trunc_ln146_reg_335_reg[11]_0 ;
  wire xor_ln188_fu_239_p2;
  wire xor_ln188_reg_358;
  wire [7:2]NLW_i_4_fu_253_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_i_4_fu_253_p2_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln188_reg_369[0]_i_1 
       (.I0(xor_ln188_reg_358),
        .I1(\sof_reg_114_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state5),
        .I3(and_ln188_reg_369),
        .O(\and_ln188_reg_369[0]_i_1_n_5 ));
  FDRE \and_ln188_reg_369_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln188_reg_369[0]_i_1_n_5 ),
        .Q(and_ln188_reg_369),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hF8F888F8)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(icmp_ln163_fu_248_p2__22),
        .I1(ap_CS_fsm_state5),
        .I2(Q),
        .I3(ap_start),
        .I4(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .O(ap_NS_fsm__0[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm__0[4]));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(i_fu_82_reg[5]),
        .I1(rows_reg_340[5]),
        .I2(i_fu_82_reg[2]),
        .I3(rows_reg_340[2]),
        .I4(\ap_CS_fsm[5]_i_3_n_5 ),
        .I5(\ap_CS_fsm[5]_i_4_n_5 ),
        .O(icmp_ln163_fu_248_p2__22));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(rows_reg_340[0]),
        .I1(i_fu_82_reg[0]),
        .I2(rows_reg_340[1]),
        .I3(i_fu_82_reg[1]),
        .I4(\ap_CS_fsm[5]_i_5_n_5 ),
        .O(\ap_CS_fsm[5]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(\ap_CS_fsm[5]_i_6_n_5 ),
        .I1(i_fu_82_reg[7]),
        .I2(rows_reg_340[7]),
        .I3(i_fu_82_reg[6]),
        .I4(rows_reg_340[6]),
        .I5(\ap_CS_fsm[5]_i_7_n_5 ),
        .O(\ap_CS_fsm[5]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(i_fu_82_reg[4]),
        .I1(rows_reg_340[4]),
        .I2(i_fu_82_reg[3]),
        .I3(rows_reg_340[3]),
        .O(\ap_CS_fsm[5]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(i_fu_82_reg[10]),
        .I1(rows_reg_340[10]),
        .I2(i_fu_82_reg[9]),
        .I3(rows_reg_340[9]),
        .O(\ap_CS_fsm[5]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(i_fu_82_reg[11]),
        .I1(rows_reg_340[11]),
        .I2(i_fu_82_reg[8]),
        .I3(rows_reg_340[8]),
        .O(\ap_CS_fsm[5]_i_7_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[4]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[5]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[6]),
        .Q(\ap_CS_fsm_reg_n_5_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_5_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[8]),
        .Q(ap_CS_fsm_state9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm__0[9]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_2
       (.I0(icmp_ln163_fu_248_p2__22),
        .I1(ap_CS_fsm_state5),
        .I2(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .O(ap_sync_AXIvideo2MultiBayer_U0_ap_ready));
  FDRE \axi_data_2_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .D(p_1_in[0]),
        .Q(axi_data_2_fu_78[0]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .D(p_1_in[1]),
        .Q(axi_data_2_fu_78[1]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .D(p_1_in[2]),
        .Q(axi_data_2_fu_78[2]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .D(p_1_in[3]),
        .Q(axi_data_2_fu_78[3]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .D(p_1_in[4]),
        .Q(axi_data_2_fu_78[4]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .D(p_1_in[5]),
        .Q(axi_data_2_fu_78[5]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .D(p_1_in[6]),
        .Q(axi_data_2_fu_78[6]),
        .R(1'b0));
  FDRE \axi_data_2_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .D(p_1_in[7]),
        .Q(axi_data_2_fu_78[7]),
        .R(1'b0));
  FDRE \axi_last_2_reg_126_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_9),
        .Q(axi_last_2_reg_126),
        .R(1'b0));
  FDRE \axi_last_4_loc_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10),
        .Q(axi_last_4_loc_fu_86),
        .R(1'b0));
  FDRE \cmp10241_reg_353_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(cmp10241_fu_233_p2),
        .Q(cmp10241_reg_353),
        .R(1'b0));
  FDRE \cols_reg_345_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_17),
        .Q(cols_reg_345[0]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_7),
        .Q(cols_reg_345[10]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_6),
        .Q(cols_reg_345[11]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_16),
        .Q(cols_reg_345[1]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_15),
        .Q(cols_reg_345[2]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_14),
        .Q(cols_reg_345[3]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_13),
        .Q(cols_reg_345[4]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_12),
        .Q(cols_reg_345[5]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_11),
        .Q(cols_reg_345[6]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_10),
        .Q(cols_reg_345[7]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_9),
        .Q(cols_reg_345[8]),
        .R(1'b0));
  FDRE \cols_reg_345_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(grp_reg_unsigned_short_s_fu_225_n_8),
        .Q(cols_reg_345[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184
       (.D(ap_NS_fsm__0[9:8]),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[5] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(s_axis_video_TVALID_int_regslice),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_2_fu_781__0(axi_data_2_fu_781__0),
        .axi_last_4_loc_fu_86(axi_last_4_loc_fu_86),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .select_ln188_reg_380(select_ln188_reg_380),
        .\select_ln188_reg_380_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136
       (.D({ap_NS_fsm__0[3],ap_NS_fsm}),
        .E(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6),
        .Q(s_axis_video_TVALID_int_regslice),
        .\ap_CS_fsm_reg[1] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_2_fu_781__0(axi_data_2_fu_781__0),
        .axi_last_2_reg_126(axi_last_2_reg_126),
        .\axi_last_2_reg_126_reg[0] ({ap_CS_fsm_state10,ap_CS_fsm_state4,ap_CS_fsm_state3,ap_CS_fsm_state2}),
        .axi_last_4_loc_fu_86(axi_last_4_loc_fu_86),
        .\axi_last_4_loc_fu_86_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_9),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg(grp_reg_unsigned_short_s_fu_220_ap_ce),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .\sof_reg_79_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_5));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156
       (.D(ap_NS_fsm__0[6:5]),
        .E(E),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_state8,ap_CS_fsm_state6,ap_CS_fsm_state5}),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[8] (p_1_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg_0(s_axis_video_TVALID_int_regslice),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_2_fu_78_reg[7] ({regslice_both_s_axis_video_V_data_V_U_n_15,regslice_both_s_axis_video_V_data_V_U_n_16,regslice_both_s_axis_video_V_data_V_U_n_17,regslice_both_s_axis_video_V_data_V_U_n_18,regslice_both_s_axis_video_V_data_V_U_n_19,regslice_both_s_axis_video_V_data_V_U_n_20,regslice_both_s_axis_video_V_data_V_U_n_21,regslice_both_s_axis_video_V_data_V_U_n_22}),
        .\axi_data_fu_84_reg[7]_0 (\axi_data_fu_84_reg[7] ),
        .\axi_data_fu_84_reg[7]_1 (p_0_in),
        .axi_last_2_reg_126(axi_last_2_reg_126),
        .\axi_last_fu_88_reg[0]_0 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10),
        .\axi_last_fu_88_reg[0]_1 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .\axi_last_fu_88_reg[0]_2 (\sof_reg_114_reg_n_5_[0] ),
        .cmp10241_reg_353(cmp10241_reg_353),
        .\data_p1_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6),
        .\eol_reg_155_reg[0]_0 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_14),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_15),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .icmp_ln163_fu_248_p2__22(icmp_ln163_fu_248_p2__22),
        .\icmp_ln166_reg_269[0]_i_2 (cols_reg_345),
        .imgBayer_full_n(imgBayer_full_n),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .pop__0(pop__0),
        .s_axis_video_TREADY_int_regslice__1(s_axis_video_TREADY_int_regslice__1),
        .select_ln188_reg_380(select_ln188_reg_380));
  FDRE #(
    .INIT(1'b0)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_15),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s grp_reg_unsigned_short_s_fu_220
       (.E(grp_reg_unsigned_short_s_fu_220_ap_ce),
        .Q(d_read_reg_22),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[11]_0 (trunc_ln145_reg_330));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_20 grp_reg_unsigned_short_s_fu_225
       (.E(grp_reg_unsigned_short_s_fu_220_ap_ce),
        .Q({grp_reg_unsigned_short_s_fu_225_n_6,grp_reg_unsigned_short_s_fu_225_n_7,grp_reg_unsigned_short_s_fu_225_n_8,grp_reg_unsigned_short_s_fu_225_n_9,grp_reg_unsigned_short_s_fu_225_n_10,grp_reg_unsigned_short_s_fu_225_n_11,grp_reg_unsigned_short_s_fu_225_n_12,grp_reg_unsigned_short_s_fu_225_n_13,grp_reg_unsigned_short_s_fu_225_n_14,grp_reg_unsigned_short_s_fu_225_n_15,grp_reg_unsigned_short_s_fu_225_n_16,grp_reg_unsigned_short_s_fu_225_n_17}),
        .ap_clk(ap_clk),
        .cmp10241_fu_233_p2(cmp10241_fu_233_p2),
        .\d_read_reg_22_reg[11]_0 (trunc_ln146_reg_335),
        .xor_ln188_fu_239_p2(xor_ln188_fu_239_p2));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i_4_fu_253_p2_carry
       (.CI(i_fu_82_reg[0]),
        .CI_TOP(1'b0),
        .CO({i_4_fu_253_p2_carry_n_5,i_4_fu_253_p2_carry_n_6,i_4_fu_253_p2_carry_n_7,i_4_fu_253_p2_carry_n_8,i_4_fu_253_p2_carry_n_9,i_4_fu_253_p2_carry_n_10,i_4_fu_253_p2_carry_n_11,i_4_fu_253_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_4_fu_253_p2[8:1]),
        .S(i_fu_82_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i_4_fu_253_p2_carry__0
       (.CI(i_4_fu_253_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_i_4_fu_253_p2_carry__0_CO_UNCONNECTED[7:2],i_4_fu_253_p2_carry__0_n_11,i_4_fu_253_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_4_fu_253_p2_carry__0_O_UNCONNECTED[7:3],i_4_fu_253_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,i_fu_82_reg[11:9]}));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_82[0]_i_1 
       (.I0(i_fu_82_reg[0]),
        .O(i_4_fu_253_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_82[11]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(icmp_ln163_fu_248_p2__22),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[0]),
        .Q(i_fu_82_reg[0]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[10] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[10]),
        .Q(i_fu_82_reg[10]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[11] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[11]),
        .Q(i_fu_82_reg[11]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[1]),
        .Q(i_fu_82_reg[1]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[2]),
        .Q(i_fu_82_reg[2]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[3]),
        .Q(i_fu_82_reg[3]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[4]),
        .Q(i_fu_82_reg[4]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[5]),
        .Q(i_fu_82_reg[5]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[6]),
        .Q(i_fu_82_reg[6]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[7]),
        .Q(i_fu_82_reg[7]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[8] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[8]),
        .Q(i_fu_82_reg[8]),
        .R(ap_NS_fsm14_out));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_82_reg[9] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0),
        .D(i_4_fu_253_p2[9]),
        .Q(i_fu_82_reg[9]),
        .R(ap_NS_fsm14_out));
  LUT6 #(
    .INIT(64'hF8F8F8F800F80000)) 
    int_ap_start_i_2
       (.I0(icmp_ln163_fu_248_p2__22),
        .I1(ap_CS_fsm_state5),
        .I2(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(ap_start),
        .I5(int_ap_start_reg),
        .O(ap_sync_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both regslice_both_s_axis_video_V_data_V_U
       (.Q(s_axis_video_TVALID_int_regslice),
        .ack_in_t_reg_0(ack_in_t_reg),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_fu_84_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10),
        .\axi_data_fu_84_reg[7] (axi_data_2_fu_78),
        .\data_p1_reg[7]_0 (p_0_in),
        .\data_p1_reg[7]_1 ({regslice_both_s_axis_video_V_data_V_U_n_15,regslice_both_s_axis_video_V_data_V_U_n_16,regslice_both_s_axis_video_V_data_V_U_n_17,regslice_both_s_axis_video_V_data_V_U_n_18,regslice_both_s_axis_video_V_data_V_U_n_19,regslice_both_s_axis_video_V_data_V_U_n_20,regslice_both_s_axis_video_V_data_V_U_n_21,regslice_both_s_axis_video_V_data_V_U_n_22}),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TREADY_int_regslice__1(s_axis_video_TREADY_int_regslice__1),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_21 regslice_both_s_axis_video_V_last_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_2_reg_126(axi_last_2_reg_126),
        .\axi_last_fu_88_reg[0] (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_10),
        .\data_p1_reg[0]_0 (regslice_both_s_axis_video_V_last_V_U_n_6),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TREADY_int_regslice__1(s_axis_video_TREADY_int_regslice__1),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_22 regslice_both_s_axis_video_V_user_V_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[0]_0 (regslice_both_s_axis_video_V_user_V_U_n_5),
        .s_axis_video_TREADY_int_regslice__1(s_axis_video_TREADY_int_regslice__1),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  FDRE \rows_reg_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[0]),
        .Q(rows_reg_340[0]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[10]),
        .Q(rows_reg_340[10]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[11]),
        .Q(rows_reg_340[11]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[1]),
        .Q(rows_reg_340[1]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[2]),
        .Q(rows_reg_340[2]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[3]),
        .Q(rows_reg_340[3]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[4]),
        .Q(rows_reg_340[4]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[5]),
        .Q(rows_reg_340[5]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[6]),
        .Q(rows_reg_340[6]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[7]),
        .Q(rows_reg_340[7]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[8]),
        .Q(rows_reg_340[8]),
        .R(1'b0));
  FDRE \rows_reg_340_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(d_read_reg_22[9]),
        .Q(rows_reg_340[9]),
        .R(1'b0));
  FDRE \select_ln188_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_14),
        .Q(select_ln188_reg_380),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \sof_reg_114[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\sof_reg_114_reg_n_5_[0] ),
        .I2(ap_CS_fsm_state10),
        .I3(and_ln188_reg_369),
        .O(\sof_reg_114[0]_i_1_n_5 ));
  FDRE \sof_reg_114_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_114[0]_i_1_n_5 ),
        .Q(\sof_reg_114_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [0]),
        .Q(trunc_ln145_reg_330[0]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [10]),
        .Q(trunc_ln145_reg_330[10]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [11]),
        .Q(trunc_ln145_reg_330[11]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [1]),
        .Q(trunc_ln145_reg_330[1]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [2]),
        .Q(trunc_ln145_reg_330[2]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [3]),
        .Q(trunc_ln145_reg_330[3]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [4]),
        .Q(trunc_ln145_reg_330[4]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [5]),
        .Q(trunc_ln145_reg_330[5]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [6]),
        .Q(trunc_ln145_reg_330[6]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [7]),
        .Q(trunc_ln145_reg_330[7]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [8]),
        .Q(trunc_ln145_reg_330[8]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_330_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln145_reg_330_reg[11]_0 [9]),
        .Q(trunc_ln145_reg_330[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln146_reg_335[11]_i_1 
       (.I0(Q),
        .I1(ap_start),
        .I2(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .O(ap_NS_fsm14_out));
  FDRE \trunc_ln146_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [0]),
        .Q(trunc_ln146_reg_335[0]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [10]),
        .Q(trunc_ln146_reg_335[10]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [11]),
        .Q(trunc_ln146_reg_335[11]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [1]),
        .Q(trunc_ln146_reg_335[1]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [2]),
        .Q(trunc_ln146_reg_335[2]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [3]),
        .Q(trunc_ln146_reg_335[3]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [4]),
        .Q(trunc_ln146_reg_335[4]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [5]),
        .Q(trunc_ln146_reg_335[5]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [6]),
        .Q(trunc_ln146_reg_335[6]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [7]),
        .Q(trunc_ln146_reg_335[7]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [8]),
        .Q(trunc_ln146_reg_335[8]),
        .R(1'b0));
  FDRE \trunc_ln146_reg_335_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm14_out),
        .D(\trunc_ln146_reg_335_reg[11]_0 [9]),
        .Q(trunc_ln146_reg_335[9]),
        .R(1'b0));
  FDRE \xor_ln188_reg_358_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(xor_ln188_fu_239_p2),
        .Q(xor_ln188_reg_358),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
   (ap_loop_init_int,
    \ap_CS_fsm_reg[5] ,
    axi_data_2_fu_781__0,
    D,
    \select_ln188_reg_380_reg[0] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    Q,
    ap_loop_init_int_reg,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    select_ln188_reg_380,
    axi_last_4_loc_fu_86);
  output ap_loop_init_int;
  output \ap_CS_fsm_reg[5] ;
  output axi_data_2_fu_781__0;
  output [1:0]D;
  output \select_ln188_reg_380_reg[0] ;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  input [3:0]Q;
  input [0:0]ap_loop_init_int_reg;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input select_ln188_reg_380;
  input axi_last_4_loc_fu_86;

  wire [1:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_loop_init_int;
  wire [0:0]ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_2_fu_781__0;
  wire axi_last_4_loc_fu_86;
  wire eol_1_reg_110;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire s_axis_video_TLAST_int_regslice;
  wire select_ln188_reg_380;
  wire \select_ln188_reg_380_reg[0] ;

  FDRE \axi_last_4_reg_99_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(eol_1_reg_110),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .Q(Q),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_2_fu_781__0(axi_data_2_fu_781__0),
        .axi_last_4_loc_fu_86(axi_last_4_loc_fu_86),
        .\data_p1_reg[0] (flow_control_loop_pipe_sequential_init_U_n_10),
        .eol_1_reg_110(eol_1_reg_110),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .select_ln188_reg_380(select_ln188_reg_380),
        .\select_ln188_reg_380_reg[0] (\select_ln188_reg_380_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
   (grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    E,
    D,
    \axi_last_4_loc_fu_86_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg,
    \sof_reg_79_reg[0]_0 ,
    ap_clk,
    s_axis_video_TLAST_int_regslice,
    ap_rst_n_inv,
    ap_rst_n,
    Q,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
    axi_data_2_fu_781__0,
    \axi_last_2_reg_126_reg[0] ,
    axi_last_4_loc_fu_86,
    axi_last_2_reg_126);
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  output [0:0]E;
  output [1:0]D;
  output \axi_last_4_loc_fu_86_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg;
  input \sof_reg_79_reg[0]_0 ;
  input ap_clk;
  input s_axis_video_TLAST_int_regslice;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [0:0]Q;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  input axi_data_2_fu_781__0;
  input [3:0]\axi_last_2_reg_126_reg[0] ;
  input axi_last_4_loc_fu_86;
  input axi_last_2_reg_126;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_2_fu_781__0;
  wire axi_last_2_reg_126;
  wire [3:0]\axi_last_2_reg_126_reg[0] ;
  wire axi_last_4_loc_fu_86;
  wire \axi_last_4_loc_fu_86_reg[0] ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  wire [0:0]grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire s_axis_video_TLAST_int_regslice;
  wire sof_reg_79;
  wire \sof_reg_79_reg[0]_0 ;

  LUT5 #(
    .INIT(32'hACAFACA0)) 
    \axi_last_2_reg_126[0]_i_1 
       (.I0(axi_last_4_loc_fu_86),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out),
        .I2(\axi_last_2_reg_126_reg[0] [3]),
        .I3(\axi_last_2_reg_126_reg[0] [2]),
        .I4(axi_last_2_reg_126),
        .O(\axi_last_4_loc_fu_86_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_50_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .D(s_axis_video_TLAST_int_regslice),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_data_2_fu_781__0(axi_data_2_fu_781__0),
        .\d_read_reg_22_reg[0] (\axi_last_2_reg_126_reg[0] [2:0]),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .sof_reg_79(sof_reg_79));
  FDRE \sof_reg_79_reg[0] 
       (.C(ap_clk),
        .CE(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .D(\sof_reg_79_reg[0]_0 ),
        .Q(sof_reg_79),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width
   (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
    E,
    p_9_in,
    p_6_in,
    s_axis_video_TREADY_int_regslice__1,
    \axi_last_fu_88_reg[0]_0 ,
    \ap_CS_fsm_reg[5] ,
    D,
    \eol_reg_155_reg[0]_0 ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg,
    \ap_CS_fsm_reg[8] ,
    \axi_data_fu_84_reg[7]_0 ,
    \axi_last_fu_88_reg[0]_1 ,
    ap_clk,
    ap_rst_n_inv,
    \data_p1_reg[0] ,
    Q,
    imgBayer_full_n,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
    \axi_last_fu_88_reg[0]_2 ,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_0,
    \icmp_ln166_reg_269[0]_i_2 ,
    cmp10241_reg_353,
    axi_last_2_reg_126,
    select_ln188_reg_380,
    icmp_ln163_fu_248_p2__22,
    pop__0,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
    ap_loop_init_int,
    \axi_data_2_fu_78_reg[7] ,
    \axi_data_fu_84_reg[7]_1 );
  output grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  output [0:0]E;
  output p_9_in;
  output p_6_in;
  output s_axis_video_TREADY_int_regslice__1;
  output \axi_last_fu_88_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [1:0]D;
  output \eol_reg_155_reg[0]_0 ;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  output [7:0]\ap_CS_fsm_reg[8] ;
  output [7:0]\axi_data_fu_84_reg[7]_0 ;
  input \axi_last_fu_88_reg[0]_1 ;
  input ap_clk;
  input ap_rst_n_inv;
  input \data_p1_reg[0] ;
  input [3:0]Q;
  input imgBayer_full_n;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  input \axi_last_fu_88_reg[0]_2 ;
  input ap_rst_n;
  input [0:0]ap_enable_reg_pp0_iter1_reg_0;
  input [11:0]\icmp_ln166_reg_269[0]_i_2 ;
  input cmp10241_reg_353;
  input axi_last_2_reg_126;
  input select_ln188_reg_380;
  input icmp_ln163_fu_248_p2__22;
  input pop__0;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  input ap_loop_init_int;
  input [7:0]\axi_data_2_fu_78_reg[7] ;
  input [7:0]\axi_data_fu_84_reg[7]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire [7:0]\ap_CS_fsm_reg[8] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_3;
  wire [7:0]\axi_data_2_fu_78_reg[7] ;
  wire [7:0]\axi_data_fu_84_reg[7]_0 ;
  wire [7:0]\axi_data_fu_84_reg[7]_1 ;
  wire axi_last_2_reg_126;
  wire axi_last_fu_883_out;
  wire \axi_last_fu_88_reg[0]_0 ;
  wire \axi_last_fu_88_reg[0]_1 ;
  wire \axi_last_fu_88_reg[0]_2 ;
  wire \axi_last_fu_88_reg_n_5_[0] ;
  wire cmp10241_reg_353;
  wire \data_p1_reg[0] ;
  wire \eol_reg_155_reg[0]_0 ;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire icmp_ln163_fu_248_p2__22;
  wire [11:0]\icmp_ln166_reg_269[0]_i_2 ;
  wire \icmp_ln166_reg_269_reg_n_5_[0] ;
  wire imgBayer_full_n;
  wire [11:0]j_4_fu_201_p2;
  wire j_4_fu_201_p2_carry__0_n_11;
  wire j_4_fu_201_p2_carry__0_n_12;
  wire j_4_fu_201_p2_carry_n_10;
  wire j_4_fu_201_p2_carry_n_11;
  wire j_4_fu_201_p2_carry_n_12;
  wire j_4_fu_201_p2_carry_n_5;
  wire j_4_fu_201_p2_carry_n_6;
  wire j_4_fu_201_p2_carry_n_7;
  wire j_4_fu_201_p2_carry_n_8;
  wire j_4_fu_201_p2_carry_n_9;
  wire j_fu_80;
  wire \j_fu_80_reg_n_5_[0] ;
  wire \j_fu_80_reg_n_5_[10] ;
  wire \j_fu_80_reg_n_5_[11] ;
  wire \j_fu_80_reg_n_5_[1] ;
  wire \j_fu_80_reg_n_5_[2] ;
  wire \j_fu_80_reg_n_5_[3] ;
  wire \j_fu_80_reg_n_5_[4] ;
  wire \j_fu_80_reg_n_5_[5] ;
  wire \j_fu_80_reg_n_5_[6] ;
  wire \j_fu_80_reg_n_5_[7] ;
  wire \j_fu_80_reg_n_5_[8] ;
  wire \j_fu_80_reg_n_5_[9] ;
  wire p_6_in;
  wire p_9_in;
  wire pop__0;
  wire s_axis_video_TREADY_int_regslice__1;
  wire select_ln188_reg_380;
  wire [7:2]NLW_j_4_fu_201_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_j_4_fu_201_p2_carry__0_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[0]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[7] [0]),
        .I5(\axi_data_fu_84_reg[7]_0 [0]),
        .O(\ap_CS_fsm_reg[8] [0]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[1]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[7] [1]),
        .I5(\axi_data_fu_84_reg[7]_0 [1]),
        .O(\ap_CS_fsm_reg[8] [1]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[2]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[7] [2]),
        .I5(\axi_data_fu_84_reg[7]_0 [2]),
        .O(\ap_CS_fsm_reg[8] [2]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[3]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[7] [3]),
        .I5(\axi_data_fu_84_reg[7]_0 [3]),
        .O(\ap_CS_fsm_reg[8] [3]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[4]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[7] [4]),
        .I5(\axi_data_fu_84_reg[7]_0 [4]),
        .O(\ap_CS_fsm_reg[8] [4]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[5]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[7] [5]),
        .I5(\axi_data_fu_84_reg[7]_0 [5]),
        .O(\ap_CS_fsm_reg[8] [5]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[6]_i_1 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[7] [6]),
        .I5(\axi_data_fu_84_reg[7]_0 [6]),
        .O(\ap_CS_fsm_reg[8] [6]));
  LUT6 #(
    .INIT(64'hFFFF80007FFF0000)) 
    \axi_data_2_fu_78[7]_i_2 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(\axi_data_2_fu_78_reg[7] [7]),
        .I5(\axi_data_fu_84_reg[7]_0 [7]),
        .O(\ap_CS_fsm_reg[8] [7]));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[7]_1 [0]),
        .Q(\axi_data_fu_84_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[7]_1 [1]),
        .Q(\axi_data_fu_84_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[7]_1 [2]),
        .Q(\axi_data_fu_84_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[7]_1 [3]),
        .Q(\axi_data_fu_84_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[7]_1 [4]),
        .Q(\axi_data_fu_84_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[7]_1 [5]),
        .Q(\axi_data_fu_84_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[7]_1 [6]),
        .Q(\axi_data_fu_84_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_data_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_data_fu_84_reg[7]_1 [7]),
        .Q(\axi_data_fu_84_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \axi_last_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(axi_last_fu_883_out),
        .D(\axi_last_fu_88_reg[0]_1 ),
        .Q(\axi_last_fu_88_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \eol_reg_155_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .E(E),
        .Q({Q[3],Q[1:0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_13),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_0),
        .ap_loop_init_int_reg_0(axi_last_fu_883_out),
        .ap_loop_init_int_reg_1(j_4_fu_201_p2[0]),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sig_allocacmp_j_3(ap_sig_allocacmp_j_3),
        .\axi_last_fu_88_reg[0] (\axi_last_fu_88_reg[0]_0 ),
        .\axi_last_fu_88_reg[0]_0 (\axi_last_fu_88_reg[0]_2 ),
        .\data_p1_reg[0] (\data_p1_reg[0] ),
        .\eol_reg_155_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\eol_reg_155_reg[0]_0 (grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .\eol_reg_155_reg[0]_1 (\axi_last_fu_88_reg_n_5_[0] ),
        .\eol_reg_155_reg[0]_2 (\icmp_ln166_reg_269_reg_n_5_[0] ),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg(j_fu_80),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg),
        .grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_32),
        .icmp_ln163_fu_248_p2__22(icmp_ln163_fu_248_p2__22),
        .\icmp_ln166_reg_269[0]_i_2_0 (\icmp_ln166_reg_269[0]_i_2 ),
        .\icmp_ln166_reg_269_reg[0] (flow_control_loop_pipe_sequential_init_U_n_30),
        .imgBayer_full_n(imgBayer_full_n),
        .\j_fu_80_reg[11] ({\j_fu_80_reg_n_5_[11] ,\j_fu_80_reg_n_5_[10] ,\j_fu_80_reg_n_5_[9] ,\j_fu_80_reg_n_5_[8] ,\j_fu_80_reg_n_5_[7] ,\j_fu_80_reg_n_5_[6] ,\j_fu_80_reg_n_5_[5] ,\j_fu_80_reg_n_5_[4] ,\j_fu_80_reg_n_5_[3] ,\j_fu_80_reg_n_5_[2] ,\j_fu_80_reg_n_5_[1] ,\j_fu_80_reg_n_5_[0] }),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .pop__0(pop__0),
        .s_axis_video_TREADY_int_regslice__1(s_axis_video_TREADY_int_regslice__1));
  FDRE \icmp_ln166_reg_269_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\icmp_ln166_reg_269_reg_n_5_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_4_fu_201_p2_carry
       (.CI(ap_sig_allocacmp_j_3[0]),
        .CI_TOP(1'b0),
        .CO({j_4_fu_201_p2_carry_n_5,j_4_fu_201_p2_carry_n_6,j_4_fu_201_p2_carry_n_7,j_4_fu_201_p2_carry_n_8,j_4_fu_201_p2_carry_n_9,j_4_fu_201_p2_carry_n_10,j_4_fu_201_p2_carry_n_11,j_4_fu_201_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_4_fu_201_p2[8:1]),
        .S(ap_sig_allocacmp_j_3[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_4_fu_201_p2_carry__0
       (.CI(j_4_fu_201_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_j_4_fu_201_p2_carry__0_CO_UNCONNECTED[7:2],j_4_fu_201_p2_carry__0_n_11,j_4_fu_201_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_4_fu_201_p2_carry__0_O_UNCONNECTED[7:3],j_4_fu_201_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,ap_sig_allocacmp_j_3[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[0]),
        .Q(\j_fu_80_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[10]),
        .Q(\j_fu_80_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[11]),
        .Q(\j_fu_80_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[1]),
        .Q(\j_fu_80_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[2]),
        .Q(\j_fu_80_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[3]),
        .Q(\j_fu_80_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[4]),
        .Q(\j_fu_80_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[5]),
        .Q(\j_fu_80_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[6]),
        .Q(\j_fu_80_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[7]),
        .Q(\j_fu_80_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[8]),
        .Q(\j_fu_80_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_80_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_80),
        .D(j_4_fu_201_p2[9]),
        .Q(\j_fu_80_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln188_reg_380[0]_i_1 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I1(cmp10241_reg_353),
        .I2(axi_last_2_reg_126),
        .I3(Q[2]),
        .I4(select_ln188_reg_380),
        .O(\eol_reg_155_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Block_entry_split_proc
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_start,
    \ap_return_preg_reg[0]_0 ,
    ap_rst_n_inv,
    Q);
  output ap_done_reg;
  output [15:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_start;
  input \ap_return_preg_reg[0]_0 ;
  input ap_rst_n_inv;
  input [15:0]Q;

  wire Block_entry_split_proc_U0_ap_ready;
  wire [15:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [15:0]ap_return_preg;
  wire \ap_return_preg_reg[0]_0 ;
  wire ap_rst_n_inv;
  wire ap_start;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_return_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(ap_start),
        .I2(\ap_return_preg_reg[0]_0 ),
        .O(Block_entry_split_proc_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[0]),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[10]),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[11]),
        .Q(ap_return_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[12]),
        .Q(ap_return_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[13]),
        .Q(ap_return_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[14]),
        .Q(ap_return_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[15]),
        .Q(ap_return_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[1]),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[2]),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[3]),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[4]),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[5]),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[6]),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[7]),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[8]),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_entry_split_proc_U0_ap_ready),
        .D(Q[9]),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_CTRL_s_axi
   (interrupt,
    D,
    Q,
    \int_width_reg[15]_0 ,
    \int_width_reg[15]_1 ,
    \int_width_reg[11]_0 ,
    CO,
    \int_height_reg[11]_0 ,
    \int_width_reg[11]_1 ,
    \int_height_reg[10]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg,
    ap_start,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg,
    \int_bayer_phase_reg[15]_0 ,
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready,
    \int_bayer_phase_reg[15]_1 ,
    ap_sync_Block_entry_split_proc_U0_ap_ready,
    \int_height_reg[13]_0 ,
    empty_n_reg,
    S,
    \int_width_reg[8]_0 ,
    s_axi_CTRL_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RDATA,
    ap_rst_n_inv,
    ap_clk,
    ap_idle,
    \cmp59_i_reg_545_reg[0] ,
    \cmp59_i_reg_465_reg[0] ,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WDATA,
    \SRL_SIG_reg[0][0] ,
    ZipperRemoval_U0_ap_start,
    start_once_reg,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
    \ap_CS_fsm_reg[1] ,
    ap_sync_ready,
    ap_rst_n,
    ap_done_reg,
    ap_return_preg,
    \ap_CS_fsm[2]_i_2__1 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    \icmp_ln228_reg_199_reg[0] ,
    \icmp_ln228_reg_199_reg[0]_0 ,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_RREADY,
    MultiPixStream2AXIvideo_U0_ap_ready,
    s_axi_CTRL_AWADDR);
  output interrupt;
  output [11:0]D;
  output [15:0]Q;
  output [16:0]\int_width_reg[15]_0 ;
  output [15:0]\int_width_reg[15]_1 ;
  output [10:0]\int_width_reg[11]_0 ;
  output [0:0]CO;
  output [10:0]\int_height_reg[11]_0 ;
  output [10:0]\int_width_reg[11]_1 ;
  output [0:0]\int_height_reg[10]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg;
  output ap_start;
  output [0:0]ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg;
  output [15:0]\int_bayer_phase_reg[15]_0 ;
  output ap_sync_reg_Block_entry_split_proc_U0_ap_ready;
  output [15:0]\int_bayer_phase_reg[15]_1 ;
  output ap_sync_Block_entry_split_proc_U0_ap_ready;
  output \int_height_reg[13]_0 ;
  output empty_n_reg;
  output [3:0]S;
  output [6:0]\int_width_reg[8]_0 ;
  output s_axi_CTRL_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_CTRL_RVALID;
  output [15:0]s_axi_CTRL_RDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_idle;
  input [11:0]\cmp59_i_reg_545_reg[0] ;
  input [11:0]\cmp59_i_reg_465_reg[0] ;
  input s_axi_CTRL_ARVALID;
  input [5:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_WVALID;
  input [1:0]s_axi_CTRL_WSTRB;
  input [15:0]s_axi_CTRL_WDATA;
  input \SRL_SIG_reg[0][0] ;
  input ZipperRemoval_U0_ap_start;
  input start_once_reg;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input ap_sync_ready;
  input ap_rst_n;
  input ap_done_reg;
  input [15:0]ap_return_preg;
  input [2:0]\ap_CS_fsm[2]_i_2__1 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [0:0]\icmp_ln228_reg_199_reg[0] ;
  input \icmp_ln228_reg_199_reg[0]_0 ;
  input s_axi_CTRL_BREADY;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_RREADY;
  input MultiPixStream2AXIvideo_U0_ap_ready;
  input [3:0]s_axi_CTRL_AWADDR;

  wire [0:0]CO;
  wire [11:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_5 ;
  wire \FSM_onehot_rstate[2]_i_1_n_5 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_5 ;
  wire \FSM_onehot_wstate[2]_i_1_n_5 ;
  wire \FSM_onehot_wstate[3]_i_1_n_5 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [15:0]Q;
  wire [3:0]S;
  wire \SRL_SIG_reg[0][0] ;
  wire ZipperRemoval_U0_ap_start;
  wire [2:0]\ap_CS_fsm[2]_i_2__1 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [15:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_Block_entry_split_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  wire [0:0]ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg;
  wire ap_sync_reg_Block_entry_split_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_5;
  wire auto_restart_status_reg_n_5;
  wire \cmp59_i_reg_465[0]_i_10_n_5 ;
  wire \cmp59_i_reg_465[0]_i_11_n_5 ;
  wire \cmp59_i_reg_465[0]_i_12_n_5 ;
  wire \cmp59_i_reg_465[0]_i_13_n_5 ;
  wire \cmp59_i_reg_465[0]_i_2_n_5 ;
  wire \cmp59_i_reg_465[0]_i_3_n_5 ;
  wire \cmp59_i_reg_465[0]_i_4_n_5 ;
  wire \cmp59_i_reg_465[0]_i_5_n_5 ;
  wire \cmp59_i_reg_465[0]_i_6_n_5 ;
  wire \cmp59_i_reg_465[0]_i_7_n_5 ;
  wire \cmp59_i_reg_465[0]_i_8_n_5 ;
  wire \cmp59_i_reg_465[0]_i_9_n_5 ;
  wire [11:0]\cmp59_i_reg_465_reg[0] ;
  wire \cmp59_i_reg_465_reg[0]_i_1_n_10 ;
  wire \cmp59_i_reg_465_reg[0]_i_1_n_11 ;
  wire \cmp59_i_reg_465_reg[0]_i_1_n_12 ;
  wire \cmp59_i_reg_465_reg[0]_i_1_n_8 ;
  wire \cmp59_i_reg_465_reg[0]_i_1_n_9 ;
  wire \cmp59_i_reg_545[0]_i_10_n_5 ;
  wire \cmp59_i_reg_545[0]_i_11_n_5 ;
  wire \cmp59_i_reg_545[0]_i_12_n_5 ;
  wire \cmp59_i_reg_545[0]_i_13_n_5 ;
  wire \cmp59_i_reg_545[0]_i_2_n_5 ;
  wire \cmp59_i_reg_545[0]_i_3_n_5 ;
  wire \cmp59_i_reg_545[0]_i_4_n_5 ;
  wire \cmp59_i_reg_545[0]_i_5_n_5 ;
  wire \cmp59_i_reg_545[0]_i_6_n_5 ;
  wire \cmp59_i_reg_545[0]_i_7_n_5 ;
  wire \cmp59_i_reg_545[0]_i_8_n_5 ;
  wire \cmp59_i_reg_545[0]_i_9_n_5 ;
  wire [11:0]\cmp59_i_reg_545_reg[0] ;
  wire \cmp59_i_reg_545_reg[0]_i_1_n_10 ;
  wire \cmp59_i_reg_545_reg[0]_i_1_n_11 ;
  wire \cmp59_i_reg_545_reg[0]_i_1_n_12 ;
  wire \cmp59_i_reg_545_reg[0]_i_1_n_8 ;
  wire \cmp59_i_reg_545_reg[0]_i_1_n_9 ;
  wire empty_n_reg;
  wire \icmp_ln228_reg_199[0]_i_2_n_5 ;
  wire \icmp_ln228_reg_199[0]_i_3_n_5 ;
  wire \icmp_ln228_reg_199[0]_i_4_n_5 ;
  wire \icmp_ln228_reg_199[0]_i_5_n_5 ;
  wire [0:0]\icmp_ln228_reg_199_reg[0] ;
  wire \icmp_ln228_reg_199_reg[0]_0 ;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_5;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_5;
  wire int_auto_restart_i_1_n_5;
  wire int_auto_restart_i_2_n_5;
  wire [15:0]int_bayer_phase0;
  wire \int_bayer_phase[15]_i_1_n_5 ;
  wire [15:0]\int_bayer_phase_reg[15]_0 ;
  wire [15:0]\int_bayer_phase_reg[15]_1 ;
  wire int_gie_i_1_n_5;
  wire int_gie_reg_n_5;
  wire [15:0]int_height0;
  wire \int_height[15]_i_1_n_5 ;
  wire [0:0]\int_height_reg[10]_0 ;
  wire [10:0]\int_height_reg[11]_0 ;
  wire \int_height_reg[13]_0 ;
  wire int_ier10_out;
  wire \int_ier[1]_i_2_n_5 ;
  wire \int_ier_reg_n_5_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_5 ;
  wire \int_isr[1]_i_1_n_5 ;
  wire \int_isr_reg_n_5_[0] ;
  wire \int_isr_reg_n_5_[1] ;
  wire int_task_ap_done0__3;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_5;
  wire int_task_ap_done_i_3_n_5;
  wire [15:0]int_width0;
  wire \int_width[15]_i_1_n_5 ;
  wire [10:0]\int_width_reg[11]_0 ;
  wire [10:0]\int_width_reg[11]_1 ;
  wire [16:0]\int_width_reg[15]_0 ;
  wire [15:0]\int_width_reg[15]_1 ;
  wire [6:0]\int_width_reg[8]_0 ;
  wire interrupt;
  wire \loopHeight_reg_377_reg[11]_i_2_n_11 ;
  wire \loopHeight_reg_377_reg[11]_i_2_n_12 ;
  wire \loopHeight_reg_377_reg[8]_i_1_n_10 ;
  wire \loopHeight_reg_377_reg[8]_i_1_n_11 ;
  wire \loopHeight_reg_377_reg[8]_i_1_n_12 ;
  wire \loopHeight_reg_377_reg[8]_i_1_n_5 ;
  wire \loopHeight_reg_377_reg[8]_i_1_n_6 ;
  wire \loopHeight_reg_377_reg[8]_i_1_n_7 ;
  wire \loopHeight_reg_377_reg[8]_i_1_n_8 ;
  wire \loopHeight_reg_377_reg[8]_i_1_n_9 ;
  wire \loopHeight_reg_441_reg[11]_i_2_n_11 ;
  wire \loopHeight_reg_441_reg[11]_i_2_n_12 ;
  wire \loopHeight_reg_441_reg[8]_i_1_n_10 ;
  wire \loopHeight_reg_441_reg[8]_i_1_n_11 ;
  wire \loopHeight_reg_441_reg[8]_i_1_n_12 ;
  wire \loopHeight_reg_441_reg[8]_i_1_n_5 ;
  wire \loopHeight_reg_441_reg[8]_i_1_n_6 ;
  wire \loopHeight_reg_441_reg[8]_i_1_n_7 ;
  wire \loopHeight_reg_441_reg[8]_i_1_n_8 ;
  wire \loopHeight_reg_441_reg[8]_i_1_n_9 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_10 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_11 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_12 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_7 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_8 ;
  wire \loopWidth_reg_281_reg[16]_i_2_n_9 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_10 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_11 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_12 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_5 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_6 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_7 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_8 ;
  wire \loopWidth_reg_281_reg[8]_i_1_n_9 ;
  wire \loopWidth_reg_382_reg[11]_i_1_n_11 ;
  wire \loopWidth_reg_382_reg[11]_i_1_n_12 ;
  wire \loopWidth_reg_382_reg[8]_i_1_n_10 ;
  wire \loopWidth_reg_382_reg[8]_i_1_n_11 ;
  wire \loopWidth_reg_382_reg[8]_i_1_n_12 ;
  wire \loopWidth_reg_382_reg[8]_i_1_n_5 ;
  wire \loopWidth_reg_382_reg[8]_i_1_n_6 ;
  wire \loopWidth_reg_382_reg[8]_i_1_n_7 ;
  wire \loopWidth_reg_382_reg[8]_i_1_n_8 ;
  wire \loopWidth_reg_382_reg[8]_i_1_n_9 ;
  wire \loopWidth_reg_446_reg[11]_i_1_n_11 ;
  wire \loopWidth_reg_446_reg[11]_i_1_n_12 ;
  wire \loopWidth_reg_446_reg[8]_i_1_n_10 ;
  wire \loopWidth_reg_446_reg[8]_i_1_n_11 ;
  wire \loopWidth_reg_446_reg[8]_i_1_n_12 ;
  wire \loopWidth_reg_446_reg[8]_i_1_n_5 ;
  wire \loopWidth_reg_446_reg[8]_i_1_n_6 ;
  wire \loopWidth_reg_446_reg[8]_i_1_n_7 ;
  wire \loopWidth_reg_446_reg[8]_i_1_n_8 ;
  wire \loopWidth_reg_446_reg[8]_i_1_n_9 ;
  wire p_0_in;
  wire [7:2]p_3_in;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_5 ;
  wire \rdata[0]_i_3_n_5 ;
  wire \rdata[10]_i_1_n_5 ;
  wire \rdata[11]_i_1_n_5 ;
  wire \rdata[12]_i_1_n_5 ;
  wire \rdata[13]_i_1_n_5 ;
  wire \rdata[14]_i_1_n_5 ;
  wire \rdata[15]_i_1_n_5 ;
  wire \rdata[15]_i_3_n_5 ;
  wire \rdata[15]_i_4_n_5 ;
  wire \rdata[15]_i_5_n_5 ;
  wire \rdata[15]_i_6_n_5 ;
  wire \rdata[1]_i_2_n_5 ;
  wire \rdata[1]_i_3_n_5 ;
  wire \rdata[1]_i_4_n_5 ;
  wire \rdata[1]_i_5_n_5 ;
  wire \rdata[2]_i_2_n_5 ;
  wire \rdata[3]_i_2_n_5 ;
  wire \rdata[4]_i_1_n_5 ;
  wire \rdata[5]_i_1_n_5 ;
  wire \rdata[6]_i_1_n_5 ;
  wire \rdata[7]_i_2_n_5 ;
  wire \rdata[8]_i_1_n_5 ;
  wire \rdata[9]_i_2_n_5 ;
  wire \rdata[9]_i_3_n_5 ;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [3:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [15:0]s_axi_CTRL_WDATA;
  wire [1:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_5_[2] ;
  wire \waddr_reg_n_5_[3] ;
  wire \waddr_reg_n_5_[4] ;
  wire \waddr_reg_n_5_[5] ;
  wire [7:6]\NLW_cmp59_i_reg_465_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_cmp59_i_reg_465_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:6]\NLW_cmp59_i_reg_545_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_cmp59_i_reg_545_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_loopHeight_reg_377_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_loopHeight_reg_377_reg[11]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_loopHeight_reg_441_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_loopHeight_reg_441_reg[11]_i_2_O_UNCONNECTED ;
  wire [6:6]\NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:7]\NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_loopWidth_reg_382_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_loopWidth_reg_382_reg[11]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_loopWidth_reg_446_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_loopWidth_reg_446_reg[11]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF277)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_RREADY),
        .I3(s_axi_CTRL_RVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_CTRL_RREADY),
        .I1(s_axi_CTRL_RVALID),
        .I2(s_axi_CTRL_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_5 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_5 ),
        .Q(s_axi_CTRL_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_AWVALID),
        .I3(s_axi_CTRL_BREADY),
        .I4(s_axi_CTRL_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_CTRL_BREADY),
        .I1(s_axi_CTRL_BVALID),
        .I2(s_axi_CTRL_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[3]_i_1_n_5 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_5 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_5 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_5 ),
        .Q(s_axi_CTRL_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [0]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[0]),
        .O(\int_bayer_phase_reg[15]_1 [0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [10]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[10]),
        .O(\int_bayer_phase_reg[15]_1 [10]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [11]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[11]),
        .O(\int_bayer_phase_reg[15]_1 [11]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [12]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[12]),
        .O(\int_bayer_phase_reg[15]_1 [12]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [13]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[13]),
        .O(\int_bayer_phase_reg[15]_1 [13]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [14]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[14]),
        .O(\int_bayer_phase_reg[15]_1 [14]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][15]_i_2__0 
       (.I0(\int_bayer_phase_reg[15]_0 [15]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[15]),
        .O(\int_bayer_phase_reg[15]_1 [15]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [1]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[1]),
        .O(\int_bayer_phase_reg[15]_1 [1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [2]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[2]),
        .O(\int_bayer_phase_reg[15]_1 [2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [3]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[3]),
        .O(\int_bayer_phase_reg[15]_1 [3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [4]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[4]),
        .O(\int_bayer_phase_reg[15]_1 [4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [5]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[5]),
        .O(\int_bayer_phase_reg[15]_1 [5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [6]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[6]),
        .O(\int_bayer_phase_reg[15]_1 [6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [7]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[7]),
        .O(\int_bayer_phase_reg[15]_1 [7]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [8]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[8]),
        .O(\int_bayer_phase_reg[15]_1 [8]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(\int_bayer_phase_reg[15]_0 [9]),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ap_return_preg[9]),
        .O(\int_bayer_phase_reg[15]_1 [9]));
  LUT3 #(
    .INIT(8'h40)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .I1(ap_start),
        .I2(\ap_CS_fsm_reg[1] ),
        .O(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(Q[13]),
        .I1(\ap_CS_fsm[2]_i_2__1 [1]),
        .I2(Q[12]),
        .I3(\ap_CS_fsm[2]_i_2__1 [0]),
        .I4(\ap_CS_fsm[2]_i_2__1 [2]),
        .I5(Q[14]),
        .O(\int_height_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_1
       (.I0(ap_start),
        .I1(ap_sync_ready),
        .I2(ap_rst_n),
        .O(ap_sync_reg_Block_entry_split_proc_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_i_1
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(ap_start),
        .I2(ap_done_reg),
        .O(ap_sync_Block_entry_split_proc_U0_ap_ready));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_5),
        .O(auto_restart_status_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_5),
        .Q(auto_restart_status_reg_n_5),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_465[0]_i_10 
       (.I0(Q[6]),
        .I1(\cmp59_i_reg_465_reg[0] [6]),
        .I2(Q[7]),
        .I3(\cmp59_i_reg_465_reg[0] [7]),
        .O(\cmp59_i_reg_465[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_465[0]_i_11 
       (.I0(Q[4]),
        .I1(\cmp59_i_reg_465_reg[0] [4]),
        .I2(Q[5]),
        .I3(\cmp59_i_reg_465_reg[0] [5]),
        .O(\cmp59_i_reg_465[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_465[0]_i_12 
       (.I0(Q[3]),
        .I1(\cmp59_i_reg_465_reg[0] [3]),
        .I2(Q[2]),
        .I3(\cmp59_i_reg_465_reg[0] [2]),
        .O(\cmp59_i_reg_465[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_465[0]_i_13 
       (.I0(Q[0]),
        .I1(\cmp59_i_reg_465_reg[0] [0]),
        .I2(Q[1]),
        .I3(\cmp59_i_reg_465_reg[0] [1]),
        .O(\cmp59_i_reg_465[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp59_i_reg_465[0]_i_2 
       (.I0(Q[10]),
        .I1(\cmp59_i_reg_465_reg[0] [10]),
        .I2(\cmp59_i_reg_465_reg[0] [11]),
        .I3(Q[11]),
        .O(\cmp59_i_reg_465[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp59_i_reg_465[0]_i_3 
       (.I0(Q[8]),
        .I1(\cmp59_i_reg_465_reg[0] [8]),
        .I2(\cmp59_i_reg_465_reg[0] [9]),
        .I3(Q[9]),
        .O(\cmp59_i_reg_465[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp59_i_reg_465[0]_i_4 
       (.I0(Q[6]),
        .I1(\cmp59_i_reg_465_reg[0] [6]),
        .I2(\cmp59_i_reg_465_reg[0] [7]),
        .I3(Q[7]),
        .O(\cmp59_i_reg_465[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp59_i_reg_465[0]_i_5 
       (.I0(Q[4]),
        .I1(\cmp59_i_reg_465_reg[0] [4]),
        .I2(\cmp59_i_reg_465_reg[0] [5]),
        .I3(Q[5]),
        .O(\cmp59_i_reg_465[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp59_i_reg_465[0]_i_6 
       (.I0(Q[2]),
        .I1(\cmp59_i_reg_465_reg[0] [2]),
        .I2(\cmp59_i_reg_465_reg[0] [3]),
        .I3(Q[3]),
        .O(\cmp59_i_reg_465[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp59_i_reg_465[0]_i_7 
       (.I0(Q[0]),
        .I1(\cmp59_i_reg_465_reg[0] [0]),
        .I2(\cmp59_i_reg_465_reg[0] [1]),
        .I3(Q[1]),
        .O(\cmp59_i_reg_465[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_465[0]_i_8 
       (.I0(Q[10]),
        .I1(\cmp59_i_reg_465_reg[0] [10]),
        .I2(Q[11]),
        .I3(\cmp59_i_reg_465_reg[0] [11]),
        .O(\cmp59_i_reg_465[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_465[0]_i_9 
       (.I0(Q[9]),
        .I1(\cmp59_i_reg_465_reg[0] [9]),
        .I2(Q[8]),
        .I3(\cmp59_i_reg_465_reg[0] [8]),
        .O(\cmp59_i_reg_465[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp59_i_reg_465_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_cmp59_i_reg_465_reg[0]_i_1_CO_UNCONNECTED [7:6],\int_height_reg[10]_0 ,\cmp59_i_reg_465_reg[0]_i_1_n_8 ,\cmp59_i_reg_465_reg[0]_i_1_n_9 ,\cmp59_i_reg_465_reg[0]_i_1_n_10 ,\cmp59_i_reg_465_reg[0]_i_1_n_11 ,\cmp59_i_reg_465_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,\cmp59_i_reg_465[0]_i_2_n_5 ,\cmp59_i_reg_465[0]_i_3_n_5 ,\cmp59_i_reg_465[0]_i_4_n_5 ,\cmp59_i_reg_465[0]_i_5_n_5 ,\cmp59_i_reg_465[0]_i_6_n_5 ,\cmp59_i_reg_465[0]_i_7_n_5 }),
        .O(\NLW_cmp59_i_reg_465_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\cmp59_i_reg_465[0]_i_8_n_5 ,\cmp59_i_reg_465[0]_i_9_n_5 ,\cmp59_i_reg_465[0]_i_10_n_5 ,\cmp59_i_reg_465[0]_i_11_n_5 ,\cmp59_i_reg_465[0]_i_12_n_5 ,\cmp59_i_reg_465[0]_i_13_n_5 }));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_10 
       (.I0(Q[6]),
        .I1(\cmp59_i_reg_545_reg[0] [6]),
        .I2(\cmp59_i_reg_545_reg[0] [7]),
        .I3(Q[7]),
        .O(\cmp59_i_reg_545[0]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_11 
       (.I0(Q[4]),
        .I1(\cmp59_i_reg_545_reg[0] [4]),
        .I2(\cmp59_i_reg_545_reg[0] [5]),
        .I3(Q[5]),
        .O(\cmp59_i_reg_545[0]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_12 
       (.I0(Q[3]),
        .I1(\cmp59_i_reg_545_reg[0] [3]),
        .I2(\cmp59_i_reg_545_reg[0] [2]),
        .I3(Q[2]),
        .O(\cmp59_i_reg_545[0]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_13 
       (.I0(Q[0]),
        .I1(\cmp59_i_reg_545_reg[0] [0]),
        .I2(\cmp59_i_reg_545_reg[0] [1]),
        .I3(Q[1]),
        .O(\cmp59_i_reg_545[0]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp59_i_reg_545[0]_i_2 
       (.I0(Q[11]),
        .I1(\cmp59_i_reg_545_reg[0] [11]),
        .I2(Q[10]),
        .I3(\cmp59_i_reg_545_reg[0] [10]),
        .O(\cmp59_i_reg_545[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp59_i_reg_545[0]_i_3 
       (.I0(Q[9]),
        .I1(\cmp59_i_reg_545_reg[0] [9]),
        .I2(Q[8]),
        .I3(\cmp59_i_reg_545_reg[0] [8]),
        .O(\cmp59_i_reg_545[0]_i_3_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp59_i_reg_545[0]_i_4 
       (.I0(Q[7]),
        .I1(\cmp59_i_reg_545_reg[0] [7]),
        .I2(Q[6]),
        .I3(\cmp59_i_reg_545_reg[0] [6]),
        .O(\cmp59_i_reg_545[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp59_i_reg_545[0]_i_5 
       (.I0(Q[5]),
        .I1(\cmp59_i_reg_545_reg[0] [5]),
        .I2(Q[4]),
        .I3(\cmp59_i_reg_545_reg[0] [4]),
        .O(\cmp59_i_reg_545[0]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp59_i_reg_545[0]_i_6 
       (.I0(Q[3]),
        .I1(\cmp59_i_reg_545_reg[0] [3]),
        .I2(Q[2]),
        .I3(\cmp59_i_reg_545_reg[0] [2]),
        .O(\cmp59_i_reg_545[0]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cmp59_i_reg_545[0]_i_7 
       (.I0(Q[1]),
        .I1(\cmp59_i_reg_545_reg[0] [1]),
        .I2(Q[0]),
        .I3(\cmp59_i_reg_545_reg[0] [0]),
        .O(\cmp59_i_reg_545[0]_i_7_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_8 
       (.I0(Q[10]),
        .I1(\cmp59_i_reg_545_reg[0] [10]),
        .I2(\cmp59_i_reg_545_reg[0] [11]),
        .I3(Q[11]),
        .O(\cmp59_i_reg_545[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp59_i_reg_545[0]_i_9 
       (.I0(Q[9]),
        .I1(\cmp59_i_reg_545_reg[0] [9]),
        .I2(\cmp59_i_reg_545_reg[0] [8]),
        .I3(Q[8]),
        .O(\cmp59_i_reg_545[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp59_i_reg_545_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_cmp59_i_reg_545_reg[0]_i_1_CO_UNCONNECTED [7:6],CO,\cmp59_i_reg_545_reg[0]_i_1_n_8 ,\cmp59_i_reg_545_reg[0]_i_1_n_9 ,\cmp59_i_reg_545_reg[0]_i_1_n_10 ,\cmp59_i_reg_545_reg[0]_i_1_n_11 ,\cmp59_i_reg_545_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,\cmp59_i_reg_545[0]_i_2_n_5 ,\cmp59_i_reg_545[0]_i_3_n_5 ,\cmp59_i_reg_545[0]_i_4_n_5 ,\cmp59_i_reg_545[0]_i_5_n_5 ,\cmp59_i_reg_545[0]_i_6_n_5 ,\cmp59_i_reg_545[0]_i_7_n_5 }),
        .O(\NLW_cmp59_i_reg_545_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\cmp59_i_reg_545[0]_i_8_n_5 ,\cmp59_i_reg_545[0]_i_9_n_5 ,\cmp59_i_reg_545[0]_i_10_n_5 ,\cmp59_i_reg_545[0]_i_11_n_5 ,\cmp59_i_reg_545[0]_i_12_n_5 ,\cmp59_i_reg_545[0]_i_13_n_5 }));
  LUT6 #(
    .INIT(64'h80FFFFFF80808080)) 
    \icmp_ln228_reg_199[0]_i_1 
       (.I0(\icmp_ln228_reg_199[0]_i_2_n_5 ),
        .I1(\icmp_ln228_reg_199[0]_i_3_n_5 ),
        .I2(\icmp_ln228_reg_199[0]_i_4_n_5 ),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(\icmp_ln228_reg_199_reg[0] ),
        .I5(\icmp_ln228_reg_199_reg[0]_0 ),
        .O(empty_n_reg));
  LUT5 #(
    .INIT(32'h10000000)) 
    \icmp_ln228_reg_199[0]_i_2 
       (.I0(\int_width_reg[15]_1 [10]),
        .I1(\int_width_reg[15]_1 [11]),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(\icmp_ln228_reg_199_reg[0] ),
        .I4(\icmp_ln228_reg_199[0]_i_5_n_5 ),
        .O(\icmp_ln228_reg_199[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \icmp_ln228_reg_199[0]_i_3 
       (.I0(\int_width_reg[15]_1 [10]),
        .I1(\int_width_reg[15]_1 [11]),
        .I2(\int_width_reg[15]_1 [9]),
        .I3(\int_width_reg[15]_1 [7]),
        .I4(\int_width_reg[15]_1 [8]),
        .I5(\int_width_reg[15]_1 [6]),
        .O(\icmp_ln228_reg_199[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000023)) 
    \icmp_ln228_reg_199[0]_i_4 
       (.I0(\int_width_reg[15]_1 [4]),
        .I1(\int_width_reg[15]_1 [5]),
        .I2(\int_width_reg[15]_1 [3]),
        .I3(\int_width_reg[15]_1 [0]),
        .I4(\int_width_reg[15]_1 [1]),
        .I5(\int_width_reg[15]_1 [2]),
        .O(\icmp_ln228_reg_199[0]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln228_reg_199[0]_i_5 
       (.I0(\int_width_reg[15]_1 [8]),
        .I1(\int_width_reg[15]_1 [7]),
        .I2(\int_width_reg[15]_1 [5]),
        .I3(\int_width_reg[15]_1 [4]),
        .O(\icmp_ln228_reg_199[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    int_ap_idle_i_3
       (.I0(\SRL_SIG_reg[0][0] ),
        .I1(ap_start),
        .I2(ZipperRemoval_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_3_in[7]),
        .I1(ap_sync_ready),
        .I2(int_task_ap_done0__3),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_5),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    int_ap_start_i_3
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\int_ier[1]_i_2_n_5 ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .I5(\waddr_reg_n_5_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_5),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(s_axi_CTRL_WSTRB[0]),
        .I3(int_auto_restart_i_2_n_5),
        .I4(p_3_in[7]),
        .O(int_auto_restart_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_5_[4] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[5] ),
        .I3(s_axi_CTRL_WVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(int_auto_restart_i_2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_5),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[0]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_bayer_phase0[0]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[10]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_bayer_phase0[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[11]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_bayer_phase0[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[12]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_bayer_phase0[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[13]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_bayer_phase0[13]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[14]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_bayer_phase0[14]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \int_bayer_phase[15]_i_1 
       (.I0(\waddr_reg_n_5_[5] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\waddr_reg_n_5_[2] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_CTRL_WVALID),
        .O(\int_bayer_phase[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[15]_i_2 
       (.I0(\int_bayer_phase_reg[15]_0 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_bayer_phase0[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[1]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_bayer_phase0[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[2]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_bayer_phase0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[3]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_bayer_phase0[3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[4]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_bayer_phase0[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[5]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_bayer_phase0[5]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[6]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_bayer_phase0[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[7]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_bayer_phase0[7]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[8]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_bayer_phase0[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_bayer_phase[9]_i_1 
       (.I0(\int_bayer_phase_reg[15]_0 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_bayer_phase0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[0] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[0]),
        .Q(\int_bayer_phase_reg[15]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[10] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[10]),
        .Q(\int_bayer_phase_reg[15]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[11] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[11]),
        .Q(\int_bayer_phase_reg[15]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[12] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[12]),
        .Q(\int_bayer_phase_reg[15]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[13] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[13]),
        .Q(\int_bayer_phase_reg[15]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[14] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[14]),
        .Q(\int_bayer_phase_reg[15]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[15] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[15]),
        .Q(\int_bayer_phase_reg[15]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[1] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[1]),
        .Q(\int_bayer_phase_reg[15]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[2] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[2]),
        .Q(\int_bayer_phase_reg[15]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[3] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[3]),
        .Q(\int_bayer_phase_reg[15]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[4] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[4]),
        .Q(\int_bayer_phase_reg[15]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[5] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[5]),
        .Q(\int_bayer_phase_reg[15]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[6] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[6]),
        .Q(\int_bayer_phase_reg[15]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[7] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[7]),
        .Q(\int_bayer_phase_reg[15]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[8] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[8]),
        .Q(\int_bayer_phase_reg[15]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_bayer_phase_reg[9] 
       (.C(ap_clk),
        .CE(\int_bayer_phase[15]_i_1_n_5 ),
        .D(int_bayer_phase0[9]),
        .Q(\int_bayer_phase_reg[15]_0 [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_5_[2] ),
        .I3(int_auto_restart_i_2_n_5),
        .I4(int_gie_reg_n_5),
        .O(int_gie_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_5),
        .Q(int_gie_reg_n_5),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[0]_i_1 
       (.I0(Q[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[10]_i_1 
       (.I0(Q[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[11]_i_1 
       (.I0(Q[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[12]_i_1 
       (.I0(Q[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[13]_i_1 
       (.I0(Q[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[14]_i_1 
       (.I0(Q[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_height0[14]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \int_height[15]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[3] ),
        .I2(\waddr_reg_n_5_[4] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(s_axi_CTRL_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_height[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[15]_i_2 
       (.I0(Q[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[1]_i_1 
       (.I0(Q[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[2]_i_1 
       (.I0(Q[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[3]_i_1 
       (.I0(Q[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[4]_i_1 
       (.I0(Q[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[5]_i_1 
       (.I0(Q[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[6]_i_1 
       (.I0(Q[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[7]_i_1 
       (.I0(Q[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[8]_i_1 
       (.I0(Q[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_height[9]_i_1 
       (.I0(Q[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[0] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[10] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[11] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[12] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[13] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[14] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[15] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[1] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[2] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[3] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[4] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[5] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[6] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[7] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[8] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_height_reg[9] 
       (.C(ap_clk),
        .CE(\int_height[15]_i_1_n_5 ),
        .D(int_height0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00004000)) 
    \int_ier[1]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[4] ),
        .O(int_ier10_out));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_ier[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_CTRL_WVALID),
        .I2(\waddr_reg_n_5_[5] ),
        .O(\int_ier[1]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier10_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    int_interrupt_i_1
       (.I0(\int_isr_reg_n_5_[0] ),
        .I1(\int_isr_reg_n_5_[1] ),
        .I2(int_gie_reg_n_5),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_5_[0] ),
        .I3(MultiPixStream2AXIvideo_U0_ap_ready),
        .I4(\int_isr_reg_n_5_[0] ),
        .O(\int_isr[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(\waddr_reg_n_5_[2] ),
        .I2(\int_ier[1]_i_2_n_5 ),
        .I3(\waddr_reg_n_5_[3] ),
        .I4(\waddr_reg_n_5_[4] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_5_[1] ),
        .O(\int_isr[1]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_5 ),
        .Q(\int_isr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h2F20FFFF2F202F20)) 
    int_task_ap_done_i_1
       (.I0(ap_idle),
        .I1(p_3_in[2]),
        .I2(auto_restart_status_reg_n_5),
        .I3(MultiPixStream2AXIvideo_U0_ap_ready),
        .I4(int_task_ap_done0__3),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_5));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    int_task_ap_done_i_2
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(int_task_ap_done_i_3_n_5),
        .O(int_task_ap_done0__3));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .O(int_task_ap_done_i_3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_5),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[0]_i_1 
       (.I0(\int_width_reg[15]_1 [0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[0]),
        .O(int_width0[0]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[10]_i_1 
       (.I0(\int_width_reg[15]_1 [10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[10]),
        .O(int_width0[10]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[11]_i_1 
       (.I0(\int_width_reg[15]_1 [11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[11]),
        .O(int_width0[11]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[12]_i_1 
       (.I0(\int_width_reg[15]_1 [12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[12]),
        .O(int_width0[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[13]_i_1 
       (.I0(\int_width_reg[15]_1 [13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[13]),
        .O(int_width0[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[14]_i_1 
       (.I0(\int_width_reg[15]_1 [14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[14]),
        .O(int_width0[14]));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \int_width[15]_i_1 
       (.I0(\waddr_reg_n_5_[2] ),
        .I1(\waddr_reg_n_5_[4] ),
        .I2(\waddr_reg_n_5_[3] ),
        .I3(\waddr_reg_n_5_[5] ),
        .I4(s_axi_CTRL_WVALID),
        .I5(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\int_width[15]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[15]_i_2 
       (.I0(\int_width_reg[15]_1 [15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[15]),
        .O(int_width0[15]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[1]_i_1 
       (.I0(\int_width_reg[15]_1 [1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[1]),
        .O(int_width0[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[2]_i_1 
       (.I0(\int_width_reg[15]_1 [2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[2]),
        .O(int_width0[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[3]_i_1 
       (.I0(\int_width_reg[15]_1 [3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[3]),
        .O(int_width0[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[4]_i_1 
       (.I0(\int_width_reg[15]_1 [4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[4]),
        .O(int_width0[4]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[5]_i_1 
       (.I0(\int_width_reg[15]_1 [5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[5]),
        .O(int_width0[5]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[6]_i_1 
       (.I0(\int_width_reg[15]_1 [6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[6]),
        .O(int_width0[6]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[7]_i_1 
       (.I0(\int_width_reg[15]_1 [7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(s_axi_CTRL_WDATA[7]),
        .O(int_width0[7]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[8]_i_1 
       (.I0(\int_width_reg[15]_1 [8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[8]),
        .O(int_width0[8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \int_width[9]_i_1 
       (.I0(\int_width_reg[15]_1 [9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(s_axi_CTRL_WDATA[9]),
        .O(int_width0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[0] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[0]),
        .Q(\int_width_reg[15]_1 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[10] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[10]),
        .Q(\int_width_reg[15]_1 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[11] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[11]),
        .Q(\int_width_reg[15]_1 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[12] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[12]),
        .Q(\int_width_reg[15]_1 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[13] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[13]),
        .Q(\int_width_reg[15]_1 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[14] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[14]),
        .Q(\int_width_reg[15]_1 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[15] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[15]),
        .Q(\int_width_reg[15]_1 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[1] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[1]),
        .Q(\int_width_reg[15]_1 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[2] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[2]),
        .Q(\int_width_reg[15]_1 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[3] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[3]),
        .Q(\int_width_reg[15]_1 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[4] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[4]),
        .Q(\int_width_reg[15]_1 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[5] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[5]),
        .Q(\int_width_reg[15]_1 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[6] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[6]),
        .Q(\int_width_reg[15]_1 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[7] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[7]),
        .Q(\int_width_reg[15]_1 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[8] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[8]),
        .Q(\int_width_reg[15]_1 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_width_reg[9] 
       (.C(ap_clk),
        .CE(\int_width[15]_i_1_n_5 ),
        .D(int_width0[9]),
        .Q(\int_width_reg[15]_1 [9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopHeight_reg_377_reg[11]_i_2 
       (.CI(\loopHeight_reg_377_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopHeight_reg_377_reg[11]_i_2_CO_UNCONNECTED [7:2],\loopHeight_reg_377_reg[11]_i_2_n_11 ,\loopHeight_reg_377_reg[11]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loopHeight_reg_377_reg[11]_i_2_O_UNCONNECTED [7:3],\int_height_reg[11]_0 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,Q[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopHeight_reg_377_reg[8]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\loopHeight_reg_377_reg[8]_i_1_n_5 ,\loopHeight_reg_377_reg[8]_i_1_n_6 ,\loopHeight_reg_377_reg[8]_i_1_n_7 ,\loopHeight_reg_377_reg[8]_i_1_n_8 ,\loopHeight_reg_377_reg[8]_i_1_n_9 ,\loopHeight_reg_377_reg[8]_i_1_n_10 ,\loopHeight_reg_377_reg[8]_i_1_n_11 ,\loopHeight_reg_377_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_height_reg[11]_0 [7:0]),
        .S(Q[8:1]));
  LUT1 #(
    .INIT(2'h1)) 
    \loopHeight_reg_441[0]_i_1 
       (.I0(Q[0]),
        .O(D[0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopHeight_reg_441_reg[11]_i_2 
       (.CI(\loopHeight_reg_441_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopHeight_reg_441_reg[11]_i_2_CO_UNCONNECTED [7:2],\loopHeight_reg_441_reg[11]_i_2_n_11 ,\loopHeight_reg_441_reg[11]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loopHeight_reg_441_reg[11]_i_2_O_UNCONNECTED [7:3],D[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,Q[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopHeight_reg_441_reg[8]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\loopHeight_reg_441_reg[8]_i_1_n_5 ,\loopHeight_reg_441_reg[8]_i_1_n_6 ,\loopHeight_reg_441_reg[8]_i_1_n_7 ,\loopHeight_reg_441_reg[8]_i_1_n_8 ,\loopHeight_reg_441_reg[8]_i_1_n_9 ,\loopHeight_reg_441_reg[8]_i_1_n_10 ,\loopHeight_reg_441_reg[8]_i_1_n_11 ,\loopHeight_reg_441_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:1]),
        .S(Q[8:1]));
  CARRY8 \loopWidth_reg_281_reg[16]_i_2 
       (.CI(\loopWidth_reg_281_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\int_width_reg[15]_0 [16],\NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED [6],\loopWidth_reg_281_reg[16]_i_2_n_7 ,\loopWidth_reg_281_reg[16]_i_2_n_8 ,\loopWidth_reg_281_reg[16]_i_2_n_9 ,\loopWidth_reg_281_reg[16]_i_2_n_10 ,\loopWidth_reg_281_reg[16]_i_2_n_11 ,\loopWidth_reg_281_reg[16]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED [7],\int_width_reg[15]_0 [15:9]}),
        .S({1'b1,\int_width_reg[15]_1 [15:9]}));
  CARRY8 \loopWidth_reg_281_reg[8]_i_1 
       (.CI(\int_width_reg[15]_1 [0]),
        .CI_TOP(1'b0),
        .CO({\loopWidth_reg_281_reg[8]_i_1_n_5 ,\loopWidth_reg_281_reg[8]_i_1_n_6 ,\loopWidth_reg_281_reg[8]_i_1_n_7 ,\loopWidth_reg_281_reg[8]_i_1_n_8 ,\loopWidth_reg_281_reg[8]_i_1_n_9 ,\loopWidth_reg_281_reg[8]_i_1_n_10 ,\loopWidth_reg_281_reg[8]_i_1_n_11 ,\loopWidth_reg_281_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_width_reg[15]_0 [8:1]),
        .S(\int_width_reg[15]_1 [8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopWidth_reg_382_reg[11]_i_1 
       (.CI(\loopWidth_reg_382_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopWidth_reg_382_reg[11]_i_1_CO_UNCONNECTED [7:2],\loopWidth_reg_382_reg[11]_i_1_n_11 ,\loopWidth_reg_382_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loopWidth_reg_382_reg[11]_i_1_O_UNCONNECTED [7:3],\int_width_reg[11]_1 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\int_width_reg[15]_1 [11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopWidth_reg_382_reg[8]_i_1 
       (.CI(\int_width_reg[15]_1 [0]),
        .CI_TOP(1'b0),
        .CO({\loopWidth_reg_382_reg[8]_i_1_n_5 ,\loopWidth_reg_382_reg[8]_i_1_n_6 ,\loopWidth_reg_382_reg[8]_i_1_n_7 ,\loopWidth_reg_382_reg[8]_i_1_n_8 ,\loopWidth_reg_382_reg[8]_i_1_n_9 ,\loopWidth_reg_382_reg[8]_i_1_n_10 ,\loopWidth_reg_382_reg[8]_i_1_n_11 ,\loopWidth_reg_382_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_width_reg[11]_1 [7:0]),
        .S(\int_width_reg[15]_1 [8:1]));
  LUT1 #(
    .INIT(2'h1)) 
    \loopWidth_reg_446[0]_i_1 
       (.I0(\int_width_reg[15]_1 [0]),
        .O(\int_width_reg[15]_0 [0]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopWidth_reg_446_reg[11]_i_1 
       (.CI(\loopWidth_reg_446_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopWidth_reg_446_reg[11]_i_1_CO_UNCONNECTED [7:2],\loopWidth_reg_446_reg[11]_i_1_n_11 ,\loopWidth_reg_446_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loopWidth_reg_446_reg[11]_i_1_O_UNCONNECTED [7:3],\int_width_reg[11]_0 [10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\int_width_reg[15]_1 [11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopWidth_reg_446_reg[8]_i_1 
       (.CI(\int_width_reg[15]_1 [0]),
        .CI_TOP(1'b0),
        .CO({\loopWidth_reg_446_reg[8]_i_1_n_5 ,\loopWidth_reg_446_reg[8]_i_1_n_6 ,\loopWidth_reg_446_reg[8]_i_1_n_7 ,\loopWidth_reg_446_reg[8]_i_1_n_8 ,\loopWidth_reg_446_reg[8]_i_1_n_9 ,\loopWidth_reg_446_reg[8]_i_1_n_10 ,\loopWidth_reg_446_reg[8]_i_1_n_11 ,\loopWidth_reg_446_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_width_reg[11]_0 [7:0]),
        .S(\int_width_reg[15]_1 [8:1]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_2 
       (.I0(int_gie_reg_n_5),
        .I1(\int_isr_reg_n_5_[0] ),
        .I2(\rdata[1]_i_5_n_5 ),
        .I3(\rdata[1]_i_4_n_5 ),
        .I4(ap_start),
        .I5(\int_ier_reg_n_5_[0] ),
        .O(\rdata[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[0]_i_3 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [0]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [0]),
        .I4(Q[0]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[10]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [10]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [10]),
        .I4(Q[10]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[11]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [11]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [11]),
        .I4(Q[11]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[12]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [12]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [12]),
        .I4(Q[12]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[13]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [13]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [13]),
        .I4(Q[13]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[14]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [14]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [14]),
        .I4(Q[14]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[15]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_CTRL_ARVALID),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[0]),
        .I4(s_axi_CTRL_ARADDR[1]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[15]_i_2 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [15]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [15]),
        .I4(Q[15]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[15]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \rdata[15]_i_4 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'h00010000)) 
    \rdata[15]_i_5 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .I4(s_axi_CTRL_ARADDR[3]),
        .O(\rdata[15]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000042)) 
    \rdata[15]_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(s_axi_CTRL_ARADDR[1]),
        .I5(s_axi_CTRL_ARADDR[0]),
        .O(\rdata[15]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hF0CA00CA)) 
    \rdata[1]_i_2 
       (.I0(int_task_ap_done__0),
        .I1(p_0_in),
        .I2(\rdata[1]_i_4_n_5 ),
        .I3(\rdata[1]_i_5_n_5 ),
        .I4(\int_isr_reg_n_5_[1] ),
        .O(\rdata[1]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[1]_i_3 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [1]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [1]),
        .I4(Q[1]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[5]),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[1]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFE2)) 
    \rdata[1]_i_5 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(s_axi_CTRL_ARADDR[0]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(\rdata[1]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rdata[2]_i_1 
       (.I0(\rdata[2]_i_2_n_5 ),
        .I1(p_3_in[2]),
        .I2(\rdata[15]_i_4_n_5 ),
        .I3(\rdata[9]_i_3_n_5 ),
        .O(rdata[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[2]_i_2 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [2]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [2]),
        .I4(Q[2]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[2]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rdata[3]_i_1 
       (.I0(\rdata[3]_i_2_n_5 ),
        .I1(int_ap_ready__0),
        .I2(\rdata[15]_i_4_n_5 ),
        .I3(\rdata[9]_i_3_n_5 ),
        .O(rdata[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[3]_i_2 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [3]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [3]),
        .I4(Q[3]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[3]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[4]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [4]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [4]),
        .I4(Q[4]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[5]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [5]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [5]),
        .I4(Q[5]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[6]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [6]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [6]),
        .I4(Q[6]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_5 ),
        .I1(p_3_in[7]),
        .I2(\rdata[15]_i_4_n_5 ),
        .I3(\rdata[9]_i_3_n_5 ),
        .O(rdata[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[7]_i_2 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [7]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [7]),
        .I4(Q[7]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[8]_i_1 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [8]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [8]),
        .I4(Q[8]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[8]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hAAC0)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_5 ),
        .I1(interrupt),
        .I2(\rdata[15]_i_4_n_5 ),
        .I3(\rdata[9]_i_3_n_5 ),
        .O(rdata[9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \rdata[9]_i_2 
       (.I0(\rdata[15]_i_4_n_5 ),
        .I1(\int_width_reg[15]_1 [9]),
        .I2(\rdata[15]_i_5_n_5 ),
        .I3(\int_bayer_phase_reg[15]_0 [9]),
        .I4(Q[9]),
        .I5(\rdata[15]_i_6_n_5 ),
        .O(\rdata[9]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[9]_i_3 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[4]),
        .O(\rdata[9]_i_3_n_5 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_5 ),
        .I1(\rdata[0]_i_3_n_5 ),
        .O(rdata[0]),
        .S(\rdata[9]_i_3_n_5 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_3_n_5 ),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_5 ),
        .I1(\rdata[1]_i_3_n_5 ),
        .O(rdata[1]),
        .S(\rdata[9]_i_3_n_5 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_5 ),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(\rdata[15]_i_1_n_5 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry__0_i_1
       (.I0(\int_width_reg[15]_1 [12]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry__0_i_2
       (.I0(\int_width_reg[15]_1 [11]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry__0_i_3
       (.I0(\int_width_reg[15]_1 [10]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry__0_i_4
       (.I0(\int_width_reg[15]_1 [9]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_1
       (.I0(\int_width_reg[15]_1 [8]),
        .O(\int_width_reg[8]_0 [6]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_2
       (.I0(\int_width_reg[15]_1 [7]),
        .O(\int_width_reg[8]_0 [5]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_3
       (.I0(\int_width_reg[15]_1 [6]),
        .O(\int_width_reg[8]_0 [4]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_4
       (.I0(\int_width_reg[15]_1 [5]),
        .O(\int_width_reg[8]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_5
       (.I0(\int_width_reg[15]_1 [4]),
        .O(\int_width_reg[8]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_6
       (.I0(\int_width_reg[15]_1 [3]),
        .O(\int_width_reg[8]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_7
       (.I0(\int_width_reg[15]_1 [2]),
        .O(\int_width_reg[8]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_CTRL_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_5_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Debayer
   (DOUTBDOUT,
    ap_rst_n_inv,
    Q,
    Debayer_U0_imgRgb_din,
    cmp170_reg_686,
    cmp84_reg_666,
    \ap_CS_fsm_reg[1] ,
    start_once_reg_reg_0,
    \y_fu_64_reg[11] ,
    Debayer_U0_ap_ready,
    \loopHeight_reg_536_reg[16] ,
    pop__0,
    push,
    p_6_in,
    S,
    Debayer_U0_ap_idle,
    ap_clk,
    DINADIN,
    ram_reg_bram_0,
    CO,
    \cmp59_i_reg_465_reg[0] ,
    bayer_phase_assign_channel_dout,
    ap_rst_n,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    \loopWidth_reg_541_reg[15] ,
    imgBayer_empty_n,
    imgRgb_full_n,
    Debayer_U0_ap_start,
    start_for_ZipperRemoval_U0_full_n,
    push_0,
    D,
    \loopWidth_reg_446_reg[11] ,
    \loopHeight_reg_377_reg[11] ,
    \loopWidth_reg_382_reg[11] ,
    \zext_ln274_reg_531_reg[15] );
  output [7:0]DOUTBDOUT;
  output ap_rst_n_inv;
  output [11:0]Q;
  output [23:0]Debayer_U0_imgRgb_din;
  output cmp170_reg_686;
  output cmp84_reg_666;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output start_once_reg_reg_0;
  output [11:0]\y_fu_64_reg[11] ;
  output Debayer_U0_ap_ready;
  output [0:0]\loopHeight_reg_536_reg[16] ;
  output pop__0;
  output push;
  output p_6_in;
  output [0:0]S;
  output Debayer_U0_ap_idle;
  input ap_clk;
  input [7:0]DINADIN;
  input [7:0]ram_reg_bram_0;
  input [0:0]CO;
  input [0:0]\cmp59_i_reg_465_reg[0] ;
  input [15:0]bayer_phase_assign_channel_dout;
  input ap_rst_n;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input [15:0]\loopWidth_reg_541_reg[15] ;
  input imgBayer_empty_n;
  input imgRgb_full_n;
  input Debayer_U0_ap_start;
  input start_for_ZipperRemoval_U0_full_n;
  input push_0;
  input [11:0]D;
  input [11:0]\loopWidth_reg_446_reg[11] ;
  input [10:0]\loopHeight_reg_377_reg[11] ;
  input [10:0]\loopWidth_reg_382_reg[11] ;
  input [15:0]\zext_ln274_reg_531_reg[15] ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [15:8]DebayerG_U0_imgG_din;
  wire DebayerG_U0_n_21;
  wire DebayerG_U0_n_24;
  wire DebayerG_U0_n_25;
  wire DebayerG_U0_n_26;
  wire DebayerG_U0_n_27;
  wire DebayerG_U0_n_28;
  wire DebayerG_U0_n_29;
  wire DebayerG_U0_n_30;
  wire DebayerG_U0_n_31;
  wire DebayerG_U0_n_32;
  wire DebayerG_U0_n_33;
  wire DebayerG_U0_n_34;
  wire DebayerG_U0_n_35;
  wire DebayerG_U0_n_36;
  wire DebayerG_U0_n_37;
  wire DebayerG_U0_n_38;
  wire DebayerG_U0_n_39;
  wire DebayerG_U0_n_43;
  wire DebayerG_U0_n_44;
  wire DebayerG_U0_n_46;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRandBatG_U0_bayerPhase_c_read;
  wire DebayerRandBatG_U0_n_39;
  wire DebayerRandBatG_U0_n_71;
  wire DebayerRandBatG_U0_n_74;
  wire DebayerRatBorBatR_U0_ap_start;
  wire DebayerRatBorBatR_U0_bayerPhase_c_write;
  wire [23:0]DebayerRatBorBatR_U0_imgRB_din;
  wire DebayerRatBorBatR_U0_n_44;
  wire DebayerRatBorBatR_U0_n_45;
  wire DebayerRatBorBatR_U0_n_70;
  wire DebayerRatBorBatR_U0_n_73;
  wire DebayerRatBorBatR_U0_n_74;
  wire DebayerRatBorBatR_U0_n_75;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire [23:0]Debayer_U0_imgRgb_din;
  wire [11:0]Q;
  wire [0:0]S;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire and226_cast_fu_377_p1;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bayerPhase_c1_U_n_10;
  wire bayerPhase_c1_U_n_11;
  wire bayerPhase_c1_U_n_12;
  wire bayerPhase_c1_U_n_13;
  wire bayerPhase_c1_U_n_14;
  wire bayerPhase_c1_U_n_15;
  wire bayerPhase_c1_U_n_16;
  wire bayerPhase_c1_U_n_17;
  wire bayerPhase_c1_U_n_18;
  wire bayerPhase_c1_U_n_19;
  wire bayerPhase_c1_U_n_5;
  wire bayerPhase_c1_U_n_6;
  wire bayerPhase_c1_U_n_7;
  wire bayerPhase_c1_U_n_8;
  wire bayerPhase_c1_U_n_9;
  wire [15:0]bayerPhase_c1_dout;
  wire bayerPhase_c1_empty_n;
  wire bayerPhase_c1_full_n;
  wire [15:0]bayerPhase_c_dout;
  wire bayerPhase_c_empty_n;
  wire bayerPhase_c_full_n;
  wire [15:0]bayer_phase_assign_channel_dout;
  wire cmp170_reg_686;
  wire [0:0]\cmp59_i_reg_465_reg[0] ;
  wire cmp59_i_reg_545;
  wire cmp689_fu_387_p2;
  wire cmp84_reg_666;
  wire \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/ap_condition_314__0 ;
  wire [23:0]\grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1 ;
  wire [23:0]\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1 ;
  wire imgBayer_empty_n;
  wire imgG_U_n_56;
  wire imgG_U_n_57;
  wire imgG_U_n_58;
  wire imgG_U_n_59;
  wire imgG_U_n_60;
  wire imgG_U_n_61;
  wire imgG_U_n_62;
  wire imgG_U_n_63;
  wire imgG_U_n_64;
  wire imgG_U_n_65;
  wire imgG_U_n_66;
  wire imgG_U_n_67;
  wire imgG_U_n_68;
  wire imgG_U_n_69;
  wire imgG_U_n_7;
  wire imgG_U_n_70;
  wire imgG_U_n_71;
  wire imgG_U_n_72;
  wire imgG_U_n_73;
  wire imgG_U_n_74;
  wire imgG_U_n_75;
  wire imgG_U_n_76;
  wire imgG_U_n_77;
  wire imgG_U_n_78;
  wire imgG_U_n_79;
  wire [23:0]imgG_dout;
  wire imgG_empty_n;
  wire imgG_full_n;
  wire imgRB_U_n_10;
  wire imgRB_U_n_11;
  wire imgRB_U_n_12;
  wire imgRB_U_n_13;
  wire imgRB_U_n_14;
  wire imgRB_U_n_15;
  wire imgRB_U_n_16;
  wire imgRB_U_n_17;
  wire imgRB_U_n_18;
  wire imgRB_U_n_19;
  wire imgRB_U_n_20;
  wire imgRB_U_n_21;
  wire imgRB_U_n_22;
  wire imgRB_U_n_23;
  wire imgRB_U_n_24;
  wire imgRB_U_n_25;
  wire imgRB_U_n_26;
  wire imgRB_U_n_27;
  wire imgRB_U_n_28;
  wire imgRB_U_n_29;
  wire imgRB_U_n_30;
  wire imgRB_U_n_31;
  wire imgRB_U_n_32;
  wire imgRB_U_n_33;
  wire imgRB_U_n_34;
  wire imgRB_U_n_35;
  wire imgRB_U_n_36;
  wire imgRB_U_n_37;
  wire imgRB_U_n_38;
  wire imgRB_U_n_39;
  wire imgRB_U_n_40;
  wire imgRB_U_n_41;
  wire imgRB_U_n_42;
  wire imgRB_U_n_43;
  wire imgRB_U_n_44;
  wire imgRB_U_n_45;
  wire imgRB_U_n_46;
  wire imgRB_U_n_47;
  wire imgRB_U_n_48;
  wire imgRB_U_n_49;
  wire imgRB_U_n_50;
  wire imgRB_U_n_51;
  wire imgRB_U_n_52;
  wire imgRB_U_n_53;
  wire imgRB_U_n_54;
  wire imgRB_U_n_55;
  wire imgRB_U_n_56;
  wire imgRB_U_n_57;
  wire imgRB_U_n_58;
  wire imgRB_U_n_59;
  wire imgRB_U_n_60;
  wire imgRB_U_n_61;
  wire imgRB_U_n_62;
  wire imgRB_U_n_63;
  wire imgRB_U_n_64;
  wire imgRB_U_n_65;
  wire imgRB_U_n_66;
  wire imgRB_U_n_67;
  wire imgRB_U_n_68;
  wire imgRB_U_n_69;
  wire imgRB_U_n_7;
  wire imgRB_U_n_70;
  wire imgRB_U_n_71;
  wire imgRB_U_n_72;
  wire imgRB_U_n_73;
  wire imgRB_U_n_74;
  wire imgRB_U_n_75;
  wire imgRB_U_n_76;
  wire imgRB_U_n_77;
  wire imgRB_U_n_78;
  wire imgRB_U_n_79;
  wire imgRB_U_n_8;
  wire imgRB_U_n_9;
  wire [23:0]imgRB_dout;
  wire imgRB_empty_n;
  wire imgRB_full_n;
  wire imgRgb_full_n;
  wire [10:0]\loopHeight_reg_377_reg[11] ;
  wire [0:0]\loopHeight_reg_536_reg[16] ;
  wire [10:0]\loopWidth_reg_382_reg[11] ;
  wire [11:0]\loopWidth_reg_446_reg[11] ;
  wire [15:0]\loopWidth_reg_541_reg[15] ;
  wire p_6_in;
  wire p_6_in_3;
  wire p_6_in_6;
  wire p_9_in;
  wire p_9_in_4;
  wire p_9_in_5;
  wire p_9_in_8;
  wire pop__0;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire push_7;
  wire push_9;
  wire [7:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire start_for_DebayerRandBatG_U0_U_n_7;
  wire start_for_DebayerRandBatG_U0_U_n_8;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_for_DebayerRatBorBatR_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_10;
  wire start_once_reg_reg_0;
  wire [0:0]xor_fu_381_p2;
  wire [11:0]\y_fu_64_reg[11] ;
  wire [15:0]\zext_ln274_reg_531_reg[15] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG DebayerG_U0
       (.CO(\loopHeight_reg_536_reg[16] ),
        .D({bayerPhase_c1_U_n_5,bayerPhase_c1_U_n_6,bayerPhase_c1_U_n_7,bayerPhase_c1_U_n_8,bayerPhase_c1_U_n_9,bayerPhase_c1_U_n_10,bayerPhase_c1_U_n_11,bayerPhase_c1_U_n_12,bayerPhase_c1_U_n_13,bayerPhase_c1_U_n_14,bayerPhase_c1_U_n_15,bayerPhase_c1_U_n_16,bayerPhase_c1_U_n_17,bayerPhase_c1_U_n_18,bayerPhase_c1_U_n_19}),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRatBorBatR_U0_bayerPhase_c_write(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .Debayer_U0_ap_idle(Debayer_U0_ap_idle),
        .Debayer_U0_ap_ready(Debayer_U0_ap_ready),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .E(DebayerG_U0_n_44),
        .Q(\ap_CS_fsm_reg[1] ),
        .S(S),
        .\ap_CS_fsm_reg[1]_0 (DebayerG_U0_n_21),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_inv),
        .bayerPhase_c1_empty_n(bayerPhase_c1_empty_n),
        .bayerPhase_c1_full_n(bayerPhase_c1_full_n),
        .\cmp170_reg_686_reg[0]_0 (cmp170_reg_686),
        .cmp689_fu_387_p2(cmp689_fu_387_p2),
        .\cmp84_reg_666_reg[0]_0 (cmp84_reg_666),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0] (DebayerG_U0_n_24),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0 (DebayerG_U0_n_25),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1 (DebayerG_U0_n_26),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10 (DebayerG_U0_n_35),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11 (DebayerG_U0_n_36),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12 (DebayerG_U0_n_37),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13 (DebayerG_U0_n_38),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14 (DebayerG_U0_n_39),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2 (DebayerG_U0_n_27),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3 (DebayerG_U0_n_28),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4 (DebayerG_U0_n_29),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5 (DebayerG_U0_n_30),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6 (DebayerG_U0_n_31),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7 (DebayerG_U0_n_32),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8 (DebayerG_U0_n_33),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9 (DebayerG_U0_n_34),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgG_full_n(imgG_full_n),
        .int_ap_idle_reg(DebayerRandBatG_U0_n_39),
        .int_ap_idle_reg_0(DebayerRatBorBatR_U0_n_45),
        .int_ap_idle_reg_1(start_for_DebayerRandBatG_U0_U_n_7),
        .\loopWidth_reg_541_reg[15]_0 (\loopWidth_reg_541_reg[15] ),
        .\mOutPtr_reg[1] (DebayerRatBorBatR_U0_n_70),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .pop__0(pop__0),
        .push(push_2),
        .push_0(push_0),
        .push_1(push_1),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_0_4(ram_reg_bram_0_4),
        .ram_reg_bram_0_5(ram_reg_bram_0_5),
        .ram_reg_bram_0_6(ram_reg_bram_0_6),
        .ram_reg_bram_0_7(ram_reg_bram_0_7),
        .\select_ln510_reg_4223_reg[7] (DebayerG_U0_imgG_din),
        .start_for_DebayerRatBorBatR_U0_full_n(start_for_DebayerRatBorBatR_U0_full_n),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(DebayerG_U0_n_43),
        .start_once_reg_reg_1(DebayerG_U0_n_46),
        .start_once_reg_reg_2(start_once_reg_reg_0),
        .\xor_reg_676_reg[0]_0 (xor_fu_381_p2),
        .\y_7_reg_557_reg[0]_0 (and226_cast_fu_377_p1),
        .\zext_ln274_reg_531_reg[15]_0 (\zext_ln274_reg_531_reg[15] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG DebayerRandBatG_U0
       (.D({imgRB_U_n_72,imgRB_U_n_73,imgRB_U_n_74,imgRB_U_n_75,imgRB_U_n_76,imgRB_U_n_77,imgRB_U_n_78,imgRB_U_n_79}),
        .DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRandBatG_U0_bayerPhase_c_read(DebayerRandBatG_U0_bayerPhase_c_read),
        .DebayerRatBorBatR_U0_ap_start(DebayerRatBorBatR_U0_ap_start),
        .Debayer_U0_imgRgb_din(Debayer_U0_imgRgb_din[23:8]),
        .E(DebayerRandBatG_U0_n_71),
        .Q(Debayer_U0_imgRgb_din[7:0]),
        .\ap_CS_fsm_reg[0]_0 (DebayerRandBatG_U0_n_39),
        .\ap_CS_fsm_reg[1]_0 (DebayerRandBatG_U0_n_74),
        .ap_clk(ap_clk),
        .ap_condition_314__0(\grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/ap_condition_314__0 ),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_rst_n(ap_rst_n),
        .bayerPhase_c_dout(bayerPhase_c_dout),
        .bayerPhase_c_empty_n(bayerPhase_c_empty_n),
        .\cmp59_i_reg_465_reg[0]_0 (\cmp59_i_reg_465_reg[0] ),
        .d0(imgRB_dout),
        .\icmp_ln891_reg_1978_reg[0] (\loopWidth_reg_541_reg[15] [11:0]),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\loopHeight_reg_377_reg[11]_0 ({\loopHeight_reg_377_reg[11] ,D[0]}),
        .\loopWidth_reg_382_reg[11]_0 ({\loopWidth_reg_382_reg[11] ,\loopWidth_reg_446_reg[11] [0]}),
        .\p_0_0_01183_21752_ph_i_reg_367_reg[7] ({imgRB_U_n_64,imgRB_U_n_65,imgRB_U_n_66,imgRB_U_n_67,imgRB_U_n_68,imgRB_U_n_69,imgRB_U_n_70,imgRB_U_n_71}),
        .\p_0_0_01185_21748_ph_i_reg_387_reg[7] ({imgRB_U_n_7,imgRB_U_n_8,imgRB_U_n_9,imgRB_U_n_10,imgRB_U_n_11,imgRB_U_n_12,imgRB_U_n_13,imgRB_U_n_14}),
        .p_6_in(p_6_in_6),
        .p_6_in_1(p_6_in_3),
        .p_9_in(p_9_in_5),
        .p_9_in_0(p_9_in_4),
        .push(push),
        .push_2(push_9),
        .q1(\grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1 ),
        .ram_reg_bram_1(imgRB_U_n_63),
        .ram_reg_bram_2({imgRB_U_n_15,imgRB_U_n_16,imgRB_U_n_17,imgRB_U_n_18,imgRB_U_n_19,imgRB_U_n_20,imgRB_U_n_21,imgRB_U_n_22,imgRB_U_n_23,imgRB_U_n_24,imgRB_U_n_25,imgRB_U_n_26,imgRB_U_n_27,imgRB_U_n_28,imgRB_U_n_29,imgRB_U_n_30,imgRB_U_n_31,imgRB_U_n_32,imgRB_U_n_33,imgRB_U_n_34,imgRB_U_n_35,imgRB_U_n_36,imgRB_U_n_37,imgRB_U_n_38}),
        .ram_reg_bram_2_0({imgRB_U_n_39,imgRB_U_n_40,imgRB_U_n_41,imgRB_U_n_42,imgRB_U_n_43,imgRB_U_n_44,imgRB_U_n_45,imgRB_U_n_46,imgRB_U_n_47,imgRB_U_n_48,imgRB_U_n_49,imgRB_U_n_50,imgRB_U_n_51,imgRB_U_n_52,imgRB_U_n_53,imgRB_U_n_54,imgRB_U_n_55,imgRB_U_n_56,imgRB_U_n_57,imgRB_U_n_58,imgRB_U_n_59,imgRB_U_n_60,imgRB_U_n_61,imgRB_U_n_62}),
        .start_for_DebayerRandBatG_U0_full_n(start_for_DebayerRandBatG_U0_full_n),
        .start_once_reg(start_once_reg_10),
        .\y_fu_64_reg[11]_0 (\y_fu_64_reg[11] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR DebayerRatBorBatR_U0
       (.\CH_reg_2344_reg[7] (DebayerRatBorBatR_U0_imgRB_din),
        .CO(CO),
        .D(bayerPhase_c1_dout),
        .DebayerRatBorBatR_U0_ap_start(DebayerRatBorBatR_U0_ap_start),
        .DebayerRatBorBatR_U0_bayerPhase_c_write(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .E(push_9),
        .Q(Q),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\ap_CS_fsm_reg[0]_0 (DebayerRatBorBatR_U0_n_45),
        .\ap_CS_fsm_reg[0]_1 (start_for_DebayerRandBatG_U0_U_n_7),
        .\ap_CS_fsm_reg[1]_0 (DebayerRatBorBatR_U0_n_70),
        .\ap_CS_fsm_reg[3]_0 (DebayerRatBorBatR_U0_n_74),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_rst_n_inv),
        .ap_rst_n(ap_rst_n),
        .bayerPhase_c1_empty_n(bayerPhase_c1_empty_n),
        .bayerPhase_c_full_n(bayerPhase_c_full_n),
        .cmp59_i_reg_545(cmp59_i_reg_545),
        .empty_n_reg(DebayerRatBorBatR_U0_n_73),
        .full_n_reg(DebayerRatBorBatR_U0_n_75),
        .\icmp_ln643_reg_2162_reg[0] (DebayerRatBorBatR_U0_n_44),
        .\icmp_ln643_reg_2162_reg[0]_0 (\loopWidth_reg_541_reg[15] [11:0]),
        .imgG_dout(imgG_dout),
        .imgG_empty_n(imgG_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .\loopHeight_reg_441_reg[11]_0 (D),
        .\loopWidth_reg_446_reg[11]_0 (\loopWidth_reg_446_reg[11] ),
        .\p_0_0_0948_21422_i_fu_282_reg[0] (imgG_U_n_7),
        .\p_0_0_0948_21422_i_fu_282_reg[1] (imgG_U_n_57),
        .\p_0_0_0948_21422_i_fu_282_reg[2] (imgG_U_n_58),
        .\p_0_0_0948_21422_i_fu_282_reg[3] (imgG_U_n_59),
        .\p_0_0_0948_21422_i_fu_282_reg[4] (imgG_U_n_60),
        .\p_0_0_0948_21422_i_fu_282_reg[5] (imgG_U_n_61),
        .\p_0_0_0948_21422_i_fu_282_reg[6] (imgG_U_n_62),
        .\p_0_0_0948_21422_i_fu_282_reg[7] (imgG_U_n_63),
        .\p_0_0_0949_21419_i_fu_278_reg[0] (imgG_U_n_72),
        .\p_0_0_0949_21419_i_fu_278_reg[1] (imgG_U_n_73),
        .\p_0_0_0949_21419_i_fu_278_reg[2] (imgG_U_n_74),
        .\p_0_0_0949_21419_i_fu_278_reg[3] (imgG_U_n_75),
        .\p_0_0_0949_21419_i_fu_278_reg[4] (imgG_U_n_76),
        .\p_0_0_0949_21419_i_fu_278_reg[5] (imgG_U_n_77),
        .\p_0_0_0949_21419_i_fu_278_reg[6] (imgG_U_n_78),
        .\p_0_0_0949_21419_i_fu_278_reg[7] (imgG_U_n_79),
        .\p_0_0_0950_21416_i_fu_274_reg[0] (imgG_U_n_64),
        .\p_0_0_0950_21416_i_fu_274_reg[1] (imgG_U_n_65),
        .\p_0_0_0950_21416_i_fu_274_reg[2] (imgG_U_n_66),
        .\p_0_0_0950_21416_i_fu_274_reg[3] (imgG_U_n_67),
        .\p_0_0_0950_21416_i_fu_274_reg[4] (imgG_U_n_68),
        .\p_0_0_0950_21416_i_fu_274_reg[5] (imgG_U_n_69),
        .\p_0_0_0950_21416_i_fu_274_reg[6] (imgG_U_n_70),
        .\p_0_0_0950_21416_i_fu_274_reg[7] (imgG_U_n_71),
        .p_9_in(p_9_in_8),
        .push(push_7),
        .push_0(push_2),
        .q1(\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1 ),
        .ram_reg_bram_1(imgG_U_n_56),
        .ram_reg_bram_2(\SRL_SIG_reg[1]_1 ),
        .start_for_DebayerRandBatG_U0_full_n(start_for_DebayerRandBatG_U0_full_n),
        .start_once_reg(start_once_reg_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S bayerPhase_c1_U
       (.D({bayerPhase_c1_U_n_5,bayerPhase_c1_U_n_6,bayerPhase_c1_U_n_7,bayerPhase_c1_U_n_8,bayerPhase_c1_U_n_9,bayerPhase_c1_U_n_10,bayerPhase_c1_U_n_11,bayerPhase_c1_U_n_12,bayerPhase_c1_U_n_13,bayerPhase_c1_U_n_14,bayerPhase_c1_U_n_15,bayerPhase_c1_U_n_16,bayerPhase_c1_U_n_17,bayerPhase_c1_U_n_18,bayerPhase_c1_U_n_19}),
        .DebayerRatBorBatR_U0_bayerPhase_c_write(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .E(DebayerG_U0_n_44),
        .\SRL_SIG_reg[0][1] (xor_fu_381_p2),
        .\SRL_SIG_reg[1][15] (bayerPhase_c1_dout),
        .ap_clk(ap_clk),
        .bayerPhase_c1_empty_n(bayerPhase_c1_empty_n),
        .bayerPhase_c1_full_n(bayerPhase_c1_full_n),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout),
        .cmp689_fu_387_p2(cmp689_fu_387_p2),
        .full_n_reg_0(ap_rst_n_inv),
        .full_n_reg_1(DebayerRatBorBatR_U0_n_75),
        .push(push_1),
        .\xor_reg_676_reg[0] (and226_cast_fu_377_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4 bayerPhase_c_U
       (.D(bayerPhase_c1_dout),
        .DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRandBatG_U0_bayerPhase_c_read(DebayerRandBatG_U0_bayerPhase_c_read),
        .DebayerRatBorBatR_U0_bayerPhase_c_write(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .\addr_reg[0]_0 (DebayerRandBatG_U0_n_39),
        .ap_clk(ap_clk),
        .bayerPhase_c_dout(bayerPhase_c_dout),
        .bayerPhase_c_empty_n(bayerPhase_c_empty_n),
        .bayerPhase_c_full_n(bayerPhase_c_full_n),
        .full_n_reg_0(ap_rst_n_inv),
        .full_n_reg_1(start_for_DebayerRandBatG_U0_U_n_8),
        .push(push_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S imgG_U
       (.D(DebayerG_U0_imgG_din),
        .E(DebayerRatBorBatR_U0_n_73),
        .Q(\SRL_SIG_reg[1]_1 ),
        .\SRL_SIG_reg[0][0] (DebayerG_U0_n_39),
        .\SRL_SIG_reg[0][16] (DebayerG_U0_n_31),
        .\SRL_SIG_reg[0][17] (DebayerG_U0_n_30),
        .\SRL_SIG_reg[0][18] (DebayerG_U0_n_29),
        .\SRL_SIG_reg[0][19] (DebayerG_U0_n_28),
        .\SRL_SIG_reg[0][1] (DebayerG_U0_n_38),
        .\SRL_SIG_reg[0][20] (DebayerG_U0_n_27),
        .\SRL_SIG_reg[0][21] (DebayerG_U0_n_26),
        .\SRL_SIG_reg[0][22] (DebayerG_U0_n_25),
        .\SRL_SIG_reg[0][23] (DebayerG_U0_n_24),
        .\SRL_SIG_reg[0][2] (DebayerG_U0_n_37),
        .\SRL_SIG_reg[0][3] (DebayerG_U0_n_36),
        .\SRL_SIG_reg[0][4] (DebayerG_U0_n_35),
        .\SRL_SIG_reg[0][5] (DebayerG_U0_n_34),
        .\SRL_SIG_reg[0][6] (DebayerG_U0_n_33),
        .\SRL_SIG_reg[0][7] (DebayerG_U0_n_32),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[1][0] (imgG_U_n_64),
        .\SRL_SIG_reg[1][10] (imgG_U_n_74),
        .\SRL_SIG_reg[1][11] (imgG_U_n_75),
        .\SRL_SIG_reg[1][12] (imgG_U_n_76),
        .\SRL_SIG_reg[1][13] (imgG_U_n_77),
        .\SRL_SIG_reg[1][14] (imgG_U_n_78),
        .\SRL_SIG_reg[1][15] (imgG_U_n_79),
        .\SRL_SIG_reg[1][16] (imgG_U_n_7),
        .\SRL_SIG_reg[1][17] (imgG_U_n_57),
        .\SRL_SIG_reg[1][18] (imgG_U_n_58),
        .\SRL_SIG_reg[1][19] (imgG_U_n_59),
        .\SRL_SIG_reg[1][1] (imgG_U_n_65),
        .\SRL_SIG_reg[1][20] (imgG_U_n_60),
        .\SRL_SIG_reg[1][21] (imgG_U_n_61),
        .\SRL_SIG_reg[1][22] (imgG_U_n_62),
        .\SRL_SIG_reg[1][23] (imgG_U_n_63),
        .\SRL_SIG_reg[1][2] (imgG_U_n_66),
        .\SRL_SIG_reg[1][3] (imgG_U_n_67),
        .\SRL_SIG_reg[1][4] (imgG_U_n_68),
        .\SRL_SIG_reg[1][5] (imgG_U_n_69),
        .\SRL_SIG_reg[1][6] (imgG_U_n_70),
        .\SRL_SIG_reg[1][7] (imgG_U_n_71),
        .\SRL_SIG_reg[1][8] (imgG_U_n_72),
        .\SRL_SIG_reg[1][9] (imgG_U_n_73),
        .\addr_reg[0]_0 (imgG_U_n_56),
        .\addr_reg[0]_1 (ap_rst_n_inv),
        .ap_clk(ap_clk),
        .cmp59_i_reg_545(cmp59_i_reg_545),
        .empty_n_reg_0(DebayerRatBorBatR_U0_n_74),
        .imgG_dout(imgG_dout),
        .imgG_empty_n(imgG_empty_n),
        .imgG_full_n(imgG_full_n),
        .\p_0_0_0949_21419_i_fu_278_reg[7] (DebayerRatBorBatR_U0_n_44),
        .p_9_in(p_9_in_8),
        .push(push_2),
        .q1(\grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5 imgRB_U
       (.D({imgRB_U_n_72,imgRB_U_n_73,imgRB_U_n_74,imgRB_U_n_75,imgRB_U_n_76,imgRB_U_n_77,imgRB_U_n_78,imgRB_U_n_79}),
        .E(DebayerRandBatG_U0_n_71),
        .Q({imgRB_U_n_15,imgRB_U_n_16,imgRB_U_n_17,imgRB_U_n_18,imgRB_U_n_19,imgRB_U_n_20,imgRB_U_n_21,imgRB_U_n_22,imgRB_U_n_23,imgRB_U_n_24,imgRB_U_n_25,imgRB_U_n_26,imgRB_U_n_27,imgRB_U_n_28,imgRB_U_n_29,imgRB_U_n_30,imgRB_U_n_31,imgRB_U_n_32,imgRB_U_n_33,imgRB_U_n_34,imgRB_U_n_35,imgRB_U_n_36,imgRB_U_n_37,imgRB_U_n_38}),
        .\SRL_SIG_reg[0][23] ({imgRB_U_n_39,imgRB_U_n_40,imgRB_U_n_41,imgRB_U_n_42,imgRB_U_n_43,imgRB_U_n_44,imgRB_U_n_45,imgRB_U_n_46,imgRB_U_n_47,imgRB_U_n_48,imgRB_U_n_49,imgRB_U_n_50,imgRB_U_n_51,imgRB_U_n_52,imgRB_U_n_53,imgRB_U_n_54,imgRB_U_n_55,imgRB_U_n_56,imgRB_U_n_57,imgRB_U_n_58,imgRB_U_n_59,imgRB_U_n_60,imgRB_U_n_61,imgRB_U_n_62}),
        .\SRL_SIG_reg[0][23]_0 (DebayerRatBorBatR_U0_imgRB_din),
        .\SRL_SIG_reg[1][0] (push_9),
        .\addr_reg[0]_0 (imgRB_U_n_63),
        .\addr_reg[0]_1 (ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_condition_314__0(\grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/ap_condition_314__0 ),
        .d0(imgRB_dout),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .p_6_in(p_6_in_3),
        .p_9_in(p_9_in_4),
        .q1(\grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_q1 ),
        .ram_reg_bram_1({imgRB_U_n_7,imgRB_U_n_8,imgRB_U_n_9,imgRB_U_n_10,imgRB_U_n_11,imgRB_U_n_12,imgRB_U_n_13,imgRB_U_n_14}),
        .ram_reg_bram_2({imgRB_U_n_64,imgRB_U_n_65,imgRB_U_n_66,imgRB_U_n_67,imgRB_U_n_68,imgRB_U_n_69,imgRB_U_n_70,imgRB_U_n_71}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRandBatG_U0 start_for_DebayerRandBatG_U0_U
       (.DebayerRandBatG_U0_ap_start(DebayerRandBatG_U0_ap_start),
        .DebayerRatBorBatR_U0_ap_start(DebayerRatBorBatR_U0_ap_start),
        .E(DebayerRandBatG_U0_n_74),
        .ap_clk(ap_clk),
        .bayerPhase_c_empty_n(bayerPhase_c_empty_n),
        .empty_n_reg_0(start_for_DebayerRandBatG_U0_U_n_8),
        .full_n_reg_0(start_for_DebayerRandBatG_U0_U_n_7),
        .full_n_reg_1(DebayerRandBatG_U0_n_39),
        .\mOutPtr_reg[0]_0 (ap_rst_n_inv),
        .p_6_in(p_6_in_6),
        .p_9_in(p_9_in_5),
        .start_for_DebayerRandBatG_U0_full_n(start_for_DebayerRandBatG_U0_full_n),
        .start_once_reg(start_once_reg_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0 start_for_DebayerRatBorBatR_U0_U
       (.DebayerRatBorBatR_U0_ap_start(DebayerRatBorBatR_U0_ap_start),
        .E(DebayerG_U0_n_46),
        .ap_clk(ap_clk),
        .empty_n_reg_0(DebayerRatBorBatR_U0_n_70),
        .empty_n_reg_1(DebayerG_U0_n_43),
        .\mOutPtr_reg[0]_0 (ap_rst_n_inv),
        .p_9_in(p_9_in),
        .start_for_DebayerRatBorBatR_U0_full_n(start_for_DebayerRatBorBatR_U0_full_n),
        .start_once_reg(start_once_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(DebayerG_U0_n_21),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG
   (DOUTBDOUT,
    ap_rst_n_0,
    \cmp170_reg_686_reg[0]_0 ,
    \cmp84_reg_666_reg[0]_0 ,
    Q,
    start_once_reg,
    CO,
    \y_7_reg_557_reg[0]_0 ,
    Debayer_U0_ap_ready,
    \ap_CS_fsm_reg[1]_0 ,
    pop__0,
    p_6_in,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0] ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14 ,
    push,
    push_1,
    Debayer_U0_ap_idle,
    start_once_reg_reg_0,
    E,
    p_9_in,
    start_once_reg_reg_1,
    \select_ln510_reg_4223_reg[7] ,
    S,
    ap_clk,
    DINADIN,
    ram_reg_bram_0,
    cmp689_fu_387_p2,
    ap_rst_n,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    \loopWidth_reg_541_reg[15]_0 ,
    D,
    imgG_full_n,
    imgBayer_empty_n,
    Debayer_U0_ap_start,
    start_for_ZipperRemoval_U0_full_n,
    start_once_reg_reg_2,
    start_for_DebayerRatBorBatR_U0_full_n,
    push_0,
    DebayerRandBatG_U0_ap_start,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    bayerPhase_c1_empty_n,
    DebayerRatBorBatR_U0_bayerPhase_c_write,
    \mOutPtr_reg[1] ,
    bayerPhase_c1_full_n,
    \zext_ln274_reg_531_reg[15]_0 ,
    \xor_reg_676_reg[0]_0 );
  output [7:0]DOUTBDOUT;
  output ap_rst_n_0;
  output \cmp170_reg_686_reg[0]_0 ;
  output \cmp84_reg_666_reg[0]_0 ;
  output [0:0]Q;
  output start_once_reg;
  output [0:0]CO;
  output [0:0]\y_7_reg_557_reg[0]_0 ;
  output Debayer_U0_ap_ready;
  output \ap_CS_fsm_reg[1]_0 ;
  output pop__0;
  output p_6_in;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0] ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14 ;
  output push;
  output push_1;
  output Debayer_U0_ap_idle;
  output start_once_reg_reg_0;
  output [0:0]E;
  output p_9_in;
  output [0:0]start_once_reg_reg_1;
  output [7:0]\select_ln510_reg_4223_reg[7] ;
  output [0:0]S;
  input ap_clk;
  input [7:0]DINADIN;
  input [7:0]ram_reg_bram_0;
  input cmp689_fu_387_p2;
  input ap_rst_n;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input [15:0]\loopWidth_reg_541_reg[15]_0 ;
  input [14:0]D;
  input imgG_full_n;
  input imgBayer_empty_n;
  input Debayer_U0_ap_start;
  input start_for_ZipperRemoval_U0_full_n;
  input start_once_reg_reg_2;
  input start_for_DebayerRatBorBatR_U0_full_n;
  input push_0;
  input DebayerRandBatG_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input bayerPhase_c1_empty_n;
  input DebayerRatBorBatR_U0_bayerPhase_c_write;
  input \mOutPtr_reg[1] ;
  input bayerPhase_c1_full_n;
  input [15:0]\zext_ln274_reg_531_reg[15]_0 ;
  input [0:0]\xor_reg_676_reg[0]_0 ;

  wire [0:0]CO;
  wire [14:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRatBorBatR_U0_bayerPhase_c_write;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]S;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_5_[0] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_done_cache_i_1_n_5;
  wire ap_loop_exit_ready_pp0_iter8_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire bayerPhase_c1_empty_n;
  wire bayerPhase_c1_full_n;
  wire cmp170_fu_393_p2;
  wire \cmp170_reg_686[0]_i_2_n_5 ;
  wire \cmp170_reg_686[0]_i_3_n_5 ;
  wire \cmp170_reg_686[0]_i_4_n_5 ;
  wire \cmp170_reg_686_reg[0]_0 ;
  wire cmp689_fu_387_p2;
  wire cmp689_reg_681;
  wire cmp84_fu_357_p2;
  wire cmp84_fu_357_p2_carry__0_i_1_n_5;
  wire cmp84_fu_357_p2_carry_i_10_n_5;
  wire cmp84_fu_357_p2_carry_i_11_n_5;
  wire cmp84_fu_357_p2_carry_i_12_n_5;
  wire cmp84_fu_357_p2_carry_i_13_n_5;
  wire cmp84_fu_357_p2_carry_i_14_n_5;
  wire cmp84_fu_357_p2_carry_i_15_n_5;
  wire cmp84_fu_357_p2_carry_i_16_n_5;
  wire cmp84_fu_357_p2_carry_i_1_n_5;
  wire cmp84_fu_357_p2_carry_i_2_n_5;
  wire cmp84_fu_357_p2_carry_i_3_n_5;
  wire cmp84_fu_357_p2_carry_i_4_n_5;
  wire cmp84_fu_357_p2_carry_i_5_n_5;
  wire cmp84_fu_357_p2_carry_i_6_n_5;
  wire cmp84_fu_357_p2_carry_i_7_n_5;
  wire cmp84_fu_357_p2_carry_i_8_n_5;
  wire cmp84_fu_357_p2_carry_i_9_n_5;
  wire cmp84_fu_357_p2_carry_n_10;
  wire cmp84_fu_357_p2_carry_n_11;
  wire cmp84_fu_357_p2_carry_n_12;
  wire cmp84_fu_357_p2_carry_n_5;
  wire cmp84_fu_357_p2_carry_n_6;
  wire cmp84_fu_357_p2_carry_n_7;
  wire cmp84_fu_357_p2_carry_n_8;
  wire cmp84_fu_357_p2_carry_n_9;
  wire \cmp84_reg_666_reg[0]_0 ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_177;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8;
  wire [7:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9;
  wire icmp_ln315_fu_286_p2_carry_i_1_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_2_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_3_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_4_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_5_n_5;
  wire icmp_ln315_fu_286_p2_carry_i_6_n_5;
  wire icmp_ln315_fu_286_p2_carry_n_10;
  wire icmp_ln315_fu_286_p2_carry_n_11;
  wire icmp_ln315_fu_286_p2_carry_n_12;
  wire icmp_ln315_fu_286_p2_carry_n_8;
  wire icmp_ln315_fu_286_p2_carry_n_9;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0] ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9 ;
  wire imgBayer_empty_n;
  wire imgG_full_n;
  wire [0:0]int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [16:0]loopHeight_fu_248_p2;
  wire [16:0]loopHeight_reg_536;
  wire \loopHeight_reg_536[7]_i_2_n_5 ;
  wire \loopHeight_reg_536_reg[15]_i_1_n_10 ;
  wire \loopHeight_reg_536_reg[15]_i_1_n_11 ;
  wire \loopHeight_reg_536_reg[15]_i_1_n_12 ;
  wire \loopHeight_reg_536_reg[15]_i_1_n_5 ;
  wire \loopHeight_reg_536_reg[15]_i_1_n_6 ;
  wire \loopHeight_reg_536_reg[15]_i_1_n_7 ;
  wire \loopHeight_reg_536_reg[15]_i_1_n_8 ;
  wire \loopHeight_reg_536_reg[15]_i_1_n_9 ;
  wire \loopHeight_reg_536_reg[7]_i_1_n_10 ;
  wire \loopHeight_reg_536_reg[7]_i_1_n_11 ;
  wire \loopHeight_reg_536_reg[7]_i_1_n_12 ;
  wire \loopHeight_reg_536_reg[7]_i_1_n_5 ;
  wire \loopHeight_reg_536_reg[7]_i_1_n_6 ;
  wire \loopHeight_reg_536_reg[7]_i_1_n_7 ;
  wire \loopHeight_reg_536_reg[7]_i_1_n_8 ;
  wire \loopHeight_reg_536_reg[7]_i_1_n_9 ;
  wire [16:0]loopWidth_fu_258_p2;
  wire [16:0]loopWidth_reg_541;
  wire \loopWidth_reg_541[7]_i_2_n_5 ;
  wire [15:0]\loopWidth_reg_541_reg[15]_0 ;
  wire \loopWidth_reg_541_reg[15]_i_1_n_10 ;
  wire \loopWidth_reg_541_reg[15]_i_1_n_11 ;
  wire \loopWidth_reg_541_reg[15]_i_1_n_12 ;
  wire \loopWidth_reg_541_reg[15]_i_1_n_5 ;
  wire \loopWidth_reg_541_reg[15]_i_1_n_6 ;
  wire \loopWidth_reg_541_reg[15]_i_1_n_7 ;
  wire \loopWidth_reg_541_reg[15]_i_1_n_8 ;
  wire \loopWidth_reg_541_reg[15]_i_1_n_9 ;
  wire \loopWidth_reg_541_reg[7]_i_1_n_10 ;
  wire \loopWidth_reg_541_reg[7]_i_1_n_11 ;
  wire \loopWidth_reg_541_reg[7]_i_1_n_12 ;
  wire \loopWidth_reg_541_reg[7]_i_1_n_5 ;
  wire \loopWidth_reg_541_reg[7]_i_1_n_6 ;
  wire \loopWidth_reg_541_reg[7]_i_1_n_7 ;
  wire \loopWidth_reg_541_reg[7]_i_1_n_8 ;
  wire \loopWidth_reg_541_reg[7]_i_1_n_9 ;
  wire \mOutPtr_reg[1] ;
  wire [16:16]out_y_fu_367_p2;
  wire out_y_fu_367_p2_carry__0_i_1_n_5;
  wire out_y_fu_367_p2_carry__0_i_2_n_5;
  wire out_y_fu_367_p2_carry__0_i_3_n_5;
  wire out_y_fu_367_p2_carry__0_i_4_n_5;
  wire out_y_fu_367_p2_carry__0_i_5_n_5;
  wire out_y_fu_367_p2_carry__0_i_6_n_5;
  wire out_y_fu_367_p2_carry__0_i_7_n_5;
  wire out_y_fu_367_p2_carry__0_i_8_n_5;
  wire out_y_fu_367_p2_carry__0_n_10;
  wire out_y_fu_367_p2_carry__0_n_11;
  wire out_y_fu_367_p2_carry__0_n_12;
  wire out_y_fu_367_p2_carry__0_n_5;
  wire out_y_fu_367_p2_carry__0_n_6;
  wire out_y_fu_367_p2_carry__0_n_7;
  wire out_y_fu_367_p2_carry__0_n_8;
  wire out_y_fu_367_p2_carry__0_n_9;
  wire out_y_fu_367_p2_carry__1_i_1_n_5;
  wire out_y_fu_367_p2_carry_i_1_n_5;
  wire out_y_fu_367_p2_carry_i_2_n_5;
  wire out_y_fu_367_p2_carry_i_3_n_5;
  wire out_y_fu_367_p2_carry_i_4_n_5;
  wire out_y_fu_367_p2_carry_i_5_n_5;
  wire out_y_fu_367_p2_carry_i_6_n_5;
  wire out_y_fu_367_p2_carry_i_7_n_5;
  wire out_y_fu_367_p2_carry_n_10;
  wire out_y_fu_367_p2_carry_n_11;
  wire out_y_fu_367_p2_carry_n_12;
  wire out_y_fu_367_p2_carry_n_5;
  wire out_y_fu_367_p2_carry_n_6;
  wire out_y_fu_367_p2_carry_n_7;
  wire out_y_fu_367_p2_carry_n_8;
  wire out_y_fu_367_p2_carry_n_9;
  wire [16:16]out_y_reg_671;
  wire p_6_in;
  wire p_9_in;
  wire [7:0]p_lcssa49705003_fu_78;
  wire [7:0]p_lcssa49705003_load_reg_566;
  wire [7:0]p_lcssa49725005_fu_82;
  wire [7:0]p_lcssa49725005_load_reg_571;
  wire [7:0]p_lcssa49735007_fu_86;
  wire [7:0]p_lcssa49735007_load_reg_576;
  wire [7:0]p_lcssa49745009_fu_90;
  wire [7:0]p_lcssa49745009_load_reg_581;
  wire [7:0]p_lcssa49765011_fu_94;
  wire [7:0]p_lcssa49765011_load_reg_586;
  wire [7:0]p_lcssa49775013_fu_98;
  wire [7:0]p_lcssa49775013_load_reg_591;
  wire [7:0]p_lcssa49785015_fu_102;
  wire [7:0]p_lcssa49785015_load_reg_596;
  wire [7:0]p_lcssa49805017_fu_106;
  wire [7:0]p_lcssa49805017_load_reg_601;
  wire [7:0]p_lcssa49815019_fu_110;
  wire [7:0]p_lcssa49815019_load_reg_606;
  wire [7:0]p_lcssa49825021_fu_114;
  wire [7:0]p_lcssa49825021_load_reg_611;
  wire [7:0]p_lcssa49845023_fu_118;
  wire [7:0]p_lcssa49845023_load_reg_616;
  wire [7:0]p_lcssa49855025_fu_122;
  wire [7:0]p_lcssa49855025_load_reg_621;
  wire [7:0]p_lcssa49865027_fu_126;
  wire [7:0]p_lcssa49865027_load_reg_626;
  wire [7:0]p_lcssa49885029_fu_130;
  wire [7:0]p_lcssa49885029_load_reg_631;
  wire [7:0]p_lcssa49895031_fu_134;
  wire [7:0]p_lcssa49895031_load_reg_636;
  wire [7:0]p_lcssa51455151_fu_138;
  wire [7:0]p_lcssa51455151_load_reg_641;
  wire [7:0]p_lcssa51465153_fu_142;
  wire p_lcssa51465153_fu_1420;
  wire [7:0]p_lcssa51465153_load_reg_646;
  wire [7:0]p_lcssa51475155_fu_146;
  wire [7:0]p_lcssa51475155_load_reg_651;
  wire [7:0]p_lcssa51485157_fu_150;
  wire [7:0]p_lcssa51485157_load_reg_656;
  wire [7:0]p_lcssa51495159_fu_154;
  wire [7:0]p_lcssa51495159_load_reg_661;
  wire pop__0;
  wire push;
  wire push_0;
  wire push_1;
  wire [7:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire [7:0]\select_ln510_reg_4223_reg[7] ;
  wire start_for_DebayerRatBorBatR_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_5;
  wire start_once_reg_reg_0;
  wire [0:0]start_once_reg_reg_1;
  wire start_once_reg_reg_2;
  wire [14:0]xor_reg_676;
  wire [0:0]\xor_reg_676_reg[0]_0 ;
  wire [0:0]\y_7_reg_557_reg[0]_0 ;
  wire \y_7_reg_557_reg_n_5_[10] ;
  wire \y_7_reg_557_reg_n_5_[11] ;
  wire \y_7_reg_557_reg_n_5_[12] ;
  wire \y_7_reg_557_reg_n_5_[13] ;
  wire \y_7_reg_557_reg_n_5_[14] ;
  wire \y_7_reg_557_reg_n_5_[15] ;
  wire \y_7_reg_557_reg_n_5_[16] ;
  wire \y_7_reg_557_reg_n_5_[1] ;
  wire \y_7_reg_557_reg_n_5_[2] ;
  wire \y_7_reg_557_reg_n_5_[3] ;
  wire \y_7_reg_557_reg_n_5_[4] ;
  wire \y_7_reg_557_reg_n_5_[5] ;
  wire \y_7_reg_557_reg_n_5_[6] ;
  wire \y_7_reg_557_reg_n_5_[7] ;
  wire \y_7_reg_557_reg_n_5_[8] ;
  wire \y_7_reg_557_reg_n_5_[9] ;
  wire \y_fu_74[0]_i_2_n_5 ;
  wire [16:0]y_fu_74_reg;
  wire \y_fu_74_reg[0]_i_1_n_10 ;
  wire \y_fu_74_reg[0]_i_1_n_11 ;
  wire \y_fu_74_reg[0]_i_1_n_12 ;
  wire \y_fu_74_reg[0]_i_1_n_13 ;
  wire \y_fu_74_reg[0]_i_1_n_14 ;
  wire \y_fu_74_reg[0]_i_1_n_15 ;
  wire \y_fu_74_reg[0]_i_1_n_16 ;
  wire \y_fu_74_reg[0]_i_1_n_17 ;
  wire \y_fu_74_reg[0]_i_1_n_18 ;
  wire \y_fu_74_reg[0]_i_1_n_19 ;
  wire \y_fu_74_reg[0]_i_1_n_20 ;
  wire \y_fu_74_reg[0]_i_1_n_5 ;
  wire \y_fu_74_reg[0]_i_1_n_6 ;
  wire \y_fu_74_reg[0]_i_1_n_7 ;
  wire \y_fu_74_reg[0]_i_1_n_8 ;
  wire \y_fu_74_reg[0]_i_1_n_9 ;
  wire \y_fu_74_reg[16]_i_1_n_20 ;
  wire \y_fu_74_reg[8]_i_1_n_10 ;
  wire \y_fu_74_reg[8]_i_1_n_11 ;
  wire \y_fu_74_reg[8]_i_1_n_12 ;
  wire \y_fu_74_reg[8]_i_1_n_13 ;
  wire \y_fu_74_reg[8]_i_1_n_14 ;
  wire \y_fu_74_reg[8]_i_1_n_15 ;
  wire \y_fu_74_reg[8]_i_1_n_16 ;
  wire \y_fu_74_reg[8]_i_1_n_17 ;
  wire \y_fu_74_reg[8]_i_1_n_18 ;
  wire \y_fu_74_reg[8]_i_1_n_19 ;
  wire \y_fu_74_reg[8]_i_1_n_20 ;
  wire \y_fu_74_reg[8]_i_1_n_5 ;
  wire \y_fu_74_reg[8]_i_1_n_6 ;
  wire \y_fu_74_reg[8]_i_1_n_7 ;
  wire \y_fu_74_reg[8]_i_1_n_8 ;
  wire \y_fu_74_reg[8]_i_1_n_9 ;
  wire [15:0]zext_ln274_reg_531;
  wire [15:0]\zext_ln274_reg_531_reg[15]_0 ;
  wire [7:0]NLW_cmp84_fu_357_p2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cmp84_fu_357_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cmp84_fu_357_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln315_fu_286_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln315_fu_286_p2_carry_O_UNCONNECTED;
  wire [7:1]\NLW_loopHeight_reg_536_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_loopHeight_reg_536_reg[16]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_loopWidth_reg_541_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_loopWidth_reg_541_reg[16]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_out_y_fu_367_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_out_y_fu_367_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_out_y_fu_367_p2_carry__1_CO_UNCONNECTED;
  wire [7:1]NLW_out_y_fu_367_p2_carry__1_O_UNCONNECTED;
  wire [7:0]\NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hF8FF8888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q),
        .I1(CO),
        .I2(start_once_reg_reg_0),
        .I3(bayerPhase_c1_full_n),
        .I4(\ap_CS_fsm_reg_n_5_[0] ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'h111FFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(start_once_reg),
        .I1(start_for_DebayerRatBorBatR_U0_full_n),
        .I2(start_once_reg_reg_2),
        .I3(start_for_ZipperRemoval_U0_full_n),
        .I4(Debayer_U0_ap_start),
        .O(start_once_reg_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(Q),
        .I1(CO),
        .O(ap_NS_fsm[2]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_5_[0] ),
        .S(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_0));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_loop_exit_ready_pp0_iter8_reg),
        .I2(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I3(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .O(ap_done_cache_i_1_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cmp170_reg_686[0]_i_1 
       (.I0(\cmp170_reg_686[0]_i_2_n_5 ),
        .I1(\y_7_reg_557_reg_n_5_[2] ),
        .I2(\y_7_reg_557_reg_n_5_[1] ),
        .I3(\cmp170_reg_686[0]_i_3_n_5 ),
        .I4(\cmp170_reg_686[0]_i_4_n_5 ),
        .O(cmp170_fu_393_p2));
  LUT3 #(
    .INIT(8'hFE)) 
    \cmp170_reg_686[0]_i_2 
       (.I0(\y_7_reg_557_reg_n_5_[4] ),
        .I1(\y_7_reg_557_reg_n_5_[3] ),
        .I2(\y_7_reg_557_reg[0]_0 ),
        .O(\cmp170_reg_686[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp170_reg_686[0]_i_3 
       (.I0(\y_7_reg_557_reg_n_5_[15] ),
        .I1(\y_7_reg_557_reg_n_5_[16] ),
        .I2(\y_7_reg_557_reg_n_5_[13] ),
        .I3(\y_7_reg_557_reg_n_5_[14] ),
        .I4(\y_7_reg_557_reg_n_5_[12] ),
        .I5(\y_7_reg_557_reg_n_5_[11] ),
        .O(\cmp170_reg_686[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp170_reg_686[0]_i_4 
       (.I0(\y_7_reg_557_reg_n_5_[9] ),
        .I1(\y_7_reg_557_reg_n_5_[10] ),
        .I2(\y_7_reg_557_reg_n_5_[7] ),
        .I3(\y_7_reg_557_reg_n_5_[8] ),
        .I4(\y_7_reg_557_reg_n_5_[6] ),
        .I5(\y_7_reg_557_reg_n_5_[5] ),
        .O(\cmp170_reg_686[0]_i_4_n_5 ));
  FDRE \cmp170_reg_686_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(cmp170_fu_393_p2),
        .Q(\cmp170_reg_686_reg[0]_0 ),
        .R(1'b0));
  FDRE \cmp689_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(cmp689_fu_387_p2),
        .Q(cmp689_reg_681),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp84_fu_357_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cmp84_fu_357_p2_carry_n_5,cmp84_fu_357_p2_carry_n_6,cmp84_fu_357_p2_carry_n_7,cmp84_fu_357_p2_carry_n_8,cmp84_fu_357_p2_carry_n_9,cmp84_fu_357_p2_carry_n_10,cmp84_fu_357_p2_carry_n_11,cmp84_fu_357_p2_carry_n_12}),
        .DI({cmp84_fu_357_p2_carry_i_1_n_5,cmp84_fu_357_p2_carry_i_2_n_5,cmp84_fu_357_p2_carry_i_3_n_5,cmp84_fu_357_p2_carry_i_4_n_5,cmp84_fu_357_p2_carry_i_5_n_5,cmp84_fu_357_p2_carry_i_6_n_5,cmp84_fu_357_p2_carry_i_7_n_5,cmp84_fu_357_p2_carry_i_8_n_5}),
        .O(NLW_cmp84_fu_357_p2_carry_O_UNCONNECTED[7:0]),
        .S({cmp84_fu_357_p2_carry_i_9_n_5,cmp84_fu_357_p2_carry_i_10_n_5,cmp84_fu_357_p2_carry_i_11_n_5,cmp84_fu_357_p2_carry_i_12_n_5,cmp84_fu_357_p2_carry_i_13_n_5,cmp84_fu_357_p2_carry_i_14_n_5,cmp84_fu_357_p2_carry_i_15_n_5,cmp84_fu_357_p2_carry_i_16_n_5}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 cmp84_fu_357_p2_carry__0
       (.CI(cmp84_fu_357_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_cmp84_fu_357_p2_carry__0_CO_UNCONNECTED[7:1],cmp84_fu_357_p2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_cmp84_fu_357_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cmp84_fu_357_p2_carry__0_i_1_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    cmp84_fu_357_p2_carry__0_i_1
       (.I0(y_fu_74_reg[16]),
        .O(cmp84_fu_357_p2_carry__0_i_1_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_357_p2_carry_i_1
       (.I0(y_fu_74_reg[15]),
        .I1(zext_ln274_reg_531[15]),
        .I2(zext_ln274_reg_531[14]),
        .I3(y_fu_74_reg[14]),
        .O(cmp84_fu_357_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_10
       (.I0(zext_ln274_reg_531[13]),
        .I1(y_fu_74_reg[13]),
        .I2(zext_ln274_reg_531[12]),
        .I3(y_fu_74_reg[12]),
        .O(cmp84_fu_357_p2_carry_i_10_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_11
       (.I0(zext_ln274_reg_531[11]),
        .I1(y_fu_74_reg[11]),
        .I2(zext_ln274_reg_531[10]),
        .I3(y_fu_74_reg[10]),
        .O(cmp84_fu_357_p2_carry_i_11_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_12
       (.I0(zext_ln274_reg_531[9]),
        .I1(y_fu_74_reg[9]),
        .I2(zext_ln274_reg_531[8]),
        .I3(y_fu_74_reg[8]),
        .O(cmp84_fu_357_p2_carry_i_12_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_13
       (.I0(zext_ln274_reg_531[7]),
        .I1(y_fu_74_reg[7]),
        .I2(zext_ln274_reg_531[6]),
        .I3(y_fu_74_reg[6]),
        .O(cmp84_fu_357_p2_carry_i_13_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_14
       (.I0(zext_ln274_reg_531[5]),
        .I1(y_fu_74_reg[5]),
        .I2(zext_ln274_reg_531[4]),
        .I3(y_fu_74_reg[4]),
        .O(cmp84_fu_357_p2_carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_15
       (.I0(zext_ln274_reg_531[3]),
        .I1(y_fu_74_reg[3]),
        .I2(zext_ln274_reg_531[2]),
        .I3(y_fu_74_reg[2]),
        .O(cmp84_fu_357_p2_carry_i_15_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_16
       (.I0(zext_ln274_reg_531[1]),
        .I1(y_fu_74_reg[1]),
        .I2(zext_ln274_reg_531[0]),
        .I3(y_fu_74_reg[0]),
        .O(cmp84_fu_357_p2_carry_i_16_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_357_p2_carry_i_2
       (.I0(y_fu_74_reg[13]),
        .I1(zext_ln274_reg_531[13]),
        .I2(zext_ln274_reg_531[12]),
        .I3(y_fu_74_reg[12]),
        .O(cmp84_fu_357_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_357_p2_carry_i_3
       (.I0(y_fu_74_reg[11]),
        .I1(zext_ln274_reg_531[11]),
        .I2(zext_ln274_reg_531[10]),
        .I3(y_fu_74_reg[10]),
        .O(cmp84_fu_357_p2_carry_i_3_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_357_p2_carry_i_4
       (.I0(y_fu_74_reg[9]),
        .I1(zext_ln274_reg_531[9]),
        .I2(zext_ln274_reg_531[8]),
        .I3(y_fu_74_reg[8]),
        .O(cmp84_fu_357_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_357_p2_carry_i_5
       (.I0(y_fu_74_reg[7]),
        .I1(zext_ln274_reg_531[7]),
        .I2(zext_ln274_reg_531[6]),
        .I3(y_fu_74_reg[6]),
        .O(cmp84_fu_357_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_357_p2_carry_i_6
       (.I0(y_fu_74_reg[5]),
        .I1(zext_ln274_reg_531[5]),
        .I2(zext_ln274_reg_531[4]),
        .I3(y_fu_74_reg[4]),
        .O(cmp84_fu_357_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_357_p2_carry_i_7
       (.I0(y_fu_74_reg[3]),
        .I1(zext_ln274_reg_531[3]),
        .I2(zext_ln274_reg_531[2]),
        .I3(y_fu_74_reg[2]),
        .O(cmp84_fu_357_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h44D4)) 
    cmp84_fu_357_p2_carry_i_8
       (.I0(y_fu_74_reg[1]),
        .I1(zext_ln274_reg_531[1]),
        .I2(zext_ln274_reg_531[0]),
        .I3(y_fu_74_reg[0]),
        .O(cmp84_fu_357_p2_carry_i_8_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp84_fu_357_p2_carry_i_9
       (.I0(zext_ln274_reg_531[15]),
        .I1(y_fu_74_reg[15]),
        .I2(zext_ln274_reg_531[14]),
        .I3(y_fu_74_reg[14]),
        .O(cmp84_fu_357_p2_carry_i_9_n_5));
  FDRE \cmp84_reg_666_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(cmp84_fu_357_p2),
        .Q(\cmp84_reg_666_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    full_n_i_2__1
       (.I0(CO),
        .I1(Q),
        .I2(Debayer_U0_ap_start),
        .I3(push_0),
        .O(p_6_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184
       (.D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .E(p_lcssa51465153_fu_1420),
        .Q(p_lcssa49745009_load_reg_581),
        .\ap_CS_fsm_reg[1] ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\ap_CS_fsm_reg[2] ({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .ap_block_pp0_stage0_11001(ap_block_pp0_stage0_11001),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(ap_done_cache_i_1_n_5),
        .ap_loop_exit_ready_pp0_iter8_reg(ap_loop_exit_ready_pp0_iter8_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .clear(push_1),
        .cmp689_reg_681(cmp689_reg_681),
        .\empty_126_fu_232_reg[7]_0 (p_lcssa51455151_load_reg_641),
        .\empty_127_fu_236_reg[7]_0 (p_lcssa51465153_load_reg_646),
        .\empty_128_fu_240_reg[7]_0 (p_lcssa51475155_load_reg_651),
        .\empty_129_fu_244_reg[7]_0 (p_lcssa51485157_load_reg_656),
        .\empty_130_fu_248_reg[7]_0 (p_lcssa51495159_load_reg_661),
        .\empty_131_fu_252_reg[7]_0 (p_lcssa49705003_load_reg_566),
        .\empty_132_fu_256_reg[7]_0 (p_lcssa49725005_load_reg_571),
        .\empty_133_fu_260_reg[7]_0 (p_lcssa49735007_load_reg_576),
        .\empty_135_fu_268_reg[7]_0 (p_lcssa49765011_load_reg_586),
        .\empty_136_fu_272_reg[7]_0 (p_lcssa49775013_load_reg_591),
        .\empty_137_fu_276_reg[7]_0 (p_lcssa49785015_load_reg_596),
        .\empty_138_fu_280_reg[7]_0 (p_lcssa49805017_load_reg_601),
        .\empty_139_fu_284_reg[7]_0 (p_lcssa49815019_load_reg_606),
        .\empty_140_fu_288_reg[7]_0 (p_lcssa49825021_load_reg_611),
        .\empty_141_fu_292_reg[7]_0 (p_lcssa49845023_load_reg_616),
        .\empty_142_fu_296_reg[7]_0 (p_lcssa49855025_load_reg_621),
        .\empty_143_fu_300_reg[7]_0 (p_lcssa49865027_load_reg_626),
        .\empty_144_fu_304_reg[7]_0 (p_lcssa49885029_load_reg_631),
        .\empty_145_fu_308_reg[7]_0 (p_lcssa49895031_load_reg_636),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_177),
        .\icmp_ln318_reg_3816_reg[0]_0 (loopWidth_reg_541),
        .\icmp_ln328_reg_3820_reg[0]_i_3 (\loopWidth_reg_541_reg[15]_0 ),
        .\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 (xor_reg_676),
        .\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 (D[0]),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0] ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_15 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7 ),
        .\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9 (\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8 ),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgG_full_n(imgG_full_n),
        .out_y_reg_671(out_y_reg_671),
        .\p_load51_reg_3978_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6),
        .\p_load52_reg_3972_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7),
        .\p_load53_reg_3967_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8),
        .\p_load54_reg_3962_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9),
        .\p_load55_reg_3956_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10),
        .\p_load56_reg_3951_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11),
        .\p_load57_reg_3946_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12),
        .\p_load58_reg_3940_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13),
        .\p_load59_reg_3935_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14),
        .\p_load60_reg_3930_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15),
        .\p_load61_reg_3924_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16),
        .\p_load62_reg_3919_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17),
        .\p_load63_reg_3914_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18),
        .\p_load64_reg_3908_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19),
        .\p_load67_reg_3898_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1),
        .\p_load69_reg_3893_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2),
        .\p_load71_reg_3888_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3),
        .\p_load73_reg_3883_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4),
        .\p_load_reg_3983_reg[7]_0 (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5),
        .pop__0(pop__0),
        .push(push),
        .ram_reg_bram_0(ram_reg_bram_0),
        .ram_reg_bram_0_0(ram_reg_bram_0_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_1),
        .ram_reg_bram_0_2(ram_reg_bram_0_2),
        .ram_reg_bram_0_3(ram_reg_bram_0_3),
        .ram_reg_bram_0_4(ram_reg_bram_0_4),
        .ram_reg_bram_0_5(ram_reg_bram_0_5),
        .ram_reg_bram_0_6(ram_reg_bram_0_6),
        .ram_reg_bram_0_7(ram_reg_bram_0_7),
        .ram_reg_bram_0_8(\cmp84_reg_666_reg[0]_0 ),
        .ram_reg_bram_0_9(\cmp170_reg_686_reg[0]_0 ),
        .\select_ln510_reg_4223_reg[7]_0 (\select_ln510_reg_4223_reg[7] ));
  FDRE #(
    .INIT(1'b0)) 
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_177),
        .Q(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .R(ap_rst_n_0));
  CARRY8 icmp_ln315_fu_286_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln315_fu_286_p2_carry_CO_UNCONNECTED[7:6],CO,icmp_ln315_fu_286_p2_carry_n_8,icmp_ln315_fu_286_p2_carry_n_9,icmp_ln315_fu_286_p2_carry_n_10,icmp_ln315_fu_286_p2_carry_n_11,icmp_ln315_fu_286_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln315_fu_286_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,icmp_ln315_fu_286_p2_carry_i_1_n_5,icmp_ln315_fu_286_p2_carry_i_2_n_5,icmp_ln315_fu_286_p2_carry_i_3_n_5,icmp_ln315_fu_286_p2_carry_i_4_n_5,icmp_ln315_fu_286_p2_carry_i_5_n_5,icmp_ln315_fu_286_p2_carry_i_6_n_5}));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln315_fu_286_p2_carry_i_1
       (.I0(loopHeight_reg_536[16]),
        .I1(y_fu_74_reg[16]),
        .I2(loopHeight_reg_536[15]),
        .I3(y_fu_74_reg[15]),
        .O(icmp_ln315_fu_286_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_2
       (.I0(y_fu_74_reg[12]),
        .I1(loopHeight_reg_536[12]),
        .I2(y_fu_74_reg[13]),
        .I3(loopHeight_reg_536[13]),
        .I4(loopHeight_reg_536[14]),
        .I5(y_fu_74_reg[14]),
        .O(icmp_ln315_fu_286_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_3
       (.I0(y_fu_74_reg[11]),
        .I1(loopHeight_reg_536[11]),
        .I2(y_fu_74_reg[9]),
        .I3(loopHeight_reg_536[9]),
        .I4(loopHeight_reg_536[10]),
        .I5(y_fu_74_reg[10]),
        .O(icmp_ln315_fu_286_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_4
       (.I0(y_fu_74_reg[6]),
        .I1(loopHeight_reg_536[6]),
        .I2(y_fu_74_reg[7]),
        .I3(loopHeight_reg_536[7]),
        .I4(loopHeight_reg_536[8]),
        .I5(y_fu_74_reg[8]),
        .O(icmp_ln315_fu_286_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_5
       (.I0(y_fu_74_reg[3]),
        .I1(loopHeight_reg_536[3]),
        .I2(y_fu_74_reg[4]),
        .I3(loopHeight_reg_536[4]),
        .I4(loopHeight_reg_536[5]),
        .I5(y_fu_74_reg[5]),
        .O(icmp_ln315_fu_286_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln315_fu_286_p2_carry_i_6
       (.I0(y_fu_74_reg[0]),
        .I1(loopHeight_reg_536[0]),
        .I2(y_fu_74_reg[1]),
        .I3(loopHeight_reg_536[1]),
        .I4(loopHeight_reg_536[2]),
        .I5(y_fu_74_reg[2]),
        .O(icmp_ln315_fu_286_p2_carry_i_6_n_5));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    int_ap_idle_i_4
       (.I0(start_once_reg_reg_0),
        .I1(\ap_CS_fsm_reg_n_5_[0] ),
        .I2(DebayerRandBatG_U0_ap_start),
        .I3(int_ap_idle_reg),
        .I4(int_ap_idle_reg_0),
        .I5(int_ap_idle_reg_1),
        .O(Debayer_U0_ap_idle));
  LUT3 #(
    .INIT(8'h08)) 
    \loopHeight_reg_536[16]_i_1 
       (.I0(\ap_CS_fsm_reg_n_5_[0] ),
        .I1(bayerPhase_c1_full_n),
        .I2(start_once_reg_reg_0),
        .O(push_1));
  LUT1 #(
    .INIT(2'h1)) 
    \loopHeight_reg_536[7]_i_2 
       (.I0(\zext_ln274_reg_531_reg[15]_0 [1]),
        .O(\loopHeight_reg_536[7]_i_2_n_5 ));
  FDRE \loopHeight_reg_536_reg[0] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[0]),
        .Q(loopHeight_reg_536[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[10] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[10]),
        .Q(loopHeight_reg_536[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[11] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[11]),
        .Q(loopHeight_reg_536[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[12] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[12]),
        .Q(loopHeight_reg_536[12]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[13] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[13]),
        .Q(loopHeight_reg_536[13]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[14] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[14]),
        .Q(loopHeight_reg_536[14]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[15] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[15]),
        .Q(loopHeight_reg_536[15]),
        .R(1'b0));
  CARRY8 \loopHeight_reg_536_reg[15]_i_1 
       (.CI(\loopHeight_reg_536_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\loopHeight_reg_536_reg[15]_i_1_n_5 ,\loopHeight_reg_536_reg[15]_i_1_n_6 ,\loopHeight_reg_536_reg[15]_i_1_n_7 ,\loopHeight_reg_536_reg[15]_i_1_n_8 ,\loopHeight_reg_536_reg[15]_i_1_n_9 ,\loopHeight_reg_536_reg[15]_i_1_n_10 ,\loopHeight_reg_536_reg[15]_i_1_n_11 ,\loopHeight_reg_536_reg[15]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(loopHeight_fu_248_p2[15:8]),
        .S(\zext_ln274_reg_531_reg[15]_0 [15:8]));
  FDRE \loopHeight_reg_536_reg[16] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[16]),
        .Q(loopHeight_reg_536[16]),
        .R(1'b0));
  CARRY8 \loopHeight_reg_536_reg[16]_i_2 
       (.CI(\loopHeight_reg_536_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopHeight_reg_536_reg[16]_i_2_CO_UNCONNECTED [7:1],loopHeight_fu_248_p2[16]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loopHeight_reg_536_reg[16]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \loopHeight_reg_536_reg[1] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[1]),
        .Q(loopHeight_reg_536[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[2] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[2]),
        .Q(loopHeight_reg_536[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[3]),
        .Q(loopHeight_reg_536[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[4] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[4]),
        .Q(loopHeight_reg_536[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[5] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[5]),
        .Q(loopHeight_reg_536[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[6] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[6]),
        .Q(loopHeight_reg_536[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[7] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[7]),
        .Q(loopHeight_reg_536[7]),
        .R(1'b0));
  CARRY8 \loopHeight_reg_536_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\loopHeight_reg_536_reg[7]_i_1_n_5 ,\loopHeight_reg_536_reg[7]_i_1_n_6 ,\loopHeight_reg_536_reg[7]_i_1_n_7 ,\loopHeight_reg_536_reg[7]_i_1_n_8 ,\loopHeight_reg_536_reg[7]_i_1_n_9 ,\loopHeight_reg_536_reg[7]_i_1_n_10 ,\loopHeight_reg_536_reg[7]_i_1_n_11 ,\loopHeight_reg_536_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\zext_ln274_reg_531_reg[15]_0 [1],1'b0}),
        .O(loopHeight_fu_248_p2[7:0]),
        .S({\zext_ln274_reg_531_reg[15]_0 [7:2],\loopHeight_reg_536[7]_i_2_n_5 ,\zext_ln274_reg_531_reg[15]_0 [0]}));
  FDRE \loopHeight_reg_536_reg[8] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[8]),
        .Q(loopHeight_reg_536[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_536_reg[9] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopHeight_fu_248_p2[9]),
        .Q(loopHeight_reg_536[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \loopWidth_reg_541[7]_i_2 
       (.I0(\loopWidth_reg_541_reg[15]_0 [1]),
        .O(\loopWidth_reg_541[7]_i_2_n_5 ));
  FDRE \loopWidth_reg_541_reg[0] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[0]),
        .Q(loopWidth_reg_541[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[10] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[10]),
        .Q(loopWidth_reg_541[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[11] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[11]),
        .Q(loopWidth_reg_541[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[12] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[12]),
        .Q(loopWidth_reg_541[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[13] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[13]),
        .Q(loopWidth_reg_541[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[14] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[14]),
        .Q(loopWidth_reg_541[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[15] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[15]),
        .Q(loopWidth_reg_541[15]),
        .R(1'b0));
  CARRY8 \loopWidth_reg_541_reg[15]_i_1 
       (.CI(\loopWidth_reg_541_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\loopWidth_reg_541_reg[15]_i_1_n_5 ,\loopWidth_reg_541_reg[15]_i_1_n_6 ,\loopWidth_reg_541_reg[15]_i_1_n_7 ,\loopWidth_reg_541_reg[15]_i_1_n_8 ,\loopWidth_reg_541_reg[15]_i_1_n_9 ,\loopWidth_reg_541_reg[15]_i_1_n_10 ,\loopWidth_reg_541_reg[15]_i_1_n_11 ,\loopWidth_reg_541_reg[15]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(loopWidth_fu_258_p2[15:8]),
        .S(\loopWidth_reg_541_reg[15]_0 [15:8]));
  FDRE \loopWidth_reg_541_reg[16] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[16]),
        .Q(loopWidth_reg_541[16]),
        .R(1'b0));
  CARRY8 \loopWidth_reg_541_reg[16]_i_1 
       (.CI(\loopWidth_reg_541_reg[15]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopWidth_reg_541_reg[16]_i_1_CO_UNCONNECTED [7:1],loopWidth_fu_258_p2[16]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_loopWidth_reg_541_reg[16]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  FDRE \loopWidth_reg_541_reg[1] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[1]),
        .Q(loopWidth_reg_541[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[2] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[2]),
        .Q(loopWidth_reg_541[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[3]),
        .Q(loopWidth_reg_541[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[4] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[4]),
        .Q(loopWidth_reg_541[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[5] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[5]),
        .Q(loopWidth_reg_541[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[6] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[6]),
        .Q(loopWidth_reg_541[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[7] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[7]),
        .Q(loopWidth_reg_541[7]),
        .R(1'b0));
  CARRY8 \loopWidth_reg_541_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\loopWidth_reg_541_reg[7]_i_1_n_5 ,\loopWidth_reg_541_reg[7]_i_1_n_6 ,\loopWidth_reg_541_reg[7]_i_1_n_7 ,\loopWidth_reg_541_reg[7]_i_1_n_8 ,\loopWidth_reg_541_reg[7]_i_1_n_9 ,\loopWidth_reg_541_reg[7]_i_1_n_10 ,\loopWidth_reg_541_reg[7]_i_1_n_11 ,\loopWidth_reg_541_reg[7]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\loopWidth_reg_541_reg[15]_0 [1],1'b0}),
        .O(loopWidth_fu_258_p2[7:0]),
        .S({\loopWidth_reg_541_reg[15]_0 [7:2],\loopWidth_reg_541[7]_i_2_n_5 ,\loopWidth_reg_541_reg[15]_0 [0]}));
  FDRE \loopWidth_reg_541_reg[8] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[8]),
        .Q(loopWidth_reg_541[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_541_reg[9] 
       (.C(ap_clk),
        .CE(push_1),
        .D(loopWidth_fu_258_p2[9]),
        .Q(loopWidth_reg_541[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBFFFFF44400000)) 
    \mOutPtr[1]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_DebayerRatBorBatR_U0_full_n),
        .I2(start_once_reg_reg_2),
        .I3(start_for_ZipperRemoval_U0_full_n),
        .I4(Debayer_U0_ap_start),
        .I5(\mOutPtr_reg[1] ),
        .O(start_once_reg_reg_1));
  LUT6 #(
    .INIT(64'h0000000044400000)) 
    \mOutPtr[1]_i_4 
       (.I0(start_once_reg),
        .I1(start_for_DebayerRatBorBatR_U0_full_n),
        .I2(start_once_reg_reg_2),
        .I3(start_for_ZipperRemoval_U0_full_n),
        .I4(Debayer_U0_ap_start),
        .I5(\mOutPtr_reg[1] ),
        .O(p_9_in));
  LUT3 #(
    .INIT(8'h6A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(push_1),
        .I1(bayerPhase_c1_empty_n),
        .I2(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .O(E));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 out_y_fu_367_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({out_y_fu_367_p2_carry_n_5,out_y_fu_367_p2_carry_n_6,out_y_fu_367_p2_carry_n_7,out_y_fu_367_p2_carry_n_8,out_y_fu_367_p2_carry_n_9,out_y_fu_367_p2_carry_n_10,out_y_fu_367_p2_carry_n_11,out_y_fu_367_p2_carry_n_12}),
        .DI({\y_7_reg_557_reg_n_5_[7] ,\y_7_reg_557_reg_n_5_[6] ,\y_7_reg_557_reg_n_5_[5] ,\y_7_reg_557_reg_n_5_[4] ,\y_7_reg_557_reg_n_5_[3] ,\y_7_reg_557_reg_n_5_[2] ,\y_7_reg_557_reg_n_5_[1] ,1'b0}),
        .O(NLW_out_y_fu_367_p2_carry_O_UNCONNECTED[7:0]),
        .S({out_y_fu_367_p2_carry_i_1_n_5,out_y_fu_367_p2_carry_i_2_n_5,out_y_fu_367_p2_carry_i_3_n_5,out_y_fu_367_p2_carry_i_4_n_5,out_y_fu_367_p2_carry_i_5_n_5,out_y_fu_367_p2_carry_i_6_n_5,out_y_fu_367_p2_carry_i_7_n_5,\y_7_reg_557_reg[0]_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 out_y_fu_367_p2_carry__0
       (.CI(out_y_fu_367_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({out_y_fu_367_p2_carry__0_n_5,out_y_fu_367_p2_carry__0_n_6,out_y_fu_367_p2_carry__0_n_7,out_y_fu_367_p2_carry__0_n_8,out_y_fu_367_p2_carry__0_n_9,out_y_fu_367_p2_carry__0_n_10,out_y_fu_367_p2_carry__0_n_11,out_y_fu_367_p2_carry__0_n_12}),
        .DI({\y_7_reg_557_reg_n_5_[15] ,\y_7_reg_557_reg_n_5_[14] ,\y_7_reg_557_reg_n_5_[13] ,\y_7_reg_557_reg_n_5_[12] ,\y_7_reg_557_reg_n_5_[11] ,\y_7_reg_557_reg_n_5_[10] ,\y_7_reg_557_reg_n_5_[9] ,\y_7_reg_557_reg_n_5_[8] }),
        .O(NLW_out_y_fu_367_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({out_y_fu_367_p2_carry__0_i_1_n_5,out_y_fu_367_p2_carry__0_i_2_n_5,out_y_fu_367_p2_carry__0_i_3_n_5,out_y_fu_367_p2_carry__0_i_4_n_5,out_y_fu_367_p2_carry__0_i_5_n_5,out_y_fu_367_p2_carry__0_i_6_n_5,out_y_fu_367_p2_carry__0_i_7_n_5,out_y_fu_367_p2_carry__0_i_8_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_1
       (.I0(\y_7_reg_557_reg_n_5_[15] ),
        .O(out_y_fu_367_p2_carry__0_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_2
       (.I0(\y_7_reg_557_reg_n_5_[14] ),
        .O(out_y_fu_367_p2_carry__0_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_3
       (.I0(\y_7_reg_557_reg_n_5_[13] ),
        .O(out_y_fu_367_p2_carry__0_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_4
       (.I0(\y_7_reg_557_reg_n_5_[12] ),
        .O(out_y_fu_367_p2_carry__0_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_5
       (.I0(\y_7_reg_557_reg_n_5_[11] ),
        .O(out_y_fu_367_p2_carry__0_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_6
       (.I0(\y_7_reg_557_reg_n_5_[10] ),
        .O(out_y_fu_367_p2_carry__0_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_7
       (.I0(\y_7_reg_557_reg_n_5_[9] ),
        .O(out_y_fu_367_p2_carry__0_i_7_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__0_i_8
       (.I0(\y_7_reg_557_reg_n_5_[8] ),
        .O(out_y_fu_367_p2_carry__0_i_8_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 out_y_fu_367_p2_carry__1
       (.CI(out_y_fu_367_p2_carry__0_n_5),
        .CI_TOP(1'b0),
        .CO(NLW_out_y_fu_367_p2_carry__1_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_out_y_fu_367_p2_carry__1_O_UNCONNECTED[7:1],out_y_fu_367_p2}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out_y_fu_367_p2_carry__1_i_1_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry__1_i_1
       (.I0(\y_7_reg_557_reg_n_5_[16] ),
        .O(out_y_fu_367_p2_carry__1_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_1
       (.I0(\y_7_reg_557_reg_n_5_[7] ),
        .O(out_y_fu_367_p2_carry_i_1_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_2
       (.I0(\y_7_reg_557_reg_n_5_[6] ),
        .O(out_y_fu_367_p2_carry_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_3
       (.I0(\y_7_reg_557_reg_n_5_[5] ),
        .O(out_y_fu_367_p2_carry_i_3_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_4
       (.I0(\y_7_reg_557_reg_n_5_[4] ),
        .O(out_y_fu_367_p2_carry_i_4_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_5
       (.I0(\y_7_reg_557_reg_n_5_[3] ),
        .O(out_y_fu_367_p2_carry_i_5_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_6
       (.I0(\y_7_reg_557_reg_n_5_[2] ),
        .O(out_y_fu_367_p2_carry_i_6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    out_y_fu_367_p2_carry_i_7
       (.I0(\y_7_reg_557_reg_n_5_[1] ),
        .O(out_y_fu_367_p2_carry_i_7_n_5));
  FDRE \out_y_reg_671_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(out_y_fu_367_p2),
        .Q(out_y_reg_671),
        .R(1'b0));
  FDRE \p_lcssa49705003_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[0]),
        .Q(p_lcssa49705003_fu_78[0]),
        .R(1'b0));
  FDRE \p_lcssa49705003_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[1]),
        .Q(p_lcssa49705003_fu_78[1]),
        .R(1'b0));
  FDRE \p_lcssa49705003_fu_78_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[2]),
        .Q(p_lcssa49705003_fu_78[2]),
        .R(1'b0));
  FDRE \p_lcssa49705003_fu_78_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[3]),
        .Q(p_lcssa49705003_fu_78[3]),
        .R(1'b0));
  FDRE \p_lcssa49705003_fu_78_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[4]),
        .Q(p_lcssa49705003_fu_78[4]),
        .R(1'b0));
  FDRE \p_lcssa49705003_fu_78_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[5]),
        .Q(p_lcssa49705003_fu_78[5]),
        .R(1'b0));
  FDRE \p_lcssa49705003_fu_78_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[6]),
        .Q(p_lcssa49705003_fu_78[6]),
        .R(1'b0));
  FDRE \p_lcssa49705003_fu_78_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19[7]),
        .Q(p_lcssa49705003_fu_78[7]),
        .R(1'b0));
  FDRE \p_lcssa49705003_load_reg_566_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49705003_fu_78[0]),
        .Q(p_lcssa49705003_load_reg_566[0]),
        .R(1'b0));
  FDRE \p_lcssa49705003_load_reg_566_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49705003_fu_78[1]),
        .Q(p_lcssa49705003_load_reg_566[1]),
        .R(1'b0));
  FDRE \p_lcssa49705003_load_reg_566_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49705003_fu_78[2]),
        .Q(p_lcssa49705003_load_reg_566[2]),
        .R(1'b0));
  FDRE \p_lcssa49705003_load_reg_566_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49705003_fu_78[3]),
        .Q(p_lcssa49705003_load_reg_566[3]),
        .R(1'b0));
  FDRE \p_lcssa49705003_load_reg_566_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49705003_fu_78[4]),
        .Q(p_lcssa49705003_load_reg_566[4]),
        .R(1'b0));
  FDRE \p_lcssa49705003_load_reg_566_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49705003_fu_78[5]),
        .Q(p_lcssa49705003_load_reg_566[5]),
        .R(1'b0));
  FDRE \p_lcssa49705003_load_reg_566_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49705003_fu_78[6]),
        .Q(p_lcssa49705003_load_reg_566[6]),
        .R(1'b0));
  FDRE \p_lcssa49705003_load_reg_566_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49705003_fu_78[7]),
        .Q(p_lcssa49705003_load_reg_566[7]),
        .R(1'b0));
  FDRE \p_lcssa49725005_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[0]),
        .Q(p_lcssa49725005_fu_82[0]),
        .R(1'b0));
  FDRE \p_lcssa49725005_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[1]),
        .Q(p_lcssa49725005_fu_82[1]),
        .R(1'b0));
  FDRE \p_lcssa49725005_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[2]),
        .Q(p_lcssa49725005_fu_82[2]),
        .R(1'b0));
  FDRE \p_lcssa49725005_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[3]),
        .Q(p_lcssa49725005_fu_82[3]),
        .R(1'b0));
  FDRE \p_lcssa49725005_fu_82_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[4]),
        .Q(p_lcssa49725005_fu_82[4]),
        .R(1'b0));
  FDRE \p_lcssa49725005_fu_82_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[5]),
        .Q(p_lcssa49725005_fu_82[5]),
        .R(1'b0));
  FDRE \p_lcssa49725005_fu_82_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[6]),
        .Q(p_lcssa49725005_fu_82[6]),
        .R(1'b0));
  FDRE \p_lcssa49725005_fu_82_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18[7]),
        .Q(p_lcssa49725005_fu_82[7]),
        .R(1'b0));
  FDRE \p_lcssa49725005_load_reg_571_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49725005_fu_82[0]),
        .Q(p_lcssa49725005_load_reg_571[0]),
        .R(1'b0));
  FDRE \p_lcssa49725005_load_reg_571_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49725005_fu_82[1]),
        .Q(p_lcssa49725005_load_reg_571[1]),
        .R(1'b0));
  FDRE \p_lcssa49725005_load_reg_571_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49725005_fu_82[2]),
        .Q(p_lcssa49725005_load_reg_571[2]),
        .R(1'b0));
  FDRE \p_lcssa49725005_load_reg_571_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49725005_fu_82[3]),
        .Q(p_lcssa49725005_load_reg_571[3]),
        .R(1'b0));
  FDRE \p_lcssa49725005_load_reg_571_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49725005_fu_82[4]),
        .Q(p_lcssa49725005_load_reg_571[4]),
        .R(1'b0));
  FDRE \p_lcssa49725005_load_reg_571_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49725005_fu_82[5]),
        .Q(p_lcssa49725005_load_reg_571[5]),
        .R(1'b0));
  FDRE \p_lcssa49725005_load_reg_571_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49725005_fu_82[6]),
        .Q(p_lcssa49725005_load_reg_571[6]),
        .R(1'b0));
  FDRE \p_lcssa49725005_load_reg_571_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49725005_fu_82[7]),
        .Q(p_lcssa49725005_load_reg_571[7]),
        .R(1'b0));
  FDRE \p_lcssa49735007_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[0]),
        .Q(p_lcssa49735007_fu_86[0]),
        .R(1'b0));
  FDRE \p_lcssa49735007_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[1]),
        .Q(p_lcssa49735007_fu_86[1]),
        .R(1'b0));
  FDRE \p_lcssa49735007_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[2]),
        .Q(p_lcssa49735007_fu_86[2]),
        .R(1'b0));
  FDRE \p_lcssa49735007_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[3]),
        .Q(p_lcssa49735007_fu_86[3]),
        .R(1'b0));
  FDRE \p_lcssa49735007_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[4]),
        .Q(p_lcssa49735007_fu_86[4]),
        .R(1'b0));
  FDRE \p_lcssa49735007_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[5]),
        .Q(p_lcssa49735007_fu_86[5]),
        .R(1'b0));
  FDRE \p_lcssa49735007_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[6]),
        .Q(p_lcssa49735007_fu_86[6]),
        .R(1'b0));
  FDRE \p_lcssa49735007_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17[7]),
        .Q(p_lcssa49735007_fu_86[7]),
        .R(1'b0));
  FDRE \p_lcssa49735007_load_reg_576_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49735007_fu_86[0]),
        .Q(p_lcssa49735007_load_reg_576[0]),
        .R(1'b0));
  FDRE \p_lcssa49735007_load_reg_576_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49735007_fu_86[1]),
        .Q(p_lcssa49735007_load_reg_576[1]),
        .R(1'b0));
  FDRE \p_lcssa49735007_load_reg_576_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49735007_fu_86[2]),
        .Q(p_lcssa49735007_load_reg_576[2]),
        .R(1'b0));
  FDRE \p_lcssa49735007_load_reg_576_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49735007_fu_86[3]),
        .Q(p_lcssa49735007_load_reg_576[3]),
        .R(1'b0));
  FDRE \p_lcssa49735007_load_reg_576_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49735007_fu_86[4]),
        .Q(p_lcssa49735007_load_reg_576[4]),
        .R(1'b0));
  FDRE \p_lcssa49735007_load_reg_576_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49735007_fu_86[5]),
        .Q(p_lcssa49735007_load_reg_576[5]),
        .R(1'b0));
  FDRE \p_lcssa49735007_load_reg_576_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49735007_fu_86[6]),
        .Q(p_lcssa49735007_load_reg_576[6]),
        .R(1'b0));
  FDRE \p_lcssa49735007_load_reg_576_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49735007_fu_86[7]),
        .Q(p_lcssa49735007_load_reg_576[7]),
        .R(1'b0));
  FDRE \p_lcssa49745009_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[0]),
        .Q(p_lcssa49745009_fu_90[0]),
        .R(1'b0));
  FDRE \p_lcssa49745009_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[1]),
        .Q(p_lcssa49745009_fu_90[1]),
        .R(1'b0));
  FDRE \p_lcssa49745009_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[2]),
        .Q(p_lcssa49745009_fu_90[2]),
        .R(1'b0));
  FDRE \p_lcssa49745009_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[3]),
        .Q(p_lcssa49745009_fu_90[3]),
        .R(1'b0));
  FDRE \p_lcssa49745009_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[4]),
        .Q(p_lcssa49745009_fu_90[4]),
        .R(1'b0));
  FDRE \p_lcssa49745009_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[5]),
        .Q(p_lcssa49745009_fu_90[5]),
        .R(1'b0));
  FDRE \p_lcssa49745009_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[6]),
        .Q(p_lcssa49745009_fu_90[6]),
        .R(1'b0));
  FDRE \p_lcssa49745009_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16[7]),
        .Q(p_lcssa49745009_fu_90[7]),
        .R(1'b0));
  FDRE \p_lcssa49745009_load_reg_581_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49745009_fu_90[0]),
        .Q(p_lcssa49745009_load_reg_581[0]),
        .R(1'b0));
  FDRE \p_lcssa49745009_load_reg_581_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49745009_fu_90[1]),
        .Q(p_lcssa49745009_load_reg_581[1]),
        .R(1'b0));
  FDRE \p_lcssa49745009_load_reg_581_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49745009_fu_90[2]),
        .Q(p_lcssa49745009_load_reg_581[2]),
        .R(1'b0));
  FDRE \p_lcssa49745009_load_reg_581_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49745009_fu_90[3]),
        .Q(p_lcssa49745009_load_reg_581[3]),
        .R(1'b0));
  FDRE \p_lcssa49745009_load_reg_581_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49745009_fu_90[4]),
        .Q(p_lcssa49745009_load_reg_581[4]),
        .R(1'b0));
  FDRE \p_lcssa49745009_load_reg_581_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49745009_fu_90[5]),
        .Q(p_lcssa49745009_load_reg_581[5]),
        .R(1'b0));
  FDRE \p_lcssa49745009_load_reg_581_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49745009_fu_90[6]),
        .Q(p_lcssa49745009_load_reg_581[6]),
        .R(1'b0));
  FDRE \p_lcssa49745009_load_reg_581_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49745009_fu_90[7]),
        .Q(p_lcssa49745009_load_reg_581[7]),
        .R(1'b0));
  FDRE \p_lcssa49765011_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[0]),
        .Q(p_lcssa49765011_fu_94[0]),
        .R(1'b0));
  FDRE \p_lcssa49765011_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[1]),
        .Q(p_lcssa49765011_fu_94[1]),
        .R(1'b0));
  FDRE \p_lcssa49765011_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[2]),
        .Q(p_lcssa49765011_fu_94[2]),
        .R(1'b0));
  FDRE \p_lcssa49765011_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[3]),
        .Q(p_lcssa49765011_fu_94[3]),
        .R(1'b0));
  FDRE \p_lcssa49765011_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[4]),
        .Q(p_lcssa49765011_fu_94[4]),
        .R(1'b0));
  FDRE \p_lcssa49765011_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[5]),
        .Q(p_lcssa49765011_fu_94[5]),
        .R(1'b0));
  FDRE \p_lcssa49765011_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[6]),
        .Q(p_lcssa49765011_fu_94[6]),
        .R(1'b0));
  FDRE \p_lcssa49765011_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15[7]),
        .Q(p_lcssa49765011_fu_94[7]),
        .R(1'b0));
  FDRE \p_lcssa49765011_load_reg_586_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49765011_fu_94[0]),
        .Q(p_lcssa49765011_load_reg_586[0]),
        .R(1'b0));
  FDRE \p_lcssa49765011_load_reg_586_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49765011_fu_94[1]),
        .Q(p_lcssa49765011_load_reg_586[1]),
        .R(1'b0));
  FDRE \p_lcssa49765011_load_reg_586_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49765011_fu_94[2]),
        .Q(p_lcssa49765011_load_reg_586[2]),
        .R(1'b0));
  FDRE \p_lcssa49765011_load_reg_586_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49765011_fu_94[3]),
        .Q(p_lcssa49765011_load_reg_586[3]),
        .R(1'b0));
  FDRE \p_lcssa49765011_load_reg_586_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49765011_fu_94[4]),
        .Q(p_lcssa49765011_load_reg_586[4]),
        .R(1'b0));
  FDRE \p_lcssa49765011_load_reg_586_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49765011_fu_94[5]),
        .Q(p_lcssa49765011_load_reg_586[5]),
        .R(1'b0));
  FDRE \p_lcssa49765011_load_reg_586_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49765011_fu_94[6]),
        .Q(p_lcssa49765011_load_reg_586[6]),
        .R(1'b0));
  FDRE \p_lcssa49765011_load_reg_586_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49765011_fu_94[7]),
        .Q(p_lcssa49765011_load_reg_586[7]),
        .R(1'b0));
  FDRE \p_lcssa49775013_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[0]),
        .Q(p_lcssa49775013_fu_98[0]),
        .R(1'b0));
  FDRE \p_lcssa49775013_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[1]),
        .Q(p_lcssa49775013_fu_98[1]),
        .R(1'b0));
  FDRE \p_lcssa49775013_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[2]),
        .Q(p_lcssa49775013_fu_98[2]),
        .R(1'b0));
  FDRE \p_lcssa49775013_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[3]),
        .Q(p_lcssa49775013_fu_98[3]),
        .R(1'b0));
  FDRE \p_lcssa49775013_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[4]),
        .Q(p_lcssa49775013_fu_98[4]),
        .R(1'b0));
  FDRE \p_lcssa49775013_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[5]),
        .Q(p_lcssa49775013_fu_98[5]),
        .R(1'b0));
  FDRE \p_lcssa49775013_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[6]),
        .Q(p_lcssa49775013_fu_98[6]),
        .R(1'b0));
  FDRE \p_lcssa49775013_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14[7]),
        .Q(p_lcssa49775013_fu_98[7]),
        .R(1'b0));
  FDRE \p_lcssa49775013_load_reg_591_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49775013_fu_98[0]),
        .Q(p_lcssa49775013_load_reg_591[0]),
        .R(1'b0));
  FDRE \p_lcssa49775013_load_reg_591_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49775013_fu_98[1]),
        .Q(p_lcssa49775013_load_reg_591[1]),
        .R(1'b0));
  FDRE \p_lcssa49775013_load_reg_591_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49775013_fu_98[2]),
        .Q(p_lcssa49775013_load_reg_591[2]),
        .R(1'b0));
  FDRE \p_lcssa49775013_load_reg_591_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49775013_fu_98[3]),
        .Q(p_lcssa49775013_load_reg_591[3]),
        .R(1'b0));
  FDRE \p_lcssa49775013_load_reg_591_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49775013_fu_98[4]),
        .Q(p_lcssa49775013_load_reg_591[4]),
        .R(1'b0));
  FDRE \p_lcssa49775013_load_reg_591_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49775013_fu_98[5]),
        .Q(p_lcssa49775013_load_reg_591[5]),
        .R(1'b0));
  FDRE \p_lcssa49775013_load_reg_591_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49775013_fu_98[6]),
        .Q(p_lcssa49775013_load_reg_591[6]),
        .R(1'b0));
  FDRE \p_lcssa49775013_load_reg_591_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49775013_fu_98[7]),
        .Q(p_lcssa49775013_load_reg_591[7]),
        .R(1'b0));
  FDRE \p_lcssa49785015_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[0]),
        .Q(p_lcssa49785015_fu_102[0]),
        .R(1'b0));
  FDRE \p_lcssa49785015_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[1]),
        .Q(p_lcssa49785015_fu_102[1]),
        .R(1'b0));
  FDRE \p_lcssa49785015_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[2]),
        .Q(p_lcssa49785015_fu_102[2]),
        .R(1'b0));
  FDRE \p_lcssa49785015_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[3]),
        .Q(p_lcssa49785015_fu_102[3]),
        .R(1'b0));
  FDRE \p_lcssa49785015_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[4]),
        .Q(p_lcssa49785015_fu_102[4]),
        .R(1'b0));
  FDRE \p_lcssa49785015_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[5]),
        .Q(p_lcssa49785015_fu_102[5]),
        .R(1'b0));
  FDRE \p_lcssa49785015_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[6]),
        .Q(p_lcssa49785015_fu_102[6]),
        .R(1'b0));
  FDRE \p_lcssa49785015_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13[7]),
        .Q(p_lcssa49785015_fu_102[7]),
        .R(1'b0));
  FDRE \p_lcssa49785015_load_reg_596_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49785015_fu_102[0]),
        .Q(p_lcssa49785015_load_reg_596[0]),
        .R(1'b0));
  FDRE \p_lcssa49785015_load_reg_596_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49785015_fu_102[1]),
        .Q(p_lcssa49785015_load_reg_596[1]),
        .R(1'b0));
  FDRE \p_lcssa49785015_load_reg_596_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49785015_fu_102[2]),
        .Q(p_lcssa49785015_load_reg_596[2]),
        .R(1'b0));
  FDRE \p_lcssa49785015_load_reg_596_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49785015_fu_102[3]),
        .Q(p_lcssa49785015_load_reg_596[3]),
        .R(1'b0));
  FDRE \p_lcssa49785015_load_reg_596_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49785015_fu_102[4]),
        .Q(p_lcssa49785015_load_reg_596[4]),
        .R(1'b0));
  FDRE \p_lcssa49785015_load_reg_596_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49785015_fu_102[5]),
        .Q(p_lcssa49785015_load_reg_596[5]),
        .R(1'b0));
  FDRE \p_lcssa49785015_load_reg_596_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49785015_fu_102[6]),
        .Q(p_lcssa49785015_load_reg_596[6]),
        .R(1'b0));
  FDRE \p_lcssa49785015_load_reg_596_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49785015_fu_102[7]),
        .Q(p_lcssa49785015_load_reg_596[7]),
        .R(1'b0));
  FDRE \p_lcssa49805017_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[0]),
        .Q(p_lcssa49805017_fu_106[0]),
        .R(1'b0));
  FDRE \p_lcssa49805017_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[1]),
        .Q(p_lcssa49805017_fu_106[1]),
        .R(1'b0));
  FDRE \p_lcssa49805017_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[2]),
        .Q(p_lcssa49805017_fu_106[2]),
        .R(1'b0));
  FDRE \p_lcssa49805017_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[3]),
        .Q(p_lcssa49805017_fu_106[3]),
        .R(1'b0));
  FDRE \p_lcssa49805017_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[4]),
        .Q(p_lcssa49805017_fu_106[4]),
        .R(1'b0));
  FDRE \p_lcssa49805017_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[5]),
        .Q(p_lcssa49805017_fu_106[5]),
        .R(1'b0));
  FDRE \p_lcssa49805017_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[6]),
        .Q(p_lcssa49805017_fu_106[6]),
        .R(1'b0));
  FDRE \p_lcssa49805017_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12[7]),
        .Q(p_lcssa49805017_fu_106[7]),
        .R(1'b0));
  FDRE \p_lcssa49805017_load_reg_601_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49805017_fu_106[0]),
        .Q(p_lcssa49805017_load_reg_601[0]),
        .R(1'b0));
  FDRE \p_lcssa49805017_load_reg_601_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49805017_fu_106[1]),
        .Q(p_lcssa49805017_load_reg_601[1]),
        .R(1'b0));
  FDRE \p_lcssa49805017_load_reg_601_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49805017_fu_106[2]),
        .Q(p_lcssa49805017_load_reg_601[2]),
        .R(1'b0));
  FDRE \p_lcssa49805017_load_reg_601_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49805017_fu_106[3]),
        .Q(p_lcssa49805017_load_reg_601[3]),
        .R(1'b0));
  FDRE \p_lcssa49805017_load_reg_601_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49805017_fu_106[4]),
        .Q(p_lcssa49805017_load_reg_601[4]),
        .R(1'b0));
  FDRE \p_lcssa49805017_load_reg_601_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49805017_fu_106[5]),
        .Q(p_lcssa49805017_load_reg_601[5]),
        .R(1'b0));
  FDRE \p_lcssa49805017_load_reg_601_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49805017_fu_106[6]),
        .Q(p_lcssa49805017_load_reg_601[6]),
        .R(1'b0));
  FDRE \p_lcssa49805017_load_reg_601_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49805017_fu_106[7]),
        .Q(p_lcssa49805017_load_reg_601[7]),
        .R(1'b0));
  FDRE \p_lcssa49815019_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[0]),
        .Q(p_lcssa49815019_fu_110[0]),
        .R(1'b0));
  FDRE \p_lcssa49815019_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[1]),
        .Q(p_lcssa49815019_fu_110[1]),
        .R(1'b0));
  FDRE \p_lcssa49815019_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[2]),
        .Q(p_lcssa49815019_fu_110[2]),
        .R(1'b0));
  FDRE \p_lcssa49815019_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[3]),
        .Q(p_lcssa49815019_fu_110[3]),
        .R(1'b0));
  FDRE \p_lcssa49815019_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[4]),
        .Q(p_lcssa49815019_fu_110[4]),
        .R(1'b0));
  FDRE \p_lcssa49815019_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[5]),
        .Q(p_lcssa49815019_fu_110[5]),
        .R(1'b0));
  FDRE \p_lcssa49815019_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[6]),
        .Q(p_lcssa49815019_fu_110[6]),
        .R(1'b0));
  FDRE \p_lcssa49815019_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11[7]),
        .Q(p_lcssa49815019_fu_110[7]),
        .R(1'b0));
  FDRE \p_lcssa49815019_load_reg_606_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49815019_fu_110[0]),
        .Q(p_lcssa49815019_load_reg_606[0]),
        .R(1'b0));
  FDRE \p_lcssa49815019_load_reg_606_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49815019_fu_110[1]),
        .Q(p_lcssa49815019_load_reg_606[1]),
        .R(1'b0));
  FDRE \p_lcssa49815019_load_reg_606_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49815019_fu_110[2]),
        .Q(p_lcssa49815019_load_reg_606[2]),
        .R(1'b0));
  FDRE \p_lcssa49815019_load_reg_606_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49815019_fu_110[3]),
        .Q(p_lcssa49815019_load_reg_606[3]),
        .R(1'b0));
  FDRE \p_lcssa49815019_load_reg_606_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49815019_fu_110[4]),
        .Q(p_lcssa49815019_load_reg_606[4]),
        .R(1'b0));
  FDRE \p_lcssa49815019_load_reg_606_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49815019_fu_110[5]),
        .Q(p_lcssa49815019_load_reg_606[5]),
        .R(1'b0));
  FDRE \p_lcssa49815019_load_reg_606_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49815019_fu_110[6]),
        .Q(p_lcssa49815019_load_reg_606[6]),
        .R(1'b0));
  FDRE \p_lcssa49815019_load_reg_606_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49815019_fu_110[7]),
        .Q(p_lcssa49815019_load_reg_606[7]),
        .R(1'b0));
  FDRE \p_lcssa49825021_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[0]),
        .Q(p_lcssa49825021_fu_114[0]),
        .R(1'b0));
  FDRE \p_lcssa49825021_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[1]),
        .Q(p_lcssa49825021_fu_114[1]),
        .R(1'b0));
  FDRE \p_lcssa49825021_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[2]),
        .Q(p_lcssa49825021_fu_114[2]),
        .R(1'b0));
  FDRE \p_lcssa49825021_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[3]),
        .Q(p_lcssa49825021_fu_114[3]),
        .R(1'b0));
  FDRE \p_lcssa49825021_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[4]),
        .Q(p_lcssa49825021_fu_114[4]),
        .R(1'b0));
  FDRE \p_lcssa49825021_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[5]),
        .Q(p_lcssa49825021_fu_114[5]),
        .R(1'b0));
  FDRE \p_lcssa49825021_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[6]),
        .Q(p_lcssa49825021_fu_114[6]),
        .R(1'b0));
  FDRE \p_lcssa49825021_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10[7]),
        .Q(p_lcssa49825021_fu_114[7]),
        .R(1'b0));
  FDRE \p_lcssa49825021_load_reg_611_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49825021_fu_114[0]),
        .Q(p_lcssa49825021_load_reg_611[0]),
        .R(1'b0));
  FDRE \p_lcssa49825021_load_reg_611_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49825021_fu_114[1]),
        .Q(p_lcssa49825021_load_reg_611[1]),
        .R(1'b0));
  FDRE \p_lcssa49825021_load_reg_611_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49825021_fu_114[2]),
        .Q(p_lcssa49825021_load_reg_611[2]),
        .R(1'b0));
  FDRE \p_lcssa49825021_load_reg_611_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49825021_fu_114[3]),
        .Q(p_lcssa49825021_load_reg_611[3]),
        .R(1'b0));
  FDRE \p_lcssa49825021_load_reg_611_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49825021_fu_114[4]),
        .Q(p_lcssa49825021_load_reg_611[4]),
        .R(1'b0));
  FDRE \p_lcssa49825021_load_reg_611_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49825021_fu_114[5]),
        .Q(p_lcssa49825021_load_reg_611[5]),
        .R(1'b0));
  FDRE \p_lcssa49825021_load_reg_611_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49825021_fu_114[6]),
        .Q(p_lcssa49825021_load_reg_611[6]),
        .R(1'b0));
  FDRE \p_lcssa49825021_load_reg_611_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49825021_fu_114[7]),
        .Q(p_lcssa49825021_load_reg_611[7]),
        .R(1'b0));
  FDRE \p_lcssa49845023_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[0]),
        .Q(p_lcssa49845023_fu_118[0]),
        .R(1'b0));
  FDRE \p_lcssa49845023_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[1]),
        .Q(p_lcssa49845023_fu_118[1]),
        .R(1'b0));
  FDRE \p_lcssa49845023_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[2]),
        .Q(p_lcssa49845023_fu_118[2]),
        .R(1'b0));
  FDRE \p_lcssa49845023_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[3]),
        .Q(p_lcssa49845023_fu_118[3]),
        .R(1'b0));
  FDRE \p_lcssa49845023_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[4]),
        .Q(p_lcssa49845023_fu_118[4]),
        .R(1'b0));
  FDRE \p_lcssa49845023_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[5]),
        .Q(p_lcssa49845023_fu_118[5]),
        .R(1'b0));
  FDRE \p_lcssa49845023_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[6]),
        .Q(p_lcssa49845023_fu_118[6]),
        .R(1'b0));
  FDRE \p_lcssa49845023_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9[7]),
        .Q(p_lcssa49845023_fu_118[7]),
        .R(1'b0));
  FDRE \p_lcssa49845023_load_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49845023_fu_118[0]),
        .Q(p_lcssa49845023_load_reg_616[0]),
        .R(1'b0));
  FDRE \p_lcssa49845023_load_reg_616_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49845023_fu_118[1]),
        .Q(p_lcssa49845023_load_reg_616[1]),
        .R(1'b0));
  FDRE \p_lcssa49845023_load_reg_616_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49845023_fu_118[2]),
        .Q(p_lcssa49845023_load_reg_616[2]),
        .R(1'b0));
  FDRE \p_lcssa49845023_load_reg_616_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49845023_fu_118[3]),
        .Q(p_lcssa49845023_load_reg_616[3]),
        .R(1'b0));
  FDRE \p_lcssa49845023_load_reg_616_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49845023_fu_118[4]),
        .Q(p_lcssa49845023_load_reg_616[4]),
        .R(1'b0));
  FDRE \p_lcssa49845023_load_reg_616_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49845023_fu_118[5]),
        .Q(p_lcssa49845023_load_reg_616[5]),
        .R(1'b0));
  FDRE \p_lcssa49845023_load_reg_616_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49845023_fu_118[6]),
        .Q(p_lcssa49845023_load_reg_616[6]),
        .R(1'b0));
  FDRE \p_lcssa49845023_load_reg_616_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49845023_fu_118[7]),
        .Q(p_lcssa49845023_load_reg_616[7]),
        .R(1'b0));
  FDRE \p_lcssa49855025_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[0]),
        .Q(p_lcssa49855025_fu_122[0]),
        .R(1'b0));
  FDRE \p_lcssa49855025_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[1]),
        .Q(p_lcssa49855025_fu_122[1]),
        .R(1'b0));
  FDRE \p_lcssa49855025_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[2]),
        .Q(p_lcssa49855025_fu_122[2]),
        .R(1'b0));
  FDRE \p_lcssa49855025_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[3]),
        .Q(p_lcssa49855025_fu_122[3]),
        .R(1'b0));
  FDRE \p_lcssa49855025_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[4]),
        .Q(p_lcssa49855025_fu_122[4]),
        .R(1'b0));
  FDRE \p_lcssa49855025_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[5]),
        .Q(p_lcssa49855025_fu_122[5]),
        .R(1'b0));
  FDRE \p_lcssa49855025_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[6]),
        .Q(p_lcssa49855025_fu_122[6]),
        .R(1'b0));
  FDRE \p_lcssa49855025_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8[7]),
        .Q(p_lcssa49855025_fu_122[7]),
        .R(1'b0));
  FDRE \p_lcssa49855025_load_reg_621_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49855025_fu_122[0]),
        .Q(p_lcssa49855025_load_reg_621[0]),
        .R(1'b0));
  FDRE \p_lcssa49855025_load_reg_621_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49855025_fu_122[1]),
        .Q(p_lcssa49855025_load_reg_621[1]),
        .R(1'b0));
  FDRE \p_lcssa49855025_load_reg_621_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49855025_fu_122[2]),
        .Q(p_lcssa49855025_load_reg_621[2]),
        .R(1'b0));
  FDRE \p_lcssa49855025_load_reg_621_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49855025_fu_122[3]),
        .Q(p_lcssa49855025_load_reg_621[3]),
        .R(1'b0));
  FDRE \p_lcssa49855025_load_reg_621_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49855025_fu_122[4]),
        .Q(p_lcssa49855025_load_reg_621[4]),
        .R(1'b0));
  FDRE \p_lcssa49855025_load_reg_621_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49855025_fu_122[5]),
        .Q(p_lcssa49855025_load_reg_621[5]),
        .R(1'b0));
  FDRE \p_lcssa49855025_load_reg_621_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49855025_fu_122[6]),
        .Q(p_lcssa49855025_load_reg_621[6]),
        .R(1'b0));
  FDRE \p_lcssa49855025_load_reg_621_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49855025_fu_122[7]),
        .Q(p_lcssa49855025_load_reg_621[7]),
        .R(1'b0));
  FDRE \p_lcssa49865027_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[0]),
        .Q(p_lcssa49865027_fu_126[0]),
        .R(1'b0));
  FDRE \p_lcssa49865027_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[1]),
        .Q(p_lcssa49865027_fu_126[1]),
        .R(1'b0));
  FDRE \p_lcssa49865027_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[2]),
        .Q(p_lcssa49865027_fu_126[2]),
        .R(1'b0));
  FDRE \p_lcssa49865027_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[3]),
        .Q(p_lcssa49865027_fu_126[3]),
        .R(1'b0));
  FDRE \p_lcssa49865027_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[4]),
        .Q(p_lcssa49865027_fu_126[4]),
        .R(1'b0));
  FDRE \p_lcssa49865027_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[5]),
        .Q(p_lcssa49865027_fu_126[5]),
        .R(1'b0));
  FDRE \p_lcssa49865027_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[6]),
        .Q(p_lcssa49865027_fu_126[6]),
        .R(1'b0));
  FDRE \p_lcssa49865027_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7[7]),
        .Q(p_lcssa49865027_fu_126[7]),
        .R(1'b0));
  FDRE \p_lcssa49865027_load_reg_626_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49865027_fu_126[0]),
        .Q(p_lcssa49865027_load_reg_626[0]),
        .R(1'b0));
  FDRE \p_lcssa49865027_load_reg_626_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49865027_fu_126[1]),
        .Q(p_lcssa49865027_load_reg_626[1]),
        .R(1'b0));
  FDRE \p_lcssa49865027_load_reg_626_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49865027_fu_126[2]),
        .Q(p_lcssa49865027_load_reg_626[2]),
        .R(1'b0));
  FDRE \p_lcssa49865027_load_reg_626_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49865027_fu_126[3]),
        .Q(p_lcssa49865027_load_reg_626[3]),
        .R(1'b0));
  FDRE \p_lcssa49865027_load_reg_626_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49865027_fu_126[4]),
        .Q(p_lcssa49865027_load_reg_626[4]),
        .R(1'b0));
  FDRE \p_lcssa49865027_load_reg_626_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49865027_fu_126[5]),
        .Q(p_lcssa49865027_load_reg_626[5]),
        .R(1'b0));
  FDRE \p_lcssa49865027_load_reg_626_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49865027_fu_126[6]),
        .Q(p_lcssa49865027_load_reg_626[6]),
        .R(1'b0));
  FDRE \p_lcssa49865027_load_reg_626_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49865027_fu_126[7]),
        .Q(p_lcssa49865027_load_reg_626[7]),
        .R(1'b0));
  FDRE \p_lcssa49885029_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[0]),
        .Q(p_lcssa49885029_fu_130[0]),
        .R(1'b0));
  FDRE \p_lcssa49885029_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[1]),
        .Q(p_lcssa49885029_fu_130[1]),
        .R(1'b0));
  FDRE \p_lcssa49885029_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[2]),
        .Q(p_lcssa49885029_fu_130[2]),
        .R(1'b0));
  FDRE \p_lcssa49885029_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[3]),
        .Q(p_lcssa49885029_fu_130[3]),
        .R(1'b0));
  FDRE \p_lcssa49885029_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[4]),
        .Q(p_lcssa49885029_fu_130[4]),
        .R(1'b0));
  FDRE \p_lcssa49885029_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[5]),
        .Q(p_lcssa49885029_fu_130[5]),
        .R(1'b0));
  FDRE \p_lcssa49885029_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[6]),
        .Q(p_lcssa49885029_fu_130[6]),
        .R(1'b0));
  FDRE \p_lcssa49885029_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6[7]),
        .Q(p_lcssa49885029_fu_130[7]),
        .R(1'b0));
  FDRE \p_lcssa49885029_load_reg_631_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49885029_fu_130[0]),
        .Q(p_lcssa49885029_load_reg_631[0]),
        .R(1'b0));
  FDRE \p_lcssa49885029_load_reg_631_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49885029_fu_130[1]),
        .Q(p_lcssa49885029_load_reg_631[1]),
        .R(1'b0));
  FDRE \p_lcssa49885029_load_reg_631_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49885029_fu_130[2]),
        .Q(p_lcssa49885029_load_reg_631[2]),
        .R(1'b0));
  FDRE \p_lcssa49885029_load_reg_631_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49885029_fu_130[3]),
        .Q(p_lcssa49885029_load_reg_631[3]),
        .R(1'b0));
  FDRE \p_lcssa49885029_load_reg_631_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49885029_fu_130[4]),
        .Q(p_lcssa49885029_load_reg_631[4]),
        .R(1'b0));
  FDRE \p_lcssa49885029_load_reg_631_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49885029_fu_130[5]),
        .Q(p_lcssa49885029_load_reg_631[5]),
        .R(1'b0));
  FDRE \p_lcssa49885029_load_reg_631_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49885029_fu_130[6]),
        .Q(p_lcssa49885029_load_reg_631[6]),
        .R(1'b0));
  FDRE \p_lcssa49885029_load_reg_631_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49885029_fu_130[7]),
        .Q(p_lcssa49885029_load_reg_631[7]),
        .R(1'b0));
  FDRE \p_lcssa49895031_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[0]),
        .Q(p_lcssa49895031_fu_134[0]),
        .R(1'b0));
  FDRE \p_lcssa49895031_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[1]),
        .Q(p_lcssa49895031_fu_134[1]),
        .R(1'b0));
  FDRE \p_lcssa49895031_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[2]),
        .Q(p_lcssa49895031_fu_134[2]),
        .R(1'b0));
  FDRE \p_lcssa49895031_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[3]),
        .Q(p_lcssa49895031_fu_134[3]),
        .R(1'b0));
  FDRE \p_lcssa49895031_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[4]),
        .Q(p_lcssa49895031_fu_134[4]),
        .R(1'b0));
  FDRE \p_lcssa49895031_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[5]),
        .Q(p_lcssa49895031_fu_134[5]),
        .R(1'b0));
  FDRE \p_lcssa49895031_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[6]),
        .Q(p_lcssa49895031_fu_134[6]),
        .R(1'b0));
  FDRE \p_lcssa49895031_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5[7]),
        .Q(p_lcssa49895031_fu_134[7]),
        .R(1'b0));
  FDRE \p_lcssa49895031_load_reg_636_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49895031_fu_134[0]),
        .Q(p_lcssa49895031_load_reg_636[0]),
        .R(1'b0));
  FDRE \p_lcssa49895031_load_reg_636_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49895031_fu_134[1]),
        .Q(p_lcssa49895031_load_reg_636[1]),
        .R(1'b0));
  FDRE \p_lcssa49895031_load_reg_636_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49895031_fu_134[2]),
        .Q(p_lcssa49895031_load_reg_636[2]),
        .R(1'b0));
  FDRE \p_lcssa49895031_load_reg_636_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49895031_fu_134[3]),
        .Q(p_lcssa49895031_load_reg_636[3]),
        .R(1'b0));
  FDRE \p_lcssa49895031_load_reg_636_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49895031_fu_134[4]),
        .Q(p_lcssa49895031_load_reg_636[4]),
        .R(1'b0));
  FDRE \p_lcssa49895031_load_reg_636_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49895031_fu_134[5]),
        .Q(p_lcssa49895031_load_reg_636[5]),
        .R(1'b0));
  FDRE \p_lcssa49895031_load_reg_636_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49895031_fu_134[6]),
        .Q(p_lcssa49895031_load_reg_636[6]),
        .R(1'b0));
  FDRE \p_lcssa49895031_load_reg_636_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa49895031_fu_134[7]),
        .Q(p_lcssa49895031_load_reg_636[7]),
        .R(1'b0));
  FDRE \p_lcssa51455151_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[0]),
        .Q(p_lcssa51455151_fu_138[0]),
        .R(1'b0));
  FDRE \p_lcssa51455151_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[1]),
        .Q(p_lcssa51455151_fu_138[1]),
        .R(1'b0));
  FDRE \p_lcssa51455151_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[2]),
        .Q(p_lcssa51455151_fu_138[2]),
        .R(1'b0));
  FDRE \p_lcssa51455151_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[3]),
        .Q(p_lcssa51455151_fu_138[3]),
        .R(1'b0));
  FDRE \p_lcssa51455151_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[4]),
        .Q(p_lcssa51455151_fu_138[4]),
        .R(1'b0));
  FDRE \p_lcssa51455151_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[5]),
        .Q(p_lcssa51455151_fu_138[5]),
        .R(1'b0));
  FDRE \p_lcssa51455151_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[6]),
        .Q(p_lcssa51455151_fu_138[6]),
        .R(1'b0));
  FDRE \p_lcssa51455151_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4[7]),
        .Q(p_lcssa51455151_fu_138[7]),
        .R(1'b0));
  FDRE \p_lcssa51455151_load_reg_641_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51455151_fu_138[0]),
        .Q(p_lcssa51455151_load_reg_641[0]),
        .R(1'b0));
  FDRE \p_lcssa51455151_load_reg_641_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51455151_fu_138[1]),
        .Q(p_lcssa51455151_load_reg_641[1]),
        .R(1'b0));
  FDRE \p_lcssa51455151_load_reg_641_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51455151_fu_138[2]),
        .Q(p_lcssa51455151_load_reg_641[2]),
        .R(1'b0));
  FDRE \p_lcssa51455151_load_reg_641_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51455151_fu_138[3]),
        .Q(p_lcssa51455151_load_reg_641[3]),
        .R(1'b0));
  FDRE \p_lcssa51455151_load_reg_641_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51455151_fu_138[4]),
        .Q(p_lcssa51455151_load_reg_641[4]),
        .R(1'b0));
  FDRE \p_lcssa51455151_load_reg_641_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51455151_fu_138[5]),
        .Q(p_lcssa51455151_load_reg_641[5]),
        .R(1'b0));
  FDRE \p_lcssa51455151_load_reg_641_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51455151_fu_138[6]),
        .Q(p_lcssa51455151_load_reg_641[6]),
        .R(1'b0));
  FDRE \p_lcssa51455151_load_reg_641_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51455151_fu_138[7]),
        .Q(p_lcssa51455151_load_reg_641[7]),
        .R(1'b0));
  FDRE \p_lcssa51465153_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[0]),
        .Q(p_lcssa51465153_fu_142[0]),
        .R(1'b0));
  FDRE \p_lcssa51465153_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[1]),
        .Q(p_lcssa51465153_fu_142[1]),
        .R(1'b0));
  FDRE \p_lcssa51465153_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[2]),
        .Q(p_lcssa51465153_fu_142[2]),
        .R(1'b0));
  FDRE \p_lcssa51465153_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[3]),
        .Q(p_lcssa51465153_fu_142[3]),
        .R(1'b0));
  FDRE \p_lcssa51465153_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[4]),
        .Q(p_lcssa51465153_fu_142[4]),
        .R(1'b0));
  FDRE \p_lcssa51465153_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[5]),
        .Q(p_lcssa51465153_fu_142[5]),
        .R(1'b0));
  FDRE \p_lcssa51465153_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[6]),
        .Q(p_lcssa51465153_fu_142[6]),
        .R(1'b0));
  FDRE \p_lcssa51465153_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3[7]),
        .Q(p_lcssa51465153_fu_142[7]),
        .R(1'b0));
  FDRE \p_lcssa51465153_load_reg_646_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51465153_fu_142[0]),
        .Q(p_lcssa51465153_load_reg_646[0]),
        .R(1'b0));
  FDRE \p_lcssa51465153_load_reg_646_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51465153_fu_142[1]),
        .Q(p_lcssa51465153_load_reg_646[1]),
        .R(1'b0));
  FDRE \p_lcssa51465153_load_reg_646_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51465153_fu_142[2]),
        .Q(p_lcssa51465153_load_reg_646[2]),
        .R(1'b0));
  FDRE \p_lcssa51465153_load_reg_646_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51465153_fu_142[3]),
        .Q(p_lcssa51465153_load_reg_646[3]),
        .R(1'b0));
  FDRE \p_lcssa51465153_load_reg_646_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51465153_fu_142[4]),
        .Q(p_lcssa51465153_load_reg_646[4]),
        .R(1'b0));
  FDRE \p_lcssa51465153_load_reg_646_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51465153_fu_142[5]),
        .Q(p_lcssa51465153_load_reg_646[5]),
        .R(1'b0));
  FDRE \p_lcssa51465153_load_reg_646_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51465153_fu_142[6]),
        .Q(p_lcssa51465153_load_reg_646[6]),
        .R(1'b0));
  FDRE \p_lcssa51465153_load_reg_646_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51465153_fu_142[7]),
        .Q(p_lcssa51465153_load_reg_646[7]),
        .R(1'b0));
  FDRE \p_lcssa51475155_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[0]),
        .Q(p_lcssa51475155_fu_146[0]),
        .R(1'b0));
  FDRE \p_lcssa51475155_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[1]),
        .Q(p_lcssa51475155_fu_146[1]),
        .R(1'b0));
  FDRE \p_lcssa51475155_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[2]),
        .Q(p_lcssa51475155_fu_146[2]),
        .R(1'b0));
  FDRE \p_lcssa51475155_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[3]),
        .Q(p_lcssa51475155_fu_146[3]),
        .R(1'b0));
  FDRE \p_lcssa51475155_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[4]),
        .Q(p_lcssa51475155_fu_146[4]),
        .R(1'b0));
  FDRE \p_lcssa51475155_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[5]),
        .Q(p_lcssa51475155_fu_146[5]),
        .R(1'b0));
  FDRE \p_lcssa51475155_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[6]),
        .Q(p_lcssa51475155_fu_146[6]),
        .R(1'b0));
  FDRE \p_lcssa51475155_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2[7]),
        .Q(p_lcssa51475155_fu_146[7]),
        .R(1'b0));
  FDRE \p_lcssa51475155_load_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51475155_fu_146[0]),
        .Q(p_lcssa51475155_load_reg_651[0]),
        .R(1'b0));
  FDRE \p_lcssa51475155_load_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51475155_fu_146[1]),
        .Q(p_lcssa51475155_load_reg_651[1]),
        .R(1'b0));
  FDRE \p_lcssa51475155_load_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51475155_fu_146[2]),
        .Q(p_lcssa51475155_load_reg_651[2]),
        .R(1'b0));
  FDRE \p_lcssa51475155_load_reg_651_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51475155_fu_146[3]),
        .Q(p_lcssa51475155_load_reg_651[3]),
        .R(1'b0));
  FDRE \p_lcssa51475155_load_reg_651_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51475155_fu_146[4]),
        .Q(p_lcssa51475155_load_reg_651[4]),
        .R(1'b0));
  FDRE \p_lcssa51475155_load_reg_651_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51475155_fu_146[5]),
        .Q(p_lcssa51475155_load_reg_651[5]),
        .R(1'b0));
  FDRE \p_lcssa51475155_load_reg_651_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51475155_fu_146[6]),
        .Q(p_lcssa51475155_load_reg_651[6]),
        .R(1'b0));
  FDRE \p_lcssa51475155_load_reg_651_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51475155_fu_146[7]),
        .Q(p_lcssa51475155_load_reg_651[7]),
        .R(1'b0));
  FDRE \p_lcssa51485157_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[0]),
        .Q(p_lcssa51485157_fu_150[0]),
        .R(1'b0));
  FDRE \p_lcssa51485157_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[1]),
        .Q(p_lcssa51485157_fu_150[1]),
        .R(1'b0));
  FDRE \p_lcssa51485157_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[2]),
        .Q(p_lcssa51485157_fu_150[2]),
        .R(1'b0));
  FDRE \p_lcssa51485157_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[3]),
        .Q(p_lcssa51485157_fu_150[3]),
        .R(1'b0));
  FDRE \p_lcssa51485157_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[4]),
        .Q(p_lcssa51485157_fu_150[4]),
        .R(1'b0));
  FDRE \p_lcssa51485157_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[5]),
        .Q(p_lcssa51485157_fu_150[5]),
        .R(1'b0));
  FDRE \p_lcssa51485157_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[6]),
        .Q(p_lcssa51485157_fu_150[6]),
        .R(1'b0));
  FDRE \p_lcssa51485157_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1[7]),
        .Q(p_lcssa51485157_fu_150[7]),
        .R(1'b0));
  FDRE \p_lcssa51485157_load_reg_656_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51485157_fu_150[0]),
        .Q(p_lcssa51485157_load_reg_656[0]),
        .R(1'b0));
  FDRE \p_lcssa51485157_load_reg_656_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51485157_fu_150[1]),
        .Q(p_lcssa51485157_load_reg_656[1]),
        .R(1'b0));
  FDRE \p_lcssa51485157_load_reg_656_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51485157_fu_150[2]),
        .Q(p_lcssa51485157_load_reg_656[2]),
        .R(1'b0));
  FDRE \p_lcssa51485157_load_reg_656_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51485157_fu_150[3]),
        .Q(p_lcssa51485157_load_reg_656[3]),
        .R(1'b0));
  FDRE \p_lcssa51485157_load_reg_656_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51485157_fu_150[4]),
        .Q(p_lcssa51485157_load_reg_656[4]),
        .R(1'b0));
  FDRE \p_lcssa51485157_load_reg_656_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51485157_fu_150[5]),
        .Q(p_lcssa51485157_load_reg_656[5]),
        .R(1'b0));
  FDRE \p_lcssa51485157_load_reg_656_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51485157_fu_150[6]),
        .Q(p_lcssa51485157_load_reg_656[6]),
        .R(1'b0));
  FDRE \p_lcssa51485157_load_reg_656_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51485157_fu_150[7]),
        .Q(p_lcssa51485157_load_reg_656[7]),
        .R(1'b0));
  FDRE \p_lcssa51495159_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[0]),
        .Q(p_lcssa51495159_fu_154[0]),
        .R(1'b0));
  FDRE \p_lcssa51495159_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[1]),
        .Q(p_lcssa51495159_fu_154[1]),
        .R(1'b0));
  FDRE \p_lcssa51495159_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[2]),
        .Q(p_lcssa51495159_fu_154[2]),
        .R(1'b0));
  FDRE \p_lcssa51495159_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[3]),
        .Q(p_lcssa51495159_fu_154[3]),
        .R(1'b0));
  FDRE \p_lcssa51495159_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[4]),
        .Q(p_lcssa51495159_fu_154[4]),
        .R(1'b0));
  FDRE \p_lcssa51495159_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[5]),
        .Q(p_lcssa51495159_fu_154[5]),
        .R(1'b0));
  FDRE \p_lcssa51495159_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[6]),
        .Q(p_lcssa51495159_fu_154[6]),
        .R(1'b0));
  FDRE \p_lcssa51495159_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(p_lcssa51465153_fu_1420),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out[7]),
        .Q(p_lcssa51495159_fu_154[7]),
        .R(1'b0));
  FDRE \p_lcssa51495159_load_reg_661_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51495159_fu_154[0]),
        .Q(p_lcssa51495159_load_reg_661[0]),
        .R(1'b0));
  FDRE \p_lcssa51495159_load_reg_661_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51495159_fu_154[1]),
        .Q(p_lcssa51495159_load_reg_661[1]),
        .R(1'b0));
  FDRE \p_lcssa51495159_load_reg_661_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51495159_fu_154[2]),
        .Q(p_lcssa51495159_load_reg_661[2]),
        .R(1'b0));
  FDRE \p_lcssa51495159_load_reg_661_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51495159_fu_154[3]),
        .Q(p_lcssa51495159_load_reg_661[3]),
        .R(1'b0));
  FDRE \p_lcssa51495159_load_reg_661_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51495159_fu_154[4]),
        .Q(p_lcssa51495159_load_reg_661[4]),
        .R(1'b0));
  FDRE \p_lcssa51495159_load_reg_661_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51495159_fu_154[5]),
        .Q(p_lcssa51495159_load_reg_661[5]),
        .R(1'b0));
  FDRE \p_lcssa51495159_load_reg_661_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51495159_fu_154[6]),
        .Q(p_lcssa51495159_load_reg_661[6]),
        .R(1'b0));
  FDRE \p_lcssa51495159_load_reg_661_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(p_lcssa51495159_fu_154[7]),
        .Q(p_lcssa51495159_load_reg_661[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5555555544400000)) 
    start_once_reg_i_1
       (.I0(Debayer_U0_ap_ready),
        .I1(Debayer_U0_ap_start),
        .I2(start_for_ZipperRemoval_U0_full_n),
        .I3(start_once_reg_reg_2),
        .I4(start_for_DebayerRatBorBatR_U0_full_n),
        .I5(start_once_reg),
        .O(start_once_reg_i_1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT5 #(
    .INIT(32'h77707070)) 
    start_once_reg_i_1__0
       (.I0(Q),
        .I1(CO),
        .I2(start_once_reg_reg_2),
        .I3(start_for_ZipperRemoval_U0_full_n),
        .I4(Debayer_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    start_once_reg_i_2
       (.I0(CO),
        .I1(Q),
        .O(Debayer_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_5),
        .Q(start_once_reg),
        .R(ap_rst_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_i_fu_136_p2_carry_i_8
       (.I0(\loopWidth_reg_541_reg[15]_0 [1]),
        .O(S));
  FDRE \xor_reg_676_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\xor_reg_676_reg[0]_0 ),
        .Q(xor_reg_676[0]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[10]),
        .Q(xor_reg_676[10]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[11]),
        .Q(xor_reg_676[11]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[12]),
        .Q(xor_reg_676[12]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[13]),
        .Q(xor_reg_676[13]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[14]),
        .Q(xor_reg_676[14]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[1]),
        .Q(xor_reg_676[1]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[2]),
        .Q(xor_reg_676[2]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[3]),
        .Q(xor_reg_676[3]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[4]),
        .Q(xor_reg_676[4]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[5]),
        .Q(xor_reg_676[5]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[6]),
        .Q(xor_reg_676[6]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[7]),
        .Q(xor_reg_676[7]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[8]),
        .Q(xor_reg_676[8]),
        .R(1'b0));
  FDRE \xor_reg_676_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(D[9]),
        .Q(xor_reg_676[9]),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[0]),
        .Q(\y_7_reg_557_reg[0]_0 ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[10]),
        .Q(\y_7_reg_557_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[11]),
        .Q(\y_7_reg_557_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[12]),
        .Q(\y_7_reg_557_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[13]),
        .Q(\y_7_reg_557_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[14]),
        .Q(\y_7_reg_557_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[15]),
        .Q(\y_7_reg_557_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[16]),
        .Q(\y_7_reg_557_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[1]),
        .Q(\y_7_reg_557_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[2]),
        .Q(\y_7_reg_557_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[3]),
        .Q(\y_7_reg_557_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[4]),
        .Q(\y_7_reg_557_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[5]),
        .Q(\y_7_reg_557_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[6]),
        .Q(\y_7_reg_557_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[7]),
        .Q(\y_7_reg_557_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[8]),
        .Q(\y_7_reg_557_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \y_7_reg_557_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(y_fu_74_reg[9]),
        .Q(\y_7_reg_557_reg_n_5_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_74[0]_i_2 
       (.I0(y_fu_74_reg[0]),
        .O(\y_fu_74[0]_i_2_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_20 ),
        .Q(y_fu_74_reg[0]),
        .R(push_1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \y_fu_74_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\y_fu_74_reg[0]_i_1_n_5 ,\y_fu_74_reg[0]_i_1_n_6 ,\y_fu_74_reg[0]_i_1_n_7 ,\y_fu_74_reg[0]_i_1_n_8 ,\y_fu_74_reg[0]_i_1_n_9 ,\y_fu_74_reg[0]_i_1_n_10 ,\y_fu_74_reg[0]_i_1_n_11 ,\y_fu_74_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\y_fu_74_reg[0]_i_1_n_13 ,\y_fu_74_reg[0]_i_1_n_14 ,\y_fu_74_reg[0]_i_1_n_15 ,\y_fu_74_reg[0]_i_1_n_16 ,\y_fu_74_reg[0]_i_1_n_17 ,\y_fu_74_reg[0]_i_1_n_18 ,\y_fu_74_reg[0]_i_1_n_19 ,\y_fu_74_reg[0]_i_1_n_20 }),
        .S({y_fu_74_reg[7:1],\y_fu_74[0]_i_2_n_5 }));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_18 ),
        .Q(y_fu_74_reg[10]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_17 ),
        .Q(y_fu_74_reg[11]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_16 ),
        .Q(y_fu_74_reg[12]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_15 ),
        .Q(y_fu_74_reg[13]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_14 ),
        .Q(y_fu_74_reg[14]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_13 ),
        .Q(y_fu_74_reg[15]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[16]_i_1_n_20 ),
        .Q(y_fu_74_reg[16]),
        .R(push_1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \y_fu_74_reg[16]_i_1 
       (.CI(\y_fu_74_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED [7:1],\y_fu_74_reg[16]_i_1_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,y_fu_74_reg[16]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_19 ),
        .Q(y_fu_74_reg[1]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_18 ),
        .Q(y_fu_74_reg[2]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_17 ),
        .Q(y_fu_74_reg[3]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_16 ),
        .Q(y_fu_74_reg[4]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_15 ),
        .Q(y_fu_74_reg[5]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_14 ),
        .Q(y_fu_74_reg[6]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[0]_i_1_n_13 ),
        .Q(y_fu_74_reg[7]),
        .R(push_1));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_20 ),
        .Q(y_fu_74_reg[8]),
        .R(push_1));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \y_fu_74_reg[8]_i_1 
       (.CI(\y_fu_74_reg[0]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\y_fu_74_reg[8]_i_1_n_5 ,\y_fu_74_reg[8]_i_1_n_6 ,\y_fu_74_reg[8]_i_1_n_7 ,\y_fu_74_reg[8]_i_1_n_8 ,\y_fu_74_reg[8]_i_1_n_9 ,\y_fu_74_reg[8]_i_1_n_10 ,\y_fu_74_reg[8]_i_1_n_11 ,\y_fu_74_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\y_fu_74_reg[8]_i_1_n_13 ,\y_fu_74_reg[8]_i_1_n_14 ,\y_fu_74_reg[8]_i_1_n_15 ,\y_fu_74_reg[8]_i_1_n_16 ,\y_fu_74_reg[8]_i_1_n_17 ,\y_fu_74_reg[8]_i_1_n_18 ,\y_fu_74_reg[8]_i_1_n_19 ,\y_fu_74_reg[8]_i_1_n_20 }),
        .S(y_fu_74_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_74_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\y_fu_74_reg[8]_i_1_n_19 ),
        .Q(y_fu_74_reg[9]),
        .R(push_1));
  FDRE \zext_ln274_reg_531_reg[0] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [0]),
        .Q(zext_ln274_reg_531[0]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[10] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [10]),
        .Q(zext_ln274_reg_531[10]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[11] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [11]),
        .Q(zext_ln274_reg_531[11]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[12] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [12]),
        .Q(zext_ln274_reg_531[12]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[13] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [13]),
        .Q(zext_ln274_reg_531[13]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[14] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [14]),
        .Q(zext_ln274_reg_531[14]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[15] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [15]),
        .Q(zext_ln274_reg_531[15]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[1] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [1]),
        .Q(zext_ln274_reg_531[1]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[2] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [2]),
        .Q(zext_ln274_reg_531[2]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[3] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [3]),
        .Q(zext_ln274_reg_531[3]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[4] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [4]),
        .Q(zext_ln274_reg_531[4]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[5] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [5]),
        .Q(zext_ln274_reg_531[5]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[6] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [6]),
        .Q(zext_ln274_reg_531[6]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[7] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [7]),
        .Q(zext_ln274_reg_531[7]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[8] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [8]),
        .Q(zext_ln274_reg_531[8]),
        .R(1'b0));
  FDRE \zext_ln274_reg_531_reg[9] 
       (.C(ap_clk),
        .CE(push_1),
        .D(\zext_ln274_reg_531_reg[15]_0 [9]),
        .Q(zext_ln274_reg_531[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
   (DOUTBDOUT,
    ap_rst_n_0,
    ap_done_cache,
    D,
    ap_loop_exit_ready_pp0_iter8_reg,
    \p_load67_reg_3898_reg[7]_0 ,
    \p_load69_reg_3893_reg[7]_0 ,
    \p_load71_reg_3888_reg[7]_0 ,
    \p_load73_reg_3883_reg[7]_0 ,
    \p_load_reg_3983_reg[7]_0 ,
    \p_load51_reg_3978_reg[7]_0 ,
    \p_load52_reg_3972_reg[7]_0 ,
    \p_load53_reg_3967_reg[7]_0 ,
    \p_load54_reg_3962_reg[7]_0 ,
    \p_load55_reg_3956_reg[7]_0 ,
    \p_load56_reg_3951_reg[7]_0 ,
    \p_load57_reg_3946_reg[7]_0 ,
    \p_load58_reg_3940_reg[7]_0 ,
    \p_load59_reg_3935_reg[7]_0 ,
    \p_load60_reg_3930_reg[7]_0 ,
    \p_load61_reg_3924_reg[7]_0 ,
    \p_load62_reg_3919_reg[7]_0 ,
    \p_load63_reg_3914_reg[7]_0 ,
    \p_load64_reg_3908_reg[7]_0 ,
    ap_block_pp0_stage0_11001,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg,
    pop__0,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14 ,
    \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_15 ,
    push,
    \ap_CS_fsm_reg[2] ,
    E,
    \select_ln510_reg_4223_reg[7]_0 ,
    ap_clk,
    DINADIN,
    ram_reg_bram_0,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
    ap_done_cache_reg,
    ap_rst_n,
    Q,
    \empty_135_fu_268_reg[7]_0 ,
    \empty_136_fu_272_reg[7]_0 ,
    \empty_127_fu_236_reg[7]_0 ,
    \empty_140_fu_288_reg[7]_0 ,
    \empty_141_fu_292_reg[7]_0 ,
    \empty_142_fu_296_reg[7]_0 ,
    \empty_129_fu_244_reg[7]_0 ,
    \empty_143_fu_300_reg[7]_0 ,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    \empty_144_fu_304_reg[7]_0 ,
    \empty_145_fu_308_reg[7]_0 ,
    \empty_130_fu_248_reg[7]_0 ,
    \empty_137_fu_276_reg[7]_0 ,
    \empty_138_fu_280_reg[7]_0 ,
    \empty_131_fu_252_reg[7]_0 ,
    \empty_132_fu_256_reg[7]_0 ,
    \empty_133_fu_260_reg[7]_0 ,
    \empty_126_fu_232_reg[7]_0 ,
    \empty_139_fu_284_reg[7]_0 ,
    \empty_128_fu_240_reg[7]_0 ,
    \icmp_ln328_reg_3820_reg[0]_i_3 ,
    \icmp_ln318_reg_3816_reg[0]_0 ,
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 ,
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 ,
    imgG_full_n,
    imgBayer_empty_n,
    ram_reg_bram_0_8,
    out_y_reg_671,
    ram_reg_bram_0_9,
    \ap_CS_fsm_reg[1] ,
    cmp689_reg_681,
    clear);
  output [7:0]DOUTBDOUT;
  output ap_rst_n_0;
  output ap_done_cache;
  output [7:0]D;
  output ap_loop_exit_ready_pp0_iter8_reg;
  output [7:0]\p_load67_reg_3898_reg[7]_0 ;
  output [7:0]\p_load69_reg_3893_reg[7]_0 ;
  output [7:0]\p_load71_reg_3888_reg[7]_0 ;
  output [7:0]\p_load73_reg_3883_reg[7]_0 ;
  output [7:0]\p_load_reg_3983_reg[7]_0 ;
  output [7:0]\p_load51_reg_3978_reg[7]_0 ;
  output [7:0]\p_load52_reg_3972_reg[7]_0 ;
  output [7:0]\p_load53_reg_3967_reg[7]_0 ;
  output [7:0]\p_load54_reg_3962_reg[7]_0 ;
  output [7:0]\p_load55_reg_3956_reg[7]_0 ;
  output [7:0]\p_load56_reg_3951_reg[7]_0 ;
  output [7:0]\p_load57_reg_3946_reg[7]_0 ;
  output [7:0]\p_load58_reg_3940_reg[7]_0 ;
  output [7:0]\p_load59_reg_3935_reg[7]_0 ;
  output [7:0]\p_load60_reg_3930_reg[7]_0 ;
  output [7:0]\p_load61_reg_3924_reg[7]_0 ;
  output [7:0]\p_load62_reg_3919_reg[7]_0 ;
  output [7:0]\p_load63_reg_3914_reg[7]_0 ;
  output [7:0]\p_load64_reg_3908_reg[7]_0 ;
  output ap_block_pp0_stage0_11001;
  output grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg;
  output pop__0;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14 ;
  output \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_15 ;
  output push;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [0:0]E;
  output [7:0]\select_ln510_reg_4223_reg[7]_0 ;
  input ap_clk;
  input [7:0]DINADIN;
  input [7:0]ram_reg_bram_0;
  input grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  input ap_done_cache_reg;
  input ap_rst_n;
  input [7:0]Q;
  input [7:0]\empty_135_fu_268_reg[7]_0 ;
  input [7:0]\empty_136_fu_272_reg[7]_0 ;
  input [7:0]\empty_127_fu_236_reg[7]_0 ;
  input [7:0]\empty_140_fu_288_reg[7]_0 ;
  input [7:0]\empty_141_fu_292_reg[7]_0 ;
  input [7:0]\empty_142_fu_296_reg[7]_0 ;
  input [7:0]\empty_129_fu_244_reg[7]_0 ;
  input [7:0]\empty_143_fu_300_reg[7]_0 ;
  input ram_reg_bram_0_0;
  input ram_reg_bram_0_1;
  input ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input [7:0]\empty_144_fu_304_reg[7]_0 ;
  input [7:0]\empty_145_fu_308_reg[7]_0 ;
  input [7:0]\empty_130_fu_248_reg[7]_0 ;
  input [7:0]\empty_137_fu_276_reg[7]_0 ;
  input [7:0]\empty_138_fu_280_reg[7]_0 ;
  input [7:0]\empty_131_fu_252_reg[7]_0 ;
  input [7:0]\empty_132_fu_256_reg[7]_0 ;
  input [7:0]\empty_133_fu_260_reg[7]_0 ;
  input [7:0]\empty_126_fu_232_reg[7]_0 ;
  input [7:0]\empty_139_fu_284_reg[7]_0 ;
  input [7:0]\empty_128_fu_240_reg[7]_0 ;
  input [15:0]\icmp_ln328_reg_3820_reg[0]_i_3 ;
  input [16:0]\icmp_ln318_reg_3816_reg[0]_0 ;
  input [14:0]\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 ;
  input [0:0]\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 ;
  input imgG_full_n;
  input imgBayer_empty_n;
  input ram_reg_bram_0_8;
  input [0:0]out_y_reg_671;
  input ram_reg_bram_0_9;
  input [1:0]\ap_CS_fsm_reg[1] ;
  input cmp689_reg_681;
  input clear;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire DIV1_TABLE_U_n_39;
  wire DIV1_TABLE_U_n_40;
  wire DIV1_TABLE_U_n_41;
  wire DIV1_TABLE_U_n_42;
  wire DIV1_TABLE_U_n_43;
  wire DIV1_TABLE_U_n_44;
  wire DIV1_TABLE_U_n_45;
  wire DIV1_TABLE_U_n_46;
  wire DIV1_TABLE_U_n_47;
  wire DIV1_TABLE_U_n_48;
  wire DIV1_TABLE_U_n_57;
  wire DIV1_TABLE_U_n_58;
  wire DIV1_TABLE_U_n_59;
  wire DIV1_TABLE_U_n_60;
  wire DIV1_TABLE_U_n_61;
  wire DIV1_TABLE_U_n_62;
  wire DIV1_TABLE_U_n_63;
  wire DIV1_TABLE_U_n_64;
  wire DIV1_TABLE_U_n_65;
  wire DIV1_TABLE_U_n_66;
  wire DIV1_TABLE_U_n_67;
  wire DIV1_TABLE_U_n_68;
  wire DIV1_TABLE_U_n_69;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire [9:0]K_10_fu_1746_p2;
  wire [9:0]K_11_fu_1774_p2;
  wire [9:0]K_1_fu_1470_p2;
  wire [8:0]K_2_fu_1502_p2;
  wire [9:0]K_3_fu_1530_p2;
  wire [8:0]K_4_fu_1562_p2;
  wire [9:0]K_5_fu_1598_p2;
  wire [9:0]K_6_fu_1622_p2;
  wire [9:0]K_7_fu_1654_p2;
  wire [9:0]K_8_fu_1686_p2;
  wire [9:0]K_9_fu_1714_p2;
  wire [9:0]K_fu_1434_p2;
  wire [7:0]Q;
  wire [7:0]SD_1_reg_4133;
  wire \SD_1_reg_4133[0]_i_3_n_5 ;
  wire \SD_1_reg_4133[1]_i_10_n_5 ;
  wire \SD_1_reg_4133[1]_i_2_n_5 ;
  wire \SD_1_reg_4133[1]_i_6_n_5 ;
  wire \SD_1_reg_4133[1]_i_7_n_5 ;
  wire \SD_1_reg_4133[1]_i_9_n_5 ;
  wire \SD_1_reg_4133[3]_i_10_n_5 ;
  wire \SD_1_reg_4133[3]_i_11_n_5 ;
  wire \SD_1_reg_4133[3]_i_4_n_5 ;
  wire \SD_1_reg_4133[3]_i_7_n_5 ;
  wire \SD_1_reg_4133[3]_i_8_n_5 ;
  wire \SD_1_reg_4133[3]_i_9_n_5 ;
  wire \SD_1_reg_4133[5]_i_10_n_5 ;
  wire \SD_1_reg_4133[5]_i_11_n_5 ;
  wire \SD_1_reg_4133[5]_i_4_n_5 ;
  wire \SD_1_reg_4133[5]_i_7_n_5 ;
  wire \SD_1_reg_4133[5]_i_8_n_5 ;
  wire \SD_1_reg_4133[5]_i_9_n_5 ;
  wire \SD_1_reg_4133[7]_i_10_n_5 ;
  wire \SD_1_reg_4133[7]_i_11_n_5 ;
  wire \SD_1_reg_4133[7]_i_12_n_5 ;
  wire \SD_1_reg_4133[7]_i_4_n_5 ;
  wire \SD_1_reg_4133[7]_i_5_n_5 ;
  wire \SD_1_reg_4133[7]_i_6_n_5 ;
  wire \SD_1_reg_4133[7]_i_7_n_5 ;
  wire \SD_1_reg_4133[7]_i_8_n_5 ;
  wire \SD_1_reg_4133[7]_i_9_n_5 ;
  wire [7:0]SD_reg_4128;
  wire \SD_reg_4128[0]_i_3_n_5 ;
  wire \SD_reg_4128[1]_i_10_n_5 ;
  wire \SD_reg_4128[1]_i_2_n_5 ;
  wire \SD_reg_4128[1]_i_6_n_5 ;
  wire \SD_reg_4128[1]_i_7_n_5 ;
  wire \SD_reg_4128[1]_i_9_n_5 ;
  wire \SD_reg_4128[3]_i_10_n_5 ;
  wire \SD_reg_4128[3]_i_11_n_5 ;
  wire \SD_reg_4128[3]_i_4_n_5 ;
  wire \SD_reg_4128[3]_i_7_n_5 ;
  wire \SD_reg_4128[3]_i_8_n_5 ;
  wire \SD_reg_4128[3]_i_9_n_5 ;
  wire \SD_reg_4128[5]_i_10_n_5 ;
  wire \SD_reg_4128[5]_i_11_n_5 ;
  wire \SD_reg_4128[5]_i_4_n_5 ;
  wire \SD_reg_4128[5]_i_7_n_5 ;
  wire \SD_reg_4128[5]_i_8_n_5 ;
  wire \SD_reg_4128[5]_i_9_n_5 ;
  wire \SD_reg_4128[7]_i_10_n_5 ;
  wire \SD_reg_4128[7]_i_11_n_5 ;
  wire \SD_reg_4128[7]_i_12_n_5 ;
  wire \SD_reg_4128[7]_i_4_n_5 ;
  wire \SD_reg_4128[7]_i_5_n_5 ;
  wire \SD_reg_4128[7]_i_6_n_5 ;
  wire \SD_reg_4128[7]_i_7_n_5 ;
  wire \SD_reg_4128[7]_i_8_n_5 ;
  wire \SD_reg_4128[7]_i_9_n_5 ;
  wire [10:0]add_ln476_1_fu_2182_p2;
  wire [10:0]add_ln476_1_reg_4123;
  wire \add_ln476_1_reg_4123[10]_i_11_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_12_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_13_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_14_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_16_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_17_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_18_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_20_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_21_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_22_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_23_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_24_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_25_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_26_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_27_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_28_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_29_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_30_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_31_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_32_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_33_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_34_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_35_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_36_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_37_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_38_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_39_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_40_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_41_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_42_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_43_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_4_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_5_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_7_n_5 ;
  wire \add_ln476_1_reg_4123[10]_i_9_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_10_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_11_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_12_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_13_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_14_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_15_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_16_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_17_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_18_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_19_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_20_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_21_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_22_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_23_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_24_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_25_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_26_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_27_n_5 ;
  wire \add_ln476_1_reg_4123[7]_i_28_n_5 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_10_n_10 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_10_n_11 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_10_n_12 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_10_n_5 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_10_n_6 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_10_n_7 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_10_n_8 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_10_n_9 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_15_n_11 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_19_n_10 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_19_n_11 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_19_n_12 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_19_n_5 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_19_n_6 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_19_n_7 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_19_n_8 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_19_n_9 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_1_n_12 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_6_n_11 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_6_n_12 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_8_n_11 ;
  wire \add_ln476_1_reg_4123_reg[10]_i_8_n_12 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_1_n_10 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_1_n_11 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_1_n_12 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_1_n_5 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_1_n_6 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_1_n_7 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_1_n_8 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_1_n_9 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_9_n_10 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_9_n_11 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_9_n_12 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_9_n_5 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_9_n_6 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_9_n_7 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_9_n_8 ;
  wire \add_ln476_1_reg_4123_reg[7]_i_9_n_9 ;
  wire [10:0]add_ln476_fu_2176_p2;
  wire [10:0]add_ln476_reg_4118;
  wire \add_ln476_reg_4118[10]_i_11_n_5 ;
  wire \add_ln476_reg_4118[10]_i_12_n_5 ;
  wire \add_ln476_reg_4118[10]_i_13_n_5 ;
  wire \add_ln476_reg_4118[10]_i_14_n_5 ;
  wire \add_ln476_reg_4118[10]_i_16_n_5 ;
  wire \add_ln476_reg_4118[10]_i_17_n_5 ;
  wire \add_ln476_reg_4118[10]_i_18_n_5 ;
  wire \add_ln476_reg_4118[10]_i_20_n_5 ;
  wire \add_ln476_reg_4118[10]_i_21_n_5 ;
  wire \add_ln476_reg_4118[10]_i_22_n_5 ;
  wire \add_ln476_reg_4118[10]_i_23_n_5 ;
  wire \add_ln476_reg_4118[10]_i_24_n_5 ;
  wire \add_ln476_reg_4118[10]_i_25_n_5 ;
  wire \add_ln476_reg_4118[10]_i_26_n_5 ;
  wire \add_ln476_reg_4118[10]_i_27_n_5 ;
  wire \add_ln476_reg_4118[10]_i_28_n_5 ;
  wire \add_ln476_reg_4118[10]_i_29_n_5 ;
  wire \add_ln476_reg_4118[10]_i_30_n_5 ;
  wire \add_ln476_reg_4118[10]_i_31_n_5 ;
  wire \add_ln476_reg_4118[10]_i_32_n_5 ;
  wire \add_ln476_reg_4118[10]_i_33_n_5 ;
  wire \add_ln476_reg_4118[10]_i_34_n_5 ;
  wire \add_ln476_reg_4118[10]_i_35_n_5 ;
  wire \add_ln476_reg_4118[10]_i_36_n_5 ;
  wire \add_ln476_reg_4118[10]_i_37_n_5 ;
  wire \add_ln476_reg_4118[10]_i_38_n_5 ;
  wire \add_ln476_reg_4118[10]_i_39_n_5 ;
  wire \add_ln476_reg_4118[10]_i_40_n_5 ;
  wire \add_ln476_reg_4118[10]_i_41_n_5 ;
  wire \add_ln476_reg_4118[10]_i_42_n_5 ;
  wire \add_ln476_reg_4118[10]_i_43_n_5 ;
  wire \add_ln476_reg_4118[10]_i_44_n_5 ;
  wire \add_ln476_reg_4118[10]_i_45_n_5 ;
  wire \add_ln476_reg_4118[10]_i_46_n_5 ;
  wire \add_ln476_reg_4118[10]_i_4_n_5 ;
  wire \add_ln476_reg_4118[10]_i_5_n_5 ;
  wire \add_ln476_reg_4118[10]_i_7_n_5 ;
  wire \add_ln476_reg_4118[10]_i_9_n_5 ;
  wire \add_ln476_reg_4118[7]_i_10_n_5 ;
  wire \add_ln476_reg_4118[7]_i_11_n_5 ;
  wire \add_ln476_reg_4118[7]_i_12_n_5 ;
  wire \add_ln476_reg_4118[7]_i_13_n_5 ;
  wire \add_ln476_reg_4118[7]_i_14_n_5 ;
  wire \add_ln476_reg_4118[7]_i_15_n_5 ;
  wire \add_ln476_reg_4118[7]_i_16_n_5 ;
  wire \add_ln476_reg_4118[7]_i_17_n_5 ;
  wire \add_ln476_reg_4118[7]_i_18_n_5 ;
  wire \add_ln476_reg_4118[7]_i_19_n_5 ;
  wire \add_ln476_reg_4118[7]_i_20_n_5 ;
  wire \add_ln476_reg_4118[7]_i_21_n_5 ;
  wire \add_ln476_reg_4118[7]_i_22_n_5 ;
  wire \add_ln476_reg_4118[7]_i_23_n_5 ;
  wire \add_ln476_reg_4118[7]_i_24_n_5 ;
  wire \add_ln476_reg_4118[7]_i_25_n_5 ;
  wire \add_ln476_reg_4118[7]_i_26_n_5 ;
  wire \add_ln476_reg_4118[7]_i_27_n_5 ;
  wire \add_ln476_reg_4118[7]_i_28_n_5 ;
  wire \add_ln476_reg_4118[7]_i_31_n_5 ;
  wire \add_ln476_reg_4118[7]_i_32_n_5 ;
  wire \add_ln476_reg_4118[7]_i_35_n_5 ;
  wire \add_ln476_reg_4118[7]_i_36_n_5 ;
  wire \add_ln476_reg_4118[7]_i_37_n_5 ;
  wire \add_ln476_reg_4118_reg[10]_i_10_n_10 ;
  wire \add_ln476_reg_4118_reg[10]_i_10_n_11 ;
  wire \add_ln476_reg_4118_reg[10]_i_10_n_12 ;
  wire \add_ln476_reg_4118_reg[10]_i_10_n_5 ;
  wire \add_ln476_reg_4118_reg[10]_i_10_n_6 ;
  wire \add_ln476_reg_4118_reg[10]_i_10_n_7 ;
  wire \add_ln476_reg_4118_reg[10]_i_10_n_8 ;
  wire \add_ln476_reg_4118_reg[10]_i_10_n_9 ;
  wire \add_ln476_reg_4118_reg[10]_i_15_n_11 ;
  wire \add_ln476_reg_4118_reg[10]_i_19_n_10 ;
  wire \add_ln476_reg_4118_reg[10]_i_19_n_11 ;
  wire \add_ln476_reg_4118_reg[10]_i_19_n_12 ;
  wire \add_ln476_reg_4118_reg[10]_i_19_n_5 ;
  wire \add_ln476_reg_4118_reg[10]_i_19_n_6 ;
  wire \add_ln476_reg_4118_reg[10]_i_19_n_7 ;
  wire \add_ln476_reg_4118_reg[10]_i_19_n_8 ;
  wire \add_ln476_reg_4118_reg[10]_i_19_n_9 ;
  wire \add_ln476_reg_4118_reg[10]_i_1_n_12 ;
  wire \add_ln476_reg_4118_reg[10]_i_6_n_11 ;
  wire \add_ln476_reg_4118_reg[10]_i_6_n_12 ;
  wire \add_ln476_reg_4118_reg[10]_i_8_n_11 ;
  wire \add_ln476_reg_4118_reg[10]_i_8_n_12 ;
  wire \add_ln476_reg_4118_reg[7]_i_1_n_10 ;
  wire \add_ln476_reg_4118_reg[7]_i_1_n_11 ;
  wire \add_ln476_reg_4118_reg[7]_i_1_n_12 ;
  wire \add_ln476_reg_4118_reg[7]_i_1_n_5 ;
  wire \add_ln476_reg_4118_reg[7]_i_1_n_6 ;
  wire \add_ln476_reg_4118_reg[7]_i_1_n_7 ;
  wire \add_ln476_reg_4118_reg[7]_i_1_n_8 ;
  wire \add_ln476_reg_4118_reg[7]_i_1_n_9 ;
  wire \add_ln476_reg_4118_reg[7]_i_9_n_10 ;
  wire \add_ln476_reg_4118_reg[7]_i_9_n_11 ;
  wire \add_ln476_reg_4118_reg[7]_i_9_n_12 ;
  wire \add_ln476_reg_4118_reg[7]_i_9_n_5 ;
  wire \add_ln476_reg_4118_reg[7]_i_9_n_6 ;
  wire \add_ln476_reg_4118_reg[7]_i_9_n_7 ;
  wire \add_ln476_reg_4118_reg[7]_i_9_n_8 ;
  wire \add_ln476_reg_4118_reg[7]_i_9_n_9 ;
  wire [8:1]add_ln483_fu_2260_p2;
  wire [8:1]add_ln484_fu_2348_p2;
  wire [1:0]\ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5;
  wire ap_loop_exit_ready_pp0_iter8_reg;
  wire ap_loop_init;
  wire [7:0]ap_phi_reg_pp0_iter2_empty_148_reg_797;
  wire \ap_phi_reg_pp0_iter2_empty_148_reg_797[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_148_reg_797[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_148_reg_797[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_148_reg_797[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_148_reg_797[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_148_reg_797[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_148_reg_797[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter2_empty_148_reg_797[7]_i_1_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter2_empty_155_reg_815;
  wire [7:0]ap_phi_reg_pp0_iter2_empty_163_reg_833;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [11:0]ave_1_fu_1858_p2;
  wire [10:0]ave_1_reg_4050;
  wire \ave_1_reg_4050[1]_i_10_n_5 ;
  wire \ave_1_reg_4050[1]_i_11_n_5 ;
  wire \ave_1_reg_4050[1]_i_12_n_5 ;
  wire \ave_1_reg_4050[1]_i_13_n_5 ;
  wire \ave_1_reg_4050[1]_i_14_n_5 ;
  wire \ave_1_reg_4050[1]_i_15_n_5 ;
  wire \ave_1_reg_4050[1]_i_16_n_5 ;
  wire \ave_1_reg_4050[1]_i_17_n_5 ;
  wire \ave_1_reg_4050[1]_i_18_n_5 ;
  wire \ave_1_reg_4050[1]_i_3_n_5 ;
  wire \ave_1_reg_4050[1]_i_4_n_5 ;
  wire \ave_1_reg_4050[1]_i_5_n_5 ;
  wire \ave_1_reg_4050[1]_i_6_n_5 ;
  wire \ave_1_reg_4050[1]_i_7_n_5 ;
  wire \ave_1_reg_4050[1]_i_8_n_5 ;
  wire \ave_1_reg_4050[1]_i_9_n_5 ;
  wire [11:0]ave_1_reg_4050_pp0_iter3_reg;
  wire [11:0]ave_1_reg_4050_pp0_iter4_reg;
  wire \ave_1_reg_4050_reg[1]_i_1_n_10 ;
  wire \ave_1_reg_4050_reg[1]_i_1_n_11 ;
  wire \ave_1_reg_4050_reg[1]_i_1_n_12 ;
  wire \ave_1_reg_4050_reg[1]_i_1_n_5 ;
  wire \ave_1_reg_4050_reg[1]_i_1_n_6 ;
  wire \ave_1_reg_4050_reg[1]_i_1_n_7 ;
  wire \ave_1_reg_4050_reg[1]_i_1_n_8 ;
  wire \ave_1_reg_4050_reg[1]_i_1_n_9 ;
  wire \ave_1_reg_4050_reg[1]_i_2_n_10 ;
  wire \ave_1_reg_4050_reg[1]_i_2_n_11 ;
  wire \ave_1_reg_4050_reg[1]_i_2_n_12 ;
  wire \ave_1_reg_4050_reg[1]_i_2_n_5 ;
  wire \ave_1_reg_4050_reg[1]_i_2_n_6 ;
  wire \ave_1_reg_4050_reg[1]_i_2_n_7 ;
  wire \ave_1_reg_4050_reg[1]_i_2_n_8 ;
  wire \ave_1_reg_4050_reg[1]_i_2_n_9 ;
  wire [11:0]ave_2_fu_1882_p2;
  wire [10:0]ave_2_reg_4066;
  wire \ave_2_reg_4066[1]_i_10_n_5 ;
  wire \ave_2_reg_4066[1]_i_11_n_5 ;
  wire \ave_2_reg_4066[1]_i_12_n_5 ;
  wire \ave_2_reg_4066[1]_i_13_n_5 ;
  wire \ave_2_reg_4066[1]_i_14_n_5 ;
  wire \ave_2_reg_4066[1]_i_15_n_5 ;
  wire \ave_2_reg_4066[1]_i_16_n_5 ;
  wire \ave_2_reg_4066[1]_i_17_n_5 ;
  wire \ave_2_reg_4066[1]_i_18_n_5 ;
  wire \ave_2_reg_4066[1]_i_20_n_5 ;
  wire \ave_2_reg_4066[1]_i_21_n_5 ;
  wire \ave_2_reg_4066[1]_i_22_n_5 ;
  wire \ave_2_reg_4066[1]_i_23_n_5 ;
  wire \ave_2_reg_4066[1]_i_24_n_5 ;
  wire \ave_2_reg_4066[1]_i_25_n_5 ;
  wire \ave_2_reg_4066[1]_i_26_n_5 ;
  wire \ave_2_reg_4066[1]_i_27_n_5 ;
  wire \ave_2_reg_4066[1]_i_3_n_5 ;
  wire \ave_2_reg_4066[1]_i_4_n_5 ;
  wire \ave_2_reg_4066[1]_i_5_n_5 ;
  wire \ave_2_reg_4066[1]_i_6_n_5 ;
  wire \ave_2_reg_4066[1]_i_7_n_5 ;
  wire \ave_2_reg_4066[1]_i_8_n_5 ;
  wire \ave_2_reg_4066[1]_i_9_n_5 ;
  wire [11:0]ave_2_reg_4066_pp0_iter3_reg;
  wire [11:0]ave_2_reg_4066_pp0_iter4_reg;
  wire \ave_2_reg_4066_reg[1]_i_19_n_10 ;
  wire \ave_2_reg_4066_reg[1]_i_19_n_11 ;
  wire \ave_2_reg_4066_reg[1]_i_19_n_12 ;
  wire \ave_2_reg_4066_reg[1]_i_19_n_5 ;
  wire \ave_2_reg_4066_reg[1]_i_19_n_6 ;
  wire \ave_2_reg_4066_reg[1]_i_19_n_7 ;
  wire \ave_2_reg_4066_reg[1]_i_19_n_8 ;
  wire \ave_2_reg_4066_reg[1]_i_19_n_9 ;
  wire \ave_2_reg_4066_reg[1]_i_1_n_10 ;
  wire \ave_2_reg_4066_reg[1]_i_1_n_11 ;
  wire \ave_2_reg_4066_reg[1]_i_1_n_12 ;
  wire \ave_2_reg_4066_reg[1]_i_1_n_5 ;
  wire \ave_2_reg_4066_reg[1]_i_1_n_6 ;
  wire \ave_2_reg_4066_reg[1]_i_1_n_7 ;
  wire \ave_2_reg_4066_reg[1]_i_1_n_8 ;
  wire \ave_2_reg_4066_reg[1]_i_1_n_9 ;
  wire \ave_2_reg_4066_reg[1]_i_2_n_10 ;
  wire \ave_2_reg_4066_reg[1]_i_2_n_11 ;
  wire \ave_2_reg_4066_reg[1]_i_2_n_12 ;
  wire \ave_2_reg_4066_reg[1]_i_2_n_5 ;
  wire \ave_2_reg_4066_reg[1]_i_2_n_6 ;
  wire \ave_2_reg_4066_reg[1]_i_2_n_7 ;
  wire \ave_2_reg_4066_reg[1]_i_2_n_8 ;
  wire \ave_2_reg_4066_reg[1]_i_2_n_9 ;
  wire [11:0]ave_3_fu_1916_p2;
  wire [11:0]ave_3_reg_4082;
  wire \ave_3_reg_4082[1]_i_10_n_5 ;
  wire \ave_3_reg_4082[1]_i_11_n_5 ;
  wire \ave_3_reg_4082[1]_i_12_n_5 ;
  wire \ave_3_reg_4082[1]_i_13_n_5 ;
  wire \ave_3_reg_4082[1]_i_14_n_5 ;
  wire \ave_3_reg_4082[1]_i_15_n_5 ;
  wire \ave_3_reg_4082[1]_i_16_n_5 ;
  wire \ave_3_reg_4082[1]_i_17_n_5 ;
  wire \ave_3_reg_4082[1]_i_18_n_5 ;
  wire \ave_3_reg_4082[1]_i_20_n_5 ;
  wire \ave_3_reg_4082[1]_i_21_n_5 ;
  wire \ave_3_reg_4082[1]_i_22_n_5 ;
  wire \ave_3_reg_4082[1]_i_23_n_5 ;
  wire \ave_3_reg_4082[1]_i_24_n_5 ;
  wire \ave_3_reg_4082[1]_i_25_n_5 ;
  wire \ave_3_reg_4082[1]_i_26_n_5 ;
  wire \ave_3_reg_4082[1]_i_27_n_5 ;
  wire \ave_3_reg_4082[1]_i_3_n_5 ;
  wire \ave_3_reg_4082[1]_i_4_n_5 ;
  wire \ave_3_reg_4082[1]_i_5_n_5 ;
  wire \ave_3_reg_4082[1]_i_6_n_5 ;
  wire \ave_3_reg_4082[1]_i_7_n_5 ;
  wire \ave_3_reg_4082[1]_i_8_n_5 ;
  wire \ave_3_reg_4082[1]_i_9_n_5 ;
  wire \ave_3_reg_4082[8]_i_10_n_5 ;
  wire \ave_3_reg_4082[8]_i_3_n_5 ;
  wire \ave_3_reg_4082[8]_i_4_n_5 ;
  wire \ave_3_reg_4082[8]_i_5_n_5 ;
  wire \ave_3_reg_4082[8]_i_6_n_5 ;
  wire \ave_3_reg_4082[8]_i_7_n_5 ;
  wire \ave_3_reg_4082[8]_i_9_n_5 ;
  wire [11:0]ave_3_reg_4082_pp0_iter3_reg;
  wire \ave_3_reg_4082_reg[1]_i_19_n_10 ;
  wire \ave_3_reg_4082_reg[1]_i_19_n_11 ;
  wire \ave_3_reg_4082_reg[1]_i_19_n_12 ;
  wire \ave_3_reg_4082_reg[1]_i_19_n_5 ;
  wire \ave_3_reg_4082_reg[1]_i_19_n_6 ;
  wire \ave_3_reg_4082_reg[1]_i_19_n_7 ;
  wire \ave_3_reg_4082_reg[1]_i_19_n_8 ;
  wire \ave_3_reg_4082_reg[1]_i_19_n_9 ;
  wire \ave_3_reg_4082_reg[1]_i_1_n_10 ;
  wire \ave_3_reg_4082_reg[1]_i_1_n_11 ;
  wire \ave_3_reg_4082_reg[1]_i_1_n_12 ;
  wire \ave_3_reg_4082_reg[1]_i_1_n_5 ;
  wire \ave_3_reg_4082_reg[1]_i_1_n_6 ;
  wire \ave_3_reg_4082_reg[1]_i_1_n_7 ;
  wire \ave_3_reg_4082_reg[1]_i_1_n_8 ;
  wire \ave_3_reg_4082_reg[1]_i_1_n_9 ;
  wire \ave_3_reg_4082_reg[1]_i_2_n_10 ;
  wire \ave_3_reg_4082_reg[1]_i_2_n_11 ;
  wire \ave_3_reg_4082_reg[1]_i_2_n_12 ;
  wire \ave_3_reg_4082_reg[1]_i_2_n_5 ;
  wire \ave_3_reg_4082_reg[1]_i_2_n_6 ;
  wire \ave_3_reg_4082_reg[1]_i_2_n_7 ;
  wire \ave_3_reg_4082_reg[1]_i_2_n_8 ;
  wire \ave_3_reg_4082_reg[1]_i_2_n_9 ;
  wire \ave_3_reg_4082_reg[8]_i_1_n_10 ;
  wire \ave_3_reg_4082_reg[8]_i_1_n_11 ;
  wire \ave_3_reg_4082_reg[8]_i_1_n_12 ;
  wire \ave_3_reg_4082_reg[8]_i_2_n_10 ;
  wire \ave_3_reg_4082_reg[8]_i_2_n_12 ;
  wire \ave_3_reg_4082_reg[8]_i_8_n_10 ;
  wire \ave_3_reg_4082_reg[8]_i_8_n_12 ;
  wire [11:0]ave_fu_1816_p2;
  wire [11:0]ave_reg_4023;
  wire \ave_reg_4023[11]_i_10_n_5 ;
  wire \ave_reg_4023[11]_i_3_n_5 ;
  wire \ave_reg_4023[11]_i_4_n_5 ;
  wire \ave_reg_4023[11]_i_5_n_5 ;
  wire \ave_reg_4023[11]_i_6_n_5 ;
  wire \ave_reg_4023[11]_i_7_n_5 ;
  wire \ave_reg_4023[11]_i_9_n_5 ;
  wire \ave_reg_4023[7]_i_10_n_5 ;
  wire \ave_reg_4023[7]_i_11_n_5 ;
  wire \ave_reg_4023[7]_i_12_n_5 ;
  wire \ave_reg_4023[7]_i_13_n_5 ;
  wire \ave_reg_4023[7]_i_14_n_5 ;
  wire \ave_reg_4023[7]_i_15_n_5 ;
  wire \ave_reg_4023[7]_i_16_n_5 ;
  wire \ave_reg_4023[7]_i_17_n_5 ;
  wire \ave_reg_4023[7]_i_18_n_5 ;
  wire \ave_reg_4023[7]_i_20_n_5 ;
  wire \ave_reg_4023[7]_i_21_n_5 ;
  wire \ave_reg_4023[7]_i_22_n_5 ;
  wire \ave_reg_4023[7]_i_23_n_5 ;
  wire \ave_reg_4023[7]_i_24_n_5 ;
  wire \ave_reg_4023[7]_i_25_n_5 ;
  wire \ave_reg_4023[7]_i_26_n_5 ;
  wire \ave_reg_4023[7]_i_27_n_5 ;
  wire \ave_reg_4023[7]_i_3_n_5 ;
  wire \ave_reg_4023[7]_i_4_n_5 ;
  wire \ave_reg_4023[7]_i_5_n_5 ;
  wire \ave_reg_4023[7]_i_6_n_5 ;
  wire \ave_reg_4023[7]_i_7_n_5 ;
  wire \ave_reg_4023[7]_i_8_n_5 ;
  wire \ave_reg_4023[7]_i_9_n_5 ;
  wire [11:0]ave_reg_4023_pp0_iter3_reg;
  wire \ave_reg_4023_reg[11]_i_1_n_10 ;
  wire \ave_reg_4023_reg[11]_i_1_n_11 ;
  wire \ave_reg_4023_reg[11]_i_1_n_12 ;
  wire \ave_reg_4023_reg[11]_i_2_n_10 ;
  wire \ave_reg_4023_reg[11]_i_2_n_12 ;
  wire \ave_reg_4023_reg[11]_i_8_n_10 ;
  wire \ave_reg_4023_reg[11]_i_8_n_12 ;
  wire \ave_reg_4023_reg[7]_i_19_n_10 ;
  wire \ave_reg_4023_reg[7]_i_19_n_11 ;
  wire \ave_reg_4023_reg[7]_i_19_n_12 ;
  wire \ave_reg_4023_reg[7]_i_19_n_5 ;
  wire \ave_reg_4023_reg[7]_i_19_n_6 ;
  wire \ave_reg_4023_reg[7]_i_19_n_7 ;
  wire \ave_reg_4023_reg[7]_i_19_n_8 ;
  wire \ave_reg_4023_reg[7]_i_19_n_9 ;
  wire \ave_reg_4023_reg[7]_i_1_n_10 ;
  wire \ave_reg_4023_reg[7]_i_1_n_11 ;
  wire \ave_reg_4023_reg[7]_i_1_n_12 ;
  wire \ave_reg_4023_reg[7]_i_1_n_5 ;
  wire \ave_reg_4023_reg[7]_i_1_n_6 ;
  wire \ave_reg_4023_reg[7]_i_1_n_7 ;
  wire \ave_reg_4023_reg[7]_i_1_n_8 ;
  wire \ave_reg_4023_reg[7]_i_1_n_9 ;
  wire \ave_reg_4023_reg[7]_i_2_n_10 ;
  wire \ave_reg_4023_reg[7]_i_2_n_11 ;
  wire \ave_reg_4023_reg[7]_i_2_n_12 ;
  wire \ave_reg_4023_reg[7]_i_2_n_5 ;
  wire \ave_reg_4023_reg[7]_i_2_n_6 ;
  wire \ave_reg_4023_reg[7]_i_2_n_7 ;
  wire \ave_reg_4023_reg[7]_i_2_n_8 ;
  wire \ave_reg_4023_reg[7]_i_2_n_9 ;
  wire clear;
  wire \cmp147_reg_3848_reg[0]_rep_n_5 ;
  wire \cmp147_reg_3848_reg_n_5_[0] ;
  wire cmp689_reg_681;
  wire [7:0]\empty_126_fu_232_reg[7]_0 ;
  wire \empty_126_fu_232_reg_n_5_[0] ;
  wire \empty_126_fu_232_reg_n_5_[1] ;
  wire \empty_126_fu_232_reg_n_5_[2] ;
  wire \empty_126_fu_232_reg_n_5_[3] ;
  wire \empty_126_fu_232_reg_n_5_[4] ;
  wire \empty_126_fu_232_reg_n_5_[5] ;
  wire \empty_126_fu_232_reg_n_5_[6] ;
  wire \empty_126_fu_232_reg_n_5_[7] ;
  wire [7:0]\empty_127_fu_236_reg[7]_0 ;
  wire [7:0]empty_128_fu_240;
  wire [7:0]\empty_128_fu_240_reg[7]_0 ;
  wire [7:0]\empty_129_fu_244_reg[7]_0 ;
  wire [7:0]empty_130_fu_248__0;
  wire [7:0]\empty_130_fu_248_reg[7]_0 ;
  wire [7:0]\empty_131_fu_252_reg[7]_0 ;
  wire \empty_131_fu_252_reg_n_5_[0] ;
  wire \empty_131_fu_252_reg_n_5_[1] ;
  wire \empty_131_fu_252_reg_n_5_[2] ;
  wire \empty_131_fu_252_reg_n_5_[3] ;
  wire \empty_131_fu_252_reg_n_5_[4] ;
  wire \empty_131_fu_252_reg_n_5_[5] ;
  wire \empty_131_fu_252_reg_n_5_[6] ;
  wire \empty_131_fu_252_reg_n_5_[7] ;
  wire [7:0]empty_132_fu_256;
  wire [7:0]\empty_132_fu_256_reg[7]_0 ;
  wire [7:0]empty_133_fu_260;
  wire [7:0]\empty_133_fu_260_reg[7]_0 ;
  wire [7:0]empty_134_fu_264;
  wire [7:0]empty_135_fu_268;
  wire [7:0]\empty_135_fu_268_reg[7]_0 ;
  wire [7:0]empty_136_fu_272;
  wire [7:0]\empty_136_fu_272_reg[7]_0 ;
  wire [7:0]empty_137_fu_276;
  wire [7:0]\empty_137_fu_276_reg[7]_0 ;
  wire [7:0]empty_138_fu_280;
  wire [7:0]\empty_138_fu_280_reg[7]_0 ;
  wire [7:0]empty_139_fu_284;
  wire [7:0]\empty_139_fu_284_reg[7]_0 ;
  wire [7:0]empty_140_fu_288;
  wire [7:0]\empty_140_fu_288_reg[7]_0 ;
  wire [7:0]empty_141_fu_292;
  wire [7:0]\empty_141_fu_292_reg[7]_0 ;
  wire [7:0]empty_142_fu_296;
  wire [7:0]\empty_142_fu_296_reg[7]_0 ;
  wire [7:0]empty_143_fu_300;
  wire [7:0]\empty_143_fu_300_reg[7]_0 ;
  wire [7:0]empty_144_fu_304;
  wire [7:0]\empty_144_fu_304_reg[7]_0 ;
  wire [7:0]empty_145_fu_308__0;
  wire [7:0]\empty_145_fu_308_reg[7]_0 ;
  wire empty_146_reg_651;
  wire \empty_146_reg_651[0]_i_1_n_5 ;
  wire \empty_146_reg_651[1]_i_1_n_5 ;
  wire \empty_146_reg_651[2]_i_1_n_5 ;
  wire \empty_146_reg_651[3]_i_1_n_5 ;
  wire \empty_146_reg_651[4]_i_1_n_5 ;
  wire \empty_146_reg_651[5]_i_1_n_5 ;
  wire \empty_146_reg_651[6]_i_1_n_5 ;
  wire \empty_146_reg_651[7]_i_1_n_5 ;
  wire [7:0]empty_147_reg_661;
  wire \empty_147_reg_661[0]_i_1_n_5 ;
  wire \empty_147_reg_661[1]_i_1_n_5 ;
  wire \empty_147_reg_661[2]_i_1_n_5 ;
  wire \empty_147_reg_661[3]_i_1_n_5 ;
  wire \empty_147_reg_661[4]_i_1_n_5 ;
  wire \empty_147_reg_661[5]_i_1_n_5 ;
  wire \empty_147_reg_661[6]_i_1_n_5 ;
  wire \empty_147_reg_661[7]_i_1_n_5 ;
  wire \empty_149_reg_671[0]_i_1_n_5 ;
  wire \empty_149_reg_671[1]_i_1_n_5 ;
  wire \empty_149_reg_671[2]_i_1_n_5 ;
  wire \empty_149_reg_671[3]_i_1_n_5 ;
  wire \empty_149_reg_671[4]_i_1_n_5 ;
  wire \empty_149_reg_671[5]_i_1_n_5 ;
  wire \empty_149_reg_671[6]_i_1_n_5 ;
  wire \empty_149_reg_671[7]_i_1_n_5 ;
  wire [7:0]empty_162_reg_777;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_147;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_149;
  wire flow_control_loop_pipe_sequential_init_U_n_153;
  wire flow_control_loop_pipe_sequential_init_U_n_154;
  wire flow_control_loop_pipe_sequential_init_U_n_155;
  wire flow_control_loop_pipe_sequential_init_U_n_156;
  wire flow_control_loop_pipe_sequential_init_U_n_157;
  wire flow_control_loop_pipe_sequential_init_U_n_158;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_161;
  wire flow_control_loop_pipe_sequential_init_U_n_162;
  wire flow_control_loop_pipe_sequential_init_U_n_163;
  wire flow_control_loop_pipe_sequential_init_U_n_164;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire g0_b0_i_10_n_5;
  wire g0_b0_i_11_n_5;
  wire g0_b0_i_12_n_5;
  wire g0_b0_i_13_n_5;
  wire g0_b0_i_14_n_5;
  wire g0_b0_i_15_n_5;
  wire g0_b0_i_16_n_5;
  wire g0_b0_i_1_n_10;
  wire g0_b0_i_1_n_11;
  wire g0_b0_i_1_n_12;
  wire g0_b0_i_1_n_13;
  wire g0_b0_i_1_n_14;
  wire g0_b0_i_1_n_15;
  wire g0_b0_i_1_n_16;
  wire g0_b0_i_1_n_17;
  wire g0_b0_i_1_n_18;
  wire g0_b0_i_1_n_19;
  wire g0_b0_i_1_n_20;
  wire g0_b0_i_1_n_5;
  wire g0_b0_i_1_n_6;
  wire g0_b0_i_1_n_7;
  wire g0_b0_i_1_n_8;
  wire g0_b0_i_1_n_9;
  wire g0_b0_i_7_n_5;
  wire g0_b0_i_8_n_5;
  wire g0_b0_i_9_n_5;
  wire [7:0]g_2_reg_719__0;
  wire \g_2_reg_719_pp0_iter6_reg_reg[0]_srl5_n_5 ;
  wire \g_2_reg_719_pp0_iter6_reg_reg[1]_srl5_n_5 ;
  wire \g_2_reg_719_pp0_iter6_reg_reg[2]_srl5_n_5 ;
  wire \g_2_reg_719_pp0_iter6_reg_reg[3]_srl5_n_5 ;
  wire \g_2_reg_719_pp0_iter6_reg_reg[4]_srl5_n_5 ;
  wire \g_2_reg_719_pp0_iter6_reg_reg[5]_srl5_n_5 ;
  wire \g_2_reg_719_pp0_iter6_reg_reg[6]_srl5_n_5 ;
  wire \g_2_reg_719_pp0_iter6_reg_reg[7]_srl5_n_5 ;
  wire [7:0]g_2_reg_719_pp0_iter7_reg;
  wire [7:0]g_2_reg_719_pp0_iter8_reg;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg;
  wire icmp_ln318_fu_954_p2;
  wire \icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6_n_5 ;
  wire icmp_ln318_reg_3816_pp0_iter7_reg;
  wire [16:0]\icmp_ln318_reg_3816_reg[0]_0 ;
  wire \icmp_ln318_reg_3816_reg_n_5_[0] ;
  wire icmp_ln328_fu_984_p2;
  wire icmp_ln328_reg_3820;
  wire [15:0]\icmp_ln328_reg_3820_reg[0]_i_3 ;
  wire icmp_ln439_fu_1006_p2;
  wire [14:0]\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 ;
  wire [0:0]\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 ;
  wire \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_3_n_5 ;
  wire \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_4_n_5 ;
  wire \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_n_5 ;
  wire icmp_ln439_reg_3872_pp0_iter7_reg;
  wire icmp_ln439_reg_3872_pp0_iter8_reg;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_15 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8 ;
  wire \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9 ;
  wire imgBayer_empty_n;
  wire imgG_full_n;
  wire linebuf_yuv_1_U_n_14;
  wire linebuf_yuv_1_U_n_15;
  wire linebuf_yuv_1_U_n_16;
  wire linebuf_yuv_1_U_n_17;
  wire linebuf_yuv_1_U_n_18;
  wire linebuf_yuv_1_U_n_19;
  wire linebuf_yuv_1_U_n_20;
  wire linebuf_yuv_1_U_n_21;
  wire linebuf_yuv_1_U_n_30;
  wire linebuf_yuv_1_U_n_31;
  wire linebuf_yuv_1_U_n_32;
  wire linebuf_yuv_1_U_n_33;
  wire linebuf_yuv_1_U_n_34;
  wire linebuf_yuv_1_U_n_35;
  wire linebuf_yuv_1_U_n_36;
  wire linebuf_yuv_1_U_n_37;
  wire linebuf_yuv_1_U_n_38;
  wire linebuf_yuv_1_U_n_39;
  wire linebuf_yuv_1_U_n_40;
  wire linebuf_yuv_1_U_n_41;
  wire linebuf_yuv_1_U_n_42;
  wire linebuf_yuv_1_U_n_43;
  wire linebuf_yuv_1_U_n_44;
  wire linebuf_yuv_1_U_n_45;
  wire linebuf_yuv_1_U_n_46;
  wire linebuf_yuv_1_U_n_47;
  wire linebuf_yuv_1_U_n_48;
  wire linebuf_yuv_1_U_n_49;
  wire linebuf_yuv_1_U_n_50;
  wire linebuf_yuv_1_U_n_51;
  wire linebuf_yuv_1_U_n_52;
  wire linebuf_yuv_1_U_n_53;
  wire linebuf_yuv_1_U_n_54;
  wire linebuf_yuv_1_U_n_55;
  wire linebuf_yuv_1_U_n_56;
  wire linebuf_yuv_1_U_n_57;
  wire linebuf_yuv_1_U_n_58;
  wire linebuf_yuv_1_U_n_59;
  wire linebuf_yuv_1_U_n_60;
  wire linebuf_yuv_1_U_n_61;
  wire [7:0]linebuf_yuv_1_q1;
  wire linebuf_yuv_1_we0_local;
  wire linebuf_yuv_2_U_n_13;
  wire linebuf_yuv_2_U_n_14;
  wire linebuf_yuv_2_U_n_15;
  wire linebuf_yuv_2_U_n_16;
  wire linebuf_yuv_2_U_n_17;
  wire linebuf_yuv_2_U_n_18;
  wire linebuf_yuv_2_U_n_19;
  wire linebuf_yuv_2_U_n_20;
  wire linebuf_yuv_2_U_n_29;
  wire linebuf_yuv_2_U_n_30;
  wire linebuf_yuv_2_U_n_31;
  wire linebuf_yuv_2_U_n_32;
  wire linebuf_yuv_2_U_n_33;
  wire linebuf_yuv_2_U_n_34;
  wire linebuf_yuv_2_U_n_35;
  wire linebuf_yuv_2_U_n_36;
  wire linebuf_yuv_2_U_n_37;
  wire linebuf_yuv_2_U_n_38;
  wire linebuf_yuv_2_U_n_39;
  wire linebuf_yuv_2_U_n_40;
  wire linebuf_yuv_2_U_n_41;
  wire linebuf_yuv_2_U_n_42;
  wire linebuf_yuv_2_U_n_43;
  wire linebuf_yuv_2_U_n_44;
  wire [7:0]linebuf_yuv_2_q1;
  wire linebuf_yuv_3_U_n_13;
  wire linebuf_yuv_3_U_n_14;
  wire linebuf_yuv_3_U_n_15;
  wire linebuf_yuv_3_U_n_16;
  wire linebuf_yuv_3_U_n_17;
  wire linebuf_yuv_3_U_n_18;
  wire linebuf_yuv_3_U_n_19;
  wire linebuf_yuv_3_U_n_20;
  wire linebuf_yuv_3_U_n_21;
  wire linebuf_yuv_3_U_n_22;
  wire linebuf_yuv_3_U_n_24;
  wire linebuf_yuv_3_U_n_25;
  wire linebuf_yuv_3_U_n_26;
  wire linebuf_yuv_3_U_n_27;
  wire linebuf_yuv_3_U_n_28;
  wire linebuf_yuv_3_U_n_29;
  wire linebuf_yuv_3_U_n_30;
  wire linebuf_yuv_3_U_n_31;
  wire linebuf_yuv_3_U_n_32;
  wire linebuf_yuv_3_U_n_33;
  wire linebuf_yuv_3_U_n_34;
  wire linebuf_yuv_3_U_n_35;
  wire linebuf_yuv_3_U_n_36;
  wire linebuf_yuv_3_U_n_37;
  wire linebuf_yuv_3_U_n_38;
  wire linebuf_yuv_3_U_n_39;
  wire linebuf_yuv_3_U_n_40;
  wire linebuf_yuv_3_U_n_41;
  wire linebuf_yuv_3_U_n_42;
  wire linebuf_yuv_3_U_n_43;
  wire linebuf_yuv_3_U_n_44;
  wire linebuf_yuv_3_U_n_45;
  wire linebuf_yuv_3_U_n_46;
  wire linebuf_yuv_3_U_n_47;
  wire linebuf_yuv_3_U_n_48;
  wire linebuf_yuv_3_U_n_49;
  wire linebuf_yuv_3_U_n_50;
  wire linebuf_yuv_3_U_n_51;
  wire linebuf_yuv_3_U_n_52;
  wire linebuf_yuv_3_U_n_53;
  wire linebuf_yuv_3_U_n_54;
  wire linebuf_yuv_3_U_n_55;
  wire [7:0]linebuf_yuv_3_q1;
  wire linebuf_yuv_U_n_13;
  wire linebuf_yuv_U_n_14;
  wire linebuf_yuv_U_n_15;
  wire linebuf_yuv_U_n_16;
  wire linebuf_yuv_U_n_17;
  wire linebuf_yuv_U_n_18;
  wire linebuf_yuv_U_n_19;
  wire linebuf_yuv_U_n_20;
  wire linebuf_yuv_U_n_21;
  wire linebuf_yuv_U_n_22;
  wire linebuf_yuv_U_n_23;
  wire linebuf_yuv_U_n_24;
  wire linebuf_yuv_U_n_25;
  wire linebuf_yuv_U_n_26;
  wire linebuf_yuv_U_n_27;
  wire linebuf_yuv_U_n_28;
  wire linebuf_yuv_U_n_29;
  wire linebuf_yuv_U_n_30;
  wire linebuf_yuv_U_n_31;
  wire linebuf_yuv_U_n_32;
  wire linebuf_yuv_U_n_33;
  wire linebuf_yuv_U_n_34;
  wire linebuf_yuv_U_n_35;
  wire linebuf_yuv_U_n_36;
  wire [11:0]linebuf_yuv_addr_reg_3824;
  wire [9:0]lshr_ln501_1_reg_4193_reg__0;
  wire lshr_ln501_1_reg_4193_reg_i_20_n_10;
  wire lshr_ln501_1_reg_4193_reg_i_20_n_12;
  wire lshr_ln501_1_reg_4193_reg_i_20_n_19;
  wire lshr_ln501_1_reg_4193_reg_i_20_n_20;
  wire lshr_ln501_1_reg_4193_reg_i_47_n_5;
  wire lshr_ln501_1_reg_4193_reg_n_103;
  wire lshr_ln501_1_reg_4193_reg_n_104;
  wire lshr_ln501_1_reg_4193_reg_n_105;
  wire lshr_ln501_1_reg_4193_reg_n_106;
  wire lshr_ln501_1_reg_4193_reg_n_107;
  wire lshr_ln501_1_reg_4193_reg_n_108;
  wire lshr_ln501_1_reg_4193_reg_n_109;
  wire lshr_ln501_1_reg_4193_reg_n_110;
  wire [9:0]lshr_ln501_2_reg_4198_reg__0;
  wire lshr_ln501_2_reg_4198_reg_n_103;
  wire lshr_ln501_2_reg_4198_reg_n_104;
  wire lshr_ln501_2_reg_4198_reg_n_105;
  wire lshr_ln501_2_reg_4198_reg_n_106;
  wire lshr_ln501_2_reg_4198_reg_n_107;
  wire lshr_ln501_2_reg_4198_reg_n_108;
  wire lshr_ln501_2_reg_4198_reg_n_109;
  wire lshr_ln501_2_reg_4198_reg_n_110;
  wire \mOutPtr[2]_i_6_n_5 ;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_10;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_11;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_12;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_13;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_14;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_15;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_16;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_17;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_18;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_19;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_20;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_21;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_22;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_23;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_24;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_25;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_26;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_27;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_5;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_6;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_7;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_8;
  wire mac_muladd_12s_10ns_22s_23_4_1_U62_n_9;
  wire [7:2]mean_fu_1970_p3;
  wire mul_12s_10ns_22_1_1_U59_n_10;
  wire mul_12s_10ns_22_1_1_U59_n_11;
  wire mul_12s_10ns_22_1_1_U59_n_12;
  wire mul_12s_10ns_22_1_1_U59_n_13;
  wire mul_12s_10ns_22_1_1_U59_n_14;
  wire mul_12s_10ns_22_1_1_U59_n_15;
  wire mul_12s_10ns_22_1_1_U59_n_16;
  wire mul_12s_10ns_22_1_1_U59_n_17;
  wire mul_12s_10ns_22_1_1_U59_n_18;
  wire mul_12s_10ns_22_1_1_U59_n_19;
  wire mul_12s_10ns_22_1_1_U59_n_20;
  wire mul_12s_10ns_22_1_1_U59_n_21;
  wire mul_12s_10ns_22_1_1_U59_n_22;
  wire mul_12s_10ns_22_1_1_U59_n_23;
  wire mul_12s_10ns_22_1_1_U59_n_24;
  wire mul_12s_10ns_22_1_1_U59_n_25;
  wire mul_12s_10ns_22_1_1_U59_n_26;
  wire mul_12s_10ns_22_1_1_U59_n_5;
  wire mul_12s_10ns_22_1_1_U59_n_6;
  wire mul_12s_10ns_22_1_1_U59_n_7;
  wire mul_12s_10ns_22_1_1_U59_n_8;
  wire mul_12s_10ns_22_1_1_U59_n_9;
  wire mul_12s_10ns_22_1_1_U60_n_10;
  wire mul_12s_10ns_22_1_1_U60_n_11;
  wire mul_12s_10ns_22_1_1_U60_n_12;
  wire mul_12s_10ns_22_1_1_U60_n_13;
  wire mul_12s_10ns_22_1_1_U60_n_14;
  wire mul_12s_10ns_22_1_1_U60_n_15;
  wire mul_12s_10ns_22_1_1_U60_n_16;
  wire mul_12s_10ns_22_1_1_U60_n_17;
  wire mul_12s_10ns_22_1_1_U60_n_18;
  wire mul_12s_10ns_22_1_1_U60_n_19;
  wire mul_12s_10ns_22_1_1_U60_n_20;
  wire mul_12s_10ns_22_1_1_U60_n_21;
  wire mul_12s_10ns_22_1_1_U60_n_22;
  wire mul_12s_10ns_22_1_1_U60_n_23;
  wire mul_12s_10ns_22_1_1_U60_n_24;
  wire mul_12s_10ns_22_1_1_U60_n_25;
  wire mul_12s_10ns_22_1_1_U60_n_26;
  wire mul_12s_10ns_22_1_1_U60_n_5;
  wire mul_12s_10ns_22_1_1_U60_n_6;
  wire mul_12s_10ns_22_1_1_U60_n_7;
  wire mul_12s_10ns_22_1_1_U60_n_8;
  wire mul_12s_10ns_22_1_1_U60_n_9;
  wire mul_18s_9ns_18_1_1_U55_n_10;
  wire mul_18s_9ns_18_1_1_U55_n_11;
  wire mul_18s_9ns_18_1_1_U55_n_12;
  wire mul_18s_9ns_18_1_1_U55_n_13;
  wire mul_18s_9ns_18_1_1_U55_n_14;
  wire mul_18s_9ns_18_1_1_U55_n_15;
  wire mul_18s_9ns_18_1_1_U55_n_16;
  wire mul_18s_9ns_18_1_1_U55_n_17;
  wire mul_18s_9ns_18_1_1_U55_n_18;
  wire mul_18s_9ns_18_1_1_U55_n_19;
  wire mul_18s_9ns_18_1_1_U55_n_20;
  wire mul_18s_9ns_18_1_1_U55_n_21;
  wire mul_18s_9ns_18_1_1_U55_n_22;
  wire mul_18s_9ns_18_1_1_U55_n_23;
  wire mul_18s_9ns_18_1_1_U55_n_24;
  wire mul_18s_9ns_18_1_1_U55_n_25;
  wire mul_18s_9ns_18_1_1_U55_n_26;
  wire mul_18s_9ns_18_1_1_U55_n_27;
  wire mul_18s_9ns_18_1_1_U55_n_28;
  wire mul_18s_9ns_18_1_1_U55_n_29;
  wire mul_18s_9ns_18_1_1_U55_n_5;
  wire mul_18s_9ns_18_1_1_U55_n_6;
  wire mul_18s_9ns_18_1_1_U55_n_7;
  wire mul_18s_9ns_18_1_1_U55_n_8;
  wire mul_18s_9ns_18_1_1_U55_n_9;
  wire mul_18s_9ns_18_1_1_U58_n_10;
  wire mul_18s_9ns_18_1_1_U58_n_11;
  wire mul_18s_9ns_18_1_1_U58_n_12;
  wire mul_18s_9ns_18_1_1_U58_n_13;
  wire mul_18s_9ns_18_1_1_U58_n_14;
  wire mul_18s_9ns_18_1_1_U58_n_15;
  wire mul_18s_9ns_18_1_1_U58_n_16;
  wire mul_18s_9ns_18_1_1_U58_n_17;
  wire mul_18s_9ns_18_1_1_U58_n_18;
  wire mul_18s_9ns_18_1_1_U58_n_19;
  wire mul_18s_9ns_18_1_1_U58_n_20;
  wire mul_18s_9ns_18_1_1_U58_n_21;
  wire mul_18s_9ns_18_1_1_U58_n_22;
  wire mul_18s_9ns_18_1_1_U58_n_23;
  wire mul_18s_9ns_18_1_1_U58_n_24;
  wire mul_18s_9ns_18_1_1_U58_n_25;
  wire mul_18s_9ns_18_1_1_U58_n_26;
  wire mul_18s_9ns_18_1_1_U58_n_27;
  wire mul_18s_9ns_18_1_1_U58_n_28;
  wire mul_18s_9ns_18_1_1_U58_n_29;
  wire mul_18s_9ns_18_1_1_U58_n_30;
  wire mul_18s_9ns_18_1_1_U58_n_31;
  wire mul_18s_9ns_18_1_1_U58_n_32;
  wire mul_18s_9ns_18_1_1_U58_n_33;
  wire mul_18s_9ns_18_1_1_U58_n_34;
  wire mul_18s_9ns_18_1_1_U58_n_35;
  wire mul_18s_9ns_18_1_1_U58_n_36;
  wire mul_18s_9ns_18_1_1_U58_n_37;
  wire mul_18s_9ns_18_1_1_U58_n_38;
  wire mul_18s_9ns_18_1_1_U58_n_39;
  wire mul_18s_9ns_18_1_1_U58_n_40;
  wire mul_18s_9ns_18_1_1_U58_n_41;
  wire mul_18s_9ns_18_1_1_U58_n_42;
  wire mul_18s_9ns_18_1_1_U58_n_43;
  wire mul_18s_9ns_18_1_1_U58_n_44;
  wire mul_18s_9ns_18_1_1_U58_n_45;
  wire mul_18s_9ns_18_1_1_U58_n_46;
  wire mul_18s_9ns_18_1_1_U58_n_47;
  wire mul_18s_9ns_18_1_1_U58_n_48;
  wire mul_18s_9ns_18_1_1_U58_n_49;
  wire mul_18s_9ns_18_1_1_U58_n_5;
  wire mul_18s_9ns_18_1_1_U58_n_50;
  wire mul_18s_9ns_18_1_1_U58_n_51;
  wire mul_18s_9ns_18_1_1_U58_n_52;
  wire mul_18s_9ns_18_1_1_U58_n_53;
  wire mul_18s_9ns_18_1_1_U58_n_54;
  wire mul_18s_9ns_18_1_1_U58_n_55;
  wire mul_18s_9ns_18_1_1_U58_n_56;
  wire mul_18s_9ns_18_1_1_U58_n_57;
  wire mul_18s_9ns_18_1_1_U58_n_58;
  wire mul_18s_9ns_18_1_1_U58_n_59;
  wire mul_18s_9ns_18_1_1_U58_n_6;
  wire mul_18s_9ns_18_1_1_U58_n_60;
  wire mul_18s_9ns_18_1_1_U58_n_61;
  wire mul_18s_9ns_18_1_1_U58_n_62;
  wire mul_18s_9ns_18_1_1_U58_n_63;
  wire mul_18s_9ns_18_1_1_U58_n_64;
  wire mul_18s_9ns_18_1_1_U58_n_65;
  wire mul_18s_9ns_18_1_1_U58_n_66;
  wire mul_18s_9ns_18_1_1_U58_n_67;
  wire mul_18s_9ns_18_1_1_U58_n_68;
  wire mul_18s_9ns_18_1_1_U58_n_69;
  wire mul_18s_9ns_18_1_1_U58_n_7;
  wire mul_18s_9ns_18_1_1_U58_n_70;
  wire mul_18s_9ns_18_1_1_U58_n_71;
  wire mul_18s_9ns_18_1_1_U58_n_8;
  wire mul_18s_9ns_18_1_1_U58_n_9;
  wire [16:16]or_ln585_fu_1012_p2;
  wire [0:0]out_y_reg_671;
  wire [7:0]p_0_out;
  wire [0:0]p_1_in;
  wire [0:0]p_1_out;
  wire [7:0]p_load51_reg_3978;
  wire [7:0]\p_load51_reg_3978_reg[7]_0 ;
  wire [7:0]p_load52_reg_3972;
  wire [7:0]\p_load52_reg_3972_reg[7]_0 ;
  wire [7:0]p_load53_reg_3967;
  wire [7:0]\p_load53_reg_3967_reg[7]_0 ;
  wire [7:0]p_load54_reg_3962;
  wire [7:0]\p_load54_reg_3962_reg[7]_0 ;
  wire [7:0]p_load55_reg_3956;
  wire [7:0]\p_load55_reg_3956_reg[7]_0 ;
  wire [7:0]p_load56_reg_3951;
  wire [7:0]\p_load56_reg_3951_reg[7]_0 ;
  wire [7:0]p_load57_reg_3946;
  wire [7:0]\p_load57_reg_3946_reg[7]_0 ;
  wire [7:0]p_load58_reg_3940;
  wire [7:0]\p_load58_reg_3940_reg[7]_0 ;
  wire [7:0]p_load59_reg_3935;
  wire [7:0]\p_load59_reg_3935_reg[7]_0 ;
  wire [7:0]p_load60_reg_3930;
  wire [7:0]\p_load60_reg_3930_reg[7]_0 ;
  wire [7:0]p_load61_reg_3924;
  wire [7:0]\p_load61_reg_3924_reg[7]_0 ;
  wire [7:0]p_load62_reg_3919;
  wire [7:0]\p_load62_reg_3919_reg[7]_0 ;
  wire [7:0]p_load63_reg_3914;
  wire [7:0]\p_load63_reg_3914_reg[7]_0 ;
  wire [7:0]p_load64_reg_3908;
  wire [7:0]\p_load64_reg_3908_reg[7]_0 ;
  wire [7:0]p_load65_reg_3903;
  wire [7:0]p_load67_reg_3898;
  wire [7:0]\p_load67_reg_3898_reg[7]_0 ;
  wire [7:0]p_load69_reg_3893;
  wire [7:0]\p_load69_reg_3893_reg[7]_0 ;
  wire [7:0]p_load71_reg_3888;
  wire [7:0]\p_load71_reg_3888_reg[7]_0 ;
  wire [7:0]p_load73_reg_3883;
  wire [7:0]\p_load73_reg_3883_reg[7]_0 ;
  wire [7:0]p_load_reg_3983;
  wire [7:0]\p_load_reg_3983_reg[7]_0 ;
  wire pop__0;
  wire push;
  wire [7:0]ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire [7:0]select_ln403_1_fu_1269_p3;
  wire [7:0]select_ln403_2_fu_1277_p3;
  wire [7:0]select_ln510_fu_3483_p3;
  wire [7:0]\select_ln510_reg_4223_reg[7]_0 ;
  wire [9:0]sext_ln465_3_reg_4018;
  wire \sext_ln465_3_reg_4018[7]_i_10_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_11_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_12_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_13_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_14_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_15_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_16_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_2_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_3_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_4_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_5_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_6_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_7_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_8_n_5 ;
  wire \sext_ln465_3_reg_4018[7]_i_9_n_5 ;
  wire \sext_ln465_3_reg_4018[8]_i_2_n_5 ;
  wire \sext_ln465_3_reg_4018_reg[7]_i_1_n_10 ;
  wire \sext_ln465_3_reg_4018_reg[7]_i_1_n_11 ;
  wire \sext_ln465_3_reg_4018_reg[7]_i_1_n_12 ;
  wire \sext_ln465_3_reg_4018_reg[7]_i_1_n_5 ;
  wire \sext_ln465_3_reg_4018_reg[7]_i_1_n_6 ;
  wire \sext_ln465_3_reg_4018_reg[7]_i_1_n_7 ;
  wire \sext_ln465_3_reg_4018_reg[7]_i_1_n_8 ;
  wire \sext_ln465_3_reg_4018_reg[7]_i_1_n_9 ;
  wire \sext_ln465_3_reg_4018_reg[8]_i_1_n_11 ;
  wire [9:0]sext_ln465_4_fu_1802_p1;
  wire [9:0]sext_ln465_5_fu_1812_p1;
  wire [9:0]sext_ln465_reg_4013;
  wire \sext_ln465_reg_4013[7]_i_10_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_11_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_12_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_13_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_14_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_15_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_16_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_2_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_3_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_4_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_5_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_6_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_7_n_5 ;
  wire \sext_ln465_reg_4013[7]_i_9_n_5 ;
  wire \sext_ln465_reg_4013[8]_i_2_n_5 ;
  wire \sext_ln465_reg_4013_reg[7]_i_1_n_10 ;
  wire \sext_ln465_reg_4013_reg[7]_i_1_n_11 ;
  wire \sext_ln465_reg_4013_reg[7]_i_1_n_12 ;
  wire \sext_ln465_reg_4013_reg[7]_i_1_n_5 ;
  wire \sext_ln465_reg_4013_reg[7]_i_1_n_6 ;
  wire \sext_ln465_reg_4013_reg[7]_i_1_n_7 ;
  wire \sext_ln465_reg_4013_reg[7]_i_1_n_8 ;
  wire \sext_ln465_reg_4013_reg[7]_i_1_n_9 ;
  wire \sext_ln465_reg_4013_reg[8]_i_1_n_11 ;
  wire [9:0]sext_ln466_1_reg_4033;
  wire \sext_ln466_1_reg_4033[7]_i_10_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_11_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_12_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_13_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_14_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_15_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_16_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_2_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_3_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_4_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_5_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_6_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_7_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_8_n_5 ;
  wire \sext_ln466_1_reg_4033[7]_i_9_n_5 ;
  wire \sext_ln466_1_reg_4033[8]_i_2_n_5 ;
  wire \sext_ln466_1_reg_4033_reg[7]_i_1_n_10 ;
  wire \sext_ln466_1_reg_4033_reg[7]_i_1_n_11 ;
  wire \sext_ln466_1_reg_4033_reg[7]_i_1_n_12 ;
  wire \sext_ln466_1_reg_4033_reg[7]_i_1_n_5 ;
  wire \sext_ln466_1_reg_4033_reg[7]_i_1_n_6 ;
  wire \sext_ln466_1_reg_4033_reg[7]_i_1_n_7 ;
  wire \sext_ln466_1_reg_4033_reg[7]_i_1_n_8 ;
  wire \sext_ln466_1_reg_4033_reg[7]_i_1_n_9 ;
  wire \sext_ln466_1_reg_4033_reg[8]_i_1_n_11 ;
  wire [9:0]sext_ln466_2_reg_4039;
  wire \sext_ln466_2_reg_4039[7]_i_10_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_11_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_12_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_13_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_14_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_15_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_16_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_2_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_3_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_4_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_5_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_6_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_7_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_8_n_5 ;
  wire \sext_ln466_2_reg_4039[7]_i_9_n_5 ;
  wire \sext_ln466_2_reg_4039[8]_i_2_n_5 ;
  wire \sext_ln466_2_reg_4039_reg[7]_i_1_n_10 ;
  wire \sext_ln466_2_reg_4039_reg[7]_i_1_n_11 ;
  wire \sext_ln466_2_reg_4039_reg[7]_i_1_n_12 ;
  wire \sext_ln466_2_reg_4039_reg[7]_i_1_n_5 ;
  wire \sext_ln466_2_reg_4039_reg[7]_i_1_n_6 ;
  wire \sext_ln466_2_reg_4039_reg[7]_i_1_n_7 ;
  wire \sext_ln466_2_reg_4039_reg[7]_i_1_n_8 ;
  wire \sext_ln466_2_reg_4039_reg[7]_i_1_n_9 ;
  wire \sext_ln466_2_reg_4039_reg[8]_i_1_n_11 ;
  wire [9:0]sext_ln466_3_reg_4045;
  wire \sext_ln466_3_reg_4045[7]_i_10_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_11_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_12_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_13_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_14_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_15_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_16_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_2_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_3_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_4_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_5_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_6_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_7_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_8_n_5 ;
  wire \sext_ln466_3_reg_4045[7]_i_9_n_5 ;
  wire \sext_ln466_3_reg_4045[8]_i_2_n_5 ;
  wire \sext_ln466_3_reg_4045_reg[7]_i_1_n_10 ;
  wire \sext_ln466_3_reg_4045_reg[7]_i_1_n_11 ;
  wire \sext_ln466_3_reg_4045_reg[7]_i_1_n_12 ;
  wire \sext_ln466_3_reg_4045_reg[7]_i_1_n_5 ;
  wire \sext_ln466_3_reg_4045_reg[7]_i_1_n_6 ;
  wire \sext_ln466_3_reg_4045_reg[7]_i_1_n_7 ;
  wire \sext_ln466_3_reg_4045_reg[7]_i_1_n_8 ;
  wire \sext_ln466_3_reg_4045_reg[7]_i_1_n_9 ;
  wire \sext_ln466_3_reg_4045_reg[8]_i_1_n_11 ;
  wire [9:0]sext_ln466_4_fu_1844_p1;
  wire [9:0]sext_ln466_5_fu_1854_p1;
  wire [9:0]sext_ln466_reg_4028;
  wire \sext_ln466_reg_4028[7]_i_10_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_11_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_12_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_13_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_14_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_15_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_16_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_2_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_3_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_4_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_5_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_6_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_7_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_8_n_5 ;
  wire \sext_ln466_reg_4028[7]_i_9_n_5 ;
  wire \sext_ln466_reg_4028[8]_i_2_n_5 ;
  wire \sext_ln466_reg_4028_reg[7]_i_1_n_10 ;
  wire \sext_ln466_reg_4028_reg[7]_i_1_n_11 ;
  wire \sext_ln466_reg_4028_reg[7]_i_1_n_12 ;
  wire \sext_ln466_reg_4028_reg[7]_i_1_n_5 ;
  wire \sext_ln466_reg_4028_reg[7]_i_1_n_6 ;
  wire \sext_ln466_reg_4028_reg[7]_i_1_n_7 ;
  wire \sext_ln466_reg_4028_reg[7]_i_1_n_8 ;
  wire \sext_ln466_reg_4028_reg[7]_i_1_n_9 ;
  wire \sext_ln466_reg_4028_reg[8]_i_1_n_11 ;
  wire [9:0]sext_ln467_1_reg_4061;
  wire \sext_ln467_1_reg_4061[7]_i_10_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_11_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_12_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_13_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_14_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_15_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_16_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_2_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_3_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_4_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_5_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_6_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_7_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_8_n_5 ;
  wire \sext_ln467_1_reg_4061[7]_i_9_n_5 ;
  wire \sext_ln467_1_reg_4061[8]_i_2_n_5 ;
  wire \sext_ln467_1_reg_4061_reg[7]_i_1_n_10 ;
  wire \sext_ln467_1_reg_4061_reg[7]_i_1_n_11 ;
  wire \sext_ln467_1_reg_4061_reg[7]_i_1_n_12 ;
  wire \sext_ln467_1_reg_4061_reg[7]_i_1_n_5 ;
  wire \sext_ln467_1_reg_4061_reg[7]_i_1_n_6 ;
  wire \sext_ln467_1_reg_4061_reg[7]_i_1_n_7 ;
  wire \sext_ln467_1_reg_4061_reg[7]_i_1_n_8 ;
  wire \sext_ln467_1_reg_4061_reg[7]_i_1_n_9 ;
  wire \sext_ln467_1_reg_4061_reg[8]_i_1_n_11 ;
  wire [9:0]sext_ln467_2_fu_1878_p1;
  wire [9:0]sext_ln467_reg_4056;
  wire \sext_ln467_reg_4056[7]_i_10_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_11_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_12_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_13_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_14_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_15_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_16_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_2_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_3_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_4_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_5_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_6_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_7_n_5 ;
  wire \sext_ln467_reg_4056[7]_i_9_n_5 ;
  wire \sext_ln467_reg_4056[8]_i_2_n_5 ;
  wire \sext_ln467_reg_4056_reg[7]_i_1_n_10 ;
  wire \sext_ln467_reg_4056_reg[7]_i_1_n_11 ;
  wire \sext_ln467_reg_4056_reg[7]_i_1_n_12 ;
  wire \sext_ln467_reg_4056_reg[7]_i_1_n_5 ;
  wire \sext_ln467_reg_4056_reg[7]_i_1_n_6 ;
  wire \sext_ln467_reg_4056_reg[7]_i_1_n_7 ;
  wire \sext_ln467_reg_4056_reg[7]_i_1_n_8 ;
  wire \sext_ln467_reg_4056_reg[7]_i_1_n_9 ;
  wire \sext_ln467_reg_4056_reg[8]_i_1_n_11 ;
  wire [9:0]sext_ln468_1_reg_4077;
  wire \sext_ln468_1_reg_4077[7]_i_10_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_11_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_12_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_13_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_14_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_15_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_16_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_2_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_3_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_4_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_5_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_6_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_7_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_8_n_5 ;
  wire \sext_ln468_1_reg_4077[7]_i_9_n_5 ;
  wire \sext_ln468_1_reg_4077[8]_i_2_n_5 ;
  wire \sext_ln468_1_reg_4077_reg[7]_i_1_n_10 ;
  wire \sext_ln468_1_reg_4077_reg[7]_i_1_n_11 ;
  wire \sext_ln468_1_reg_4077_reg[7]_i_1_n_12 ;
  wire \sext_ln468_1_reg_4077_reg[7]_i_1_n_5 ;
  wire \sext_ln468_1_reg_4077_reg[7]_i_1_n_6 ;
  wire \sext_ln468_1_reg_4077_reg[7]_i_1_n_7 ;
  wire \sext_ln468_1_reg_4077_reg[7]_i_1_n_8 ;
  wire \sext_ln468_1_reg_4077_reg[7]_i_1_n_9 ;
  wire \sext_ln468_1_reg_4077_reg[8]_i_1_n_11 ;
  wire [9:0]sext_ln468_2_fu_1902_p1;
  wire [9:0]sext_ln468_3_fu_1912_p1;
  wire [9:0]sext_ln468_reg_4072;
  wire \sext_ln468_reg_4072[7]_i_10_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_11_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_12_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_13_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_14_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_15_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_16_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_2_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_3_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_4_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_5_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_6_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_7_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_8_n_5 ;
  wire \sext_ln468_reg_4072[7]_i_9_n_5 ;
  wire \sext_ln468_reg_4072[8]_i_2_n_5 ;
  wire \sext_ln468_reg_4072_reg[7]_i_1_n_10 ;
  wire \sext_ln468_reg_4072_reg[7]_i_1_n_11 ;
  wire \sext_ln468_reg_4072_reg[7]_i_1_n_12 ;
  wire \sext_ln468_reg_4072_reg[7]_i_1_n_5 ;
  wire \sext_ln468_reg_4072_reg[7]_i_1_n_6 ;
  wire \sext_ln468_reg_4072_reg[7]_i_1_n_7 ;
  wire \sext_ln468_reg_4072_reg[7]_i_1_n_8 ;
  wire \sext_ln468_reg_4072_reg[7]_i_1_n_9 ;
  wire \sext_ln468_reg_4072_reg[8]_i_1_n_11 ;
  wire [10:0]sub_ln476_1_fu_2068_p2;
  wire [10:0]sub_ln476_2_fu_2104_p2;
  wire [10:0]sub_ln476_3_fu_2140_p2;
  wire [10:0]sub_ln476_fu_2032_p2;
  wire [4:1]sub_ln483_1_fu_2224_p2;
  wire [4:1]sub_ln483_fu_2188_p2;
  wire [4:1]sub_ln484_1_fu_2312_p2;
  wire [4:1]sub_ln484_fu_2276_p2;
  wire tmp_27_reg_4088;
  wire \tmp_27_reg_4088[0]_i_3_n_5 ;
  wire \tmp_27_reg_4088[0]_i_4_n_5 ;
  wire \tmp_27_reg_4088[0]_i_5_n_5 ;
  wire \tmp_27_reg_4088[0]_i_6_n_5 ;
  wire \tmp_27_reg_4088[0]_i_7_n_5 ;
  wire \tmp_27_reg_4088_reg[0]_i_1_n_10 ;
  wire \tmp_27_reg_4088_reg[0]_i_1_n_11 ;
  wire \tmp_27_reg_4088_reg[0]_i_1_n_12 ;
  wire \tmp_27_reg_4088_reg[0]_i_2_n_10 ;
  wire \tmp_27_reg_4088_reg[0]_i_2_n_12 ;
  wire tmp_28_reg_4098;
  wire \tmp_28_reg_4098[0]_i_10_n_5 ;
  wire \tmp_28_reg_4098[0]_i_3_n_5 ;
  wire \tmp_28_reg_4098[0]_i_4_n_5 ;
  wire \tmp_28_reg_4098[0]_i_5_n_5 ;
  wire \tmp_28_reg_4098[0]_i_6_n_5 ;
  wire \tmp_28_reg_4098[0]_i_7_n_5 ;
  wire \tmp_28_reg_4098[0]_i_9_n_5 ;
  wire \tmp_28_reg_4098_reg[0]_i_1_n_10 ;
  wire \tmp_28_reg_4098_reg[0]_i_1_n_11 ;
  wire \tmp_28_reg_4098_reg[0]_i_1_n_12 ;
  wire \tmp_28_reg_4098_reg[0]_i_2_n_10 ;
  wire \tmp_28_reg_4098_reg[0]_i_2_n_12 ;
  wire \tmp_28_reg_4098_reg[0]_i_8_n_10 ;
  wire \tmp_28_reg_4098_reg[0]_i_8_n_12 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_n_5 ;
  wire tmp_53_reg_3879_pp0_iter8_reg;
  wire \x_fu_228_reg_n_5_[0] ;
  wire \x_fu_228_reg_n_5_[10] ;
  wire \x_fu_228_reg_n_5_[11] ;
  wire \x_fu_228_reg_n_5_[12] ;
  wire \x_fu_228_reg_n_5_[13] ;
  wire \x_fu_228_reg_n_5_[14] ;
  wire \x_fu_228_reg_n_5_[15] ;
  wire \x_fu_228_reg_n_5_[16] ;
  wire \x_fu_228_reg_n_5_[1] ;
  wire \x_fu_228_reg_n_5_[2] ;
  wire \x_fu_228_reg_n_5_[3] ;
  wire \x_fu_228_reg_n_5_[4] ;
  wire \x_fu_228_reg_n_5_[5] ;
  wire \x_fu_228_reg_n_5_[6] ;
  wire \x_fu_228_reg_n_5_[7] ;
  wire \x_fu_228_reg_n_5_[8] ;
  wire \x_fu_228_reg_n_5_[9] ;
  wire [8:1]zext_ln450_fu_1408_p1;
  wire [8:1]zext_ln451_fu_1448_p1;
  wire [8:1]zext_ln452_fu_1484_p1;
  wire [8:1]zext_ln453_fu_1516_p1;
  wire [8:1]zext_ln454_fu_1544_p1;
  wire [8:1]zext_ln455_fu_1576_p1;
  wire [8:1]zext_ln456_fu_1612_p1;
  wire [8:1]zext_ln457_fu_1636_p1;
  wire [8:1]zext_ln458_fu_1668_p1;
  wire [8:1]zext_ln459_fu_1700_p1;
  wire [8:1]zext_ln460_fu_1728_p1;
  wire [8:1]zext_ln461_fu_1760_p1;
  wire [9:1]zext_ln476_3_fu_2172_p1;
  wire [9:1]zext_ln476_fu_2064_p1;
  wire [7:1]zext_ln483_1_fu_2256_p1;
  wire [7:1]zext_ln483_fu_2220_p1;
  wire [7:1]zext_ln484_1_fu_2344_p1;
  wire [7:1]zext_ln484_fu_2308_p1;
  wire [7:0]zext_ln488_1_fu_3153_p1;
  wire [7:0]zext_ln488_2_fu_3167_p1;
  wire [8:0]zext_ln488_fu_3181_p1;
  wire [8:0]zext_ln494_fu_3139_p1;
  wire [7:1]\NLW_add_ln476_1_reg_4123_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_add_ln476_1_reg_4123_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_add_ln476_1_reg_4123_reg[10]_i_15_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln476_1_reg_4123_reg[10]_i_15_O_UNCONNECTED ;
  wire [7:2]\NLW_add_ln476_1_reg_4123_reg[10]_i_6_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln476_1_reg_4123_reg[10]_i_6_O_UNCONNECTED ;
  wire [7:2]\NLW_add_ln476_1_reg_4123_reg[10]_i_8_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln476_1_reg_4123_reg[10]_i_8_O_UNCONNECTED ;
  wire [7:1]\NLW_add_ln476_reg_4118_reg[10]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_add_ln476_reg_4118_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_add_ln476_reg_4118_reg[10]_i_15_CO_UNCONNECTED ;
  wire [7:1]\NLW_add_ln476_reg_4118_reg[10]_i_15_O_UNCONNECTED ;
  wire [7:2]\NLW_add_ln476_reg_4118_reg[10]_i_6_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln476_reg_4118_reg[10]_i_6_O_UNCONNECTED ;
  wire [7:2]\NLW_add_ln476_reg_4118_reg[10]_i_8_CO_UNCONNECTED ;
  wire [7:3]\NLW_add_ln476_reg_4118_reg[10]_i_8_O_UNCONNECTED ;
  wire [7:3]\NLW_ave_3_reg_4082_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_ave_3_reg_4082_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_ave_3_reg_4082_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_ave_3_reg_4082_reg[8]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_ave_3_reg_4082_reg[8]_i_8_CO_UNCONNECTED ;
  wire [7:2]\NLW_ave_3_reg_4082_reg[8]_i_8_O_UNCONNECTED ;
  wire [7:3]\NLW_ave_reg_4023_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_ave_reg_4023_reg[11]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_ave_reg_4023_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_ave_reg_4023_reg[11]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_ave_reg_4023_reg[11]_i_8_CO_UNCONNECTED ;
  wire [7:2]\NLW_ave_reg_4023_reg[11]_i_8_O_UNCONNECTED ;
  wire NLW_lshr_ln501_1_reg_4193_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4193_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4193_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4193_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4193_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_1_reg_4193_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lshr_ln501_1_reg_4193_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lshr_ln501_1_reg_4193_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lshr_ln501_1_reg_4193_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_lshr_ln501_1_reg_4193_reg_P_UNCONNECTED;
  wire [47:0]NLW_lshr_ln501_1_reg_4193_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_lshr_ln501_1_reg_4193_reg_XOROUT_UNCONNECTED;
  wire [7:1]NLW_lshr_ln501_1_reg_4193_reg_i_20_CO_UNCONNECTED;
  wire [7:2]NLW_lshr_ln501_1_reg_4193_reg_i_20_O_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4198_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4198_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4198_reg_OVERFLOW_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4198_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4198_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_lshr_ln501_2_reg_4198_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_lshr_ln501_2_reg_4198_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_lshr_ln501_2_reg_4198_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_lshr_ln501_2_reg_4198_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_lshr_ln501_2_reg_4198_reg_P_UNCONNECTED;
  wire [47:0]NLW_lshr_ln501_2_reg_4198_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_lshr_ln501_2_reg_4198_reg_XOROUT_UNCONNECTED;
  wire [7:0]\NLW_sext_ln465_3_reg_4018_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sext_ln465_3_reg_4018_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sext_ln465_reg_4013_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sext_ln465_reg_4013_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sext_ln466_1_reg_4033_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sext_ln466_1_reg_4033_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sext_ln466_2_reg_4039_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sext_ln466_2_reg_4039_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sext_ln466_3_reg_4045_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sext_ln466_3_reg_4045_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sext_ln466_reg_4028_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sext_ln466_reg_4028_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sext_ln467_1_reg_4061_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sext_ln467_1_reg_4061_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sext_ln467_reg_4056_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sext_ln467_reg_4056_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sext_ln468_1_reg_4077_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sext_ln468_1_reg_4077_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_sext_ln468_reg_4072_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sext_ln468_reg_4072_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:3]\NLW_tmp_27_reg_4088_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_tmp_27_reg_4088_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_tmp_27_reg_4088_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_tmp_27_reg_4088_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:3]\NLW_tmp_28_reg_4098_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_tmp_28_reg_4098_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_tmp_28_reg_4098_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_tmp_28_reg_4098_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_tmp_28_reg_4098_reg[0]_i_8_CO_UNCONNECTED ;
  wire [7:2]\NLW_tmp_28_reg_4098_reg[0]_i_8_O_UNCONNECTED ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R DIV1_TABLE_U
       (.A({DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_40,DIV1_TABLE_U_n_41,DIV1_TABLE_U_n_42,DIV1_TABLE_U_n_43,DIV1_TABLE_U_n_44,DIV1_TABLE_U_n_45,DIV1_TABLE_U_n_46,DIV1_TABLE_U_n_47,DIV1_TABLE_U_n_48,p_0_out}),
        .B(zext_ln494_fu_3139_p1),
        .CO(lshr_ln501_1_reg_4193_reg_i_20_n_10),
        .DI({DIV1_TABLE_U_n_57,DIV1_TABLE_U_n_58,DIV1_TABLE_U_n_59,DIV1_TABLE_U_n_60,DIV1_TABLE_U_n_61}),
        .DOUTADOUT(zext_ln488_2_fu_3167_p1),
        .DSP_A_B_DATA_INST(mul_18s_9ns_18_1_1_U55_n_16),
        .DSP_A_B_DATA_INST_0(mul_18s_9ns_18_1_1_U55_n_28),
        .DSP_A_B_DATA_INST_1(mul_18s_9ns_18_1_1_U55_n_29),
        .DSP_A_B_DATA_INST_10(mul_18s_9ns_18_1_1_U55_n_25),
        .DSP_A_B_DATA_INST_11(mul_18s_9ns_18_1_1_U58_n_70),
        .DSP_A_B_DATA_INST_12(mul_18s_9ns_18_1_1_U58_n_71),
        .DSP_A_B_DATA_INST_2({g0_b0_i_1_n_13,g0_b0_i_1_n_14}),
        .DSP_A_B_DATA_INST_3(mul_18s_9ns_18_1_1_U55_n_18),
        .DSP_A_B_DATA_INST_4(mul_18s_9ns_18_1_1_U55_n_21),
        .DSP_A_B_DATA_INST_5(mul_18s_9ns_18_1_1_U55_n_22),
        .DSP_A_B_DATA_INST_6(mul_18s_9ns_18_1_1_U55_n_23),
        .DSP_A_B_DATA_INST_7(mul_18s_9ns_18_1_1_U55_n_27),
        .DSP_A_B_DATA_INST_8(mul_18s_9ns_18_1_1_U55_n_24),
        .DSP_A_B_DATA_INST_9(mul_18s_9ns_18_1_1_U55_n_26),
        .O({lshr_ln501_1_reg_4193_reg_i_20_n_19,lshr_ln501_1_reg_4193_reg_i_20_n_20}),
        .Q(sext_ln466_reg_4028),
        .S(DIV1_TABLE_U_n_69),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ave_1_reg_4050(ave_1_reg_4050),
        .ave_2_reg_4066(ave_2_reg_4066),
        .ave_3_reg_4082(ave_3_reg_4082),
        .lshr_ln501_1_reg_4193_reg_i_12_0(mul_18s_9ns_18_1_1_U55_n_19),
        .lshr_ln501_1_reg_4193_reg_i_13_0(mul_18s_9ns_18_1_1_U55_n_17),
        .lshr_ln501_1_reg_4193_reg_i_13_1(mul_18s_9ns_18_1_1_U58_n_69),
        .lshr_ln501_1_reg_4193_reg_i_13_2(mul_18s_9ns_18_1_1_U58_n_68),
        .lshr_ln501_1_reg_4193_reg_i_14_0(mul_18s_9ns_18_1_1_U58_n_66),
        .lshr_ln501_1_reg_4193_reg_i_14_1(mul_18s_9ns_18_1_1_U58_n_65),
        .lshr_ln501_1_reg_4193_reg_i_14_2(mul_18s_9ns_18_1_1_U58_n_64),
        .lshr_ln501_1_reg_4193_reg_i_14_3(mul_18s_9ns_18_1_1_U58_n_63),
        .lshr_ln501_1_reg_4193_reg_i_14_4(mul_18s_9ns_18_1_1_U58_n_16),
        .lshr_ln501_1_reg_4193_reg_i_14_5(mul_18s_9ns_18_1_1_U58_n_24),
        .lshr_ln501_1_reg_4193_reg_i_14_6(mul_18s_9ns_18_1_1_U58_n_67),
        .lshr_ln501_1_reg_4193_reg_i_14_7(mul_18s_9ns_18_1_1_U58_n_19),
        .lshr_ln501_1_reg_4193_reg_i_15_0(mul_18s_9ns_18_1_1_U58_n_61),
        .lshr_ln501_1_reg_4193_reg_i_15_1(mul_18s_9ns_18_1_1_U58_n_60),
        .lshr_ln501_1_reg_4193_reg_i_15_2(mul_18s_9ns_18_1_1_U58_n_59),
        .lshr_ln501_1_reg_4193_reg_i_15_3(mul_18s_9ns_18_1_1_U58_n_58),
        .lshr_ln501_1_reg_4193_reg_i_15_4(mul_18s_9ns_18_1_1_U58_n_25),
        .lshr_ln501_1_reg_4193_reg_i_15_5(mul_18s_9ns_18_1_1_U58_n_62),
        .lshr_ln501_1_reg_4193_reg_i_15_6(mul_18s_9ns_18_1_1_U58_n_20),
        .lshr_ln501_1_reg_4193_reg_i_15_7(mul_18s_9ns_18_1_1_U58_n_18),
        .lshr_ln501_1_reg_4193_reg_i_16_0(mul_18s_9ns_18_1_1_U58_n_53),
        .lshr_ln501_1_reg_4193_reg_i_16_1(mul_18s_9ns_18_1_1_U58_n_52),
        .lshr_ln501_1_reg_4193_reg_i_16_2(mul_18s_9ns_18_1_1_U58_n_51),
        .lshr_ln501_1_reg_4193_reg_i_16_3(mul_18s_9ns_18_1_1_U58_n_50),
        .lshr_ln501_1_reg_4193_reg_i_16_4(mul_18s_9ns_18_1_1_U58_n_57),
        .lshr_ln501_1_reg_4193_reg_i_16_5(mul_18s_9ns_18_1_1_U58_n_56),
        .lshr_ln501_1_reg_4193_reg_i_16_6(mul_18s_9ns_18_1_1_U58_n_55),
        .lshr_ln501_1_reg_4193_reg_i_16_7(mul_18s_9ns_18_1_1_U58_n_54),
        .lshr_ln501_1_reg_4193_reg_i_17_0(mul_18s_9ns_18_1_1_U58_n_45),
        .lshr_ln501_1_reg_4193_reg_i_17_1(mul_18s_9ns_18_1_1_U58_n_44),
        .lshr_ln501_1_reg_4193_reg_i_17_2(mul_18s_9ns_18_1_1_U58_n_43),
        .lshr_ln501_1_reg_4193_reg_i_17_3(mul_18s_9ns_18_1_1_U58_n_42),
        .lshr_ln501_1_reg_4193_reg_i_17_4(mul_18s_9ns_18_1_1_U58_n_49),
        .lshr_ln501_1_reg_4193_reg_i_17_5(mul_18s_9ns_18_1_1_U58_n_48),
        .lshr_ln501_1_reg_4193_reg_i_17_6(mul_18s_9ns_18_1_1_U58_n_47),
        .lshr_ln501_1_reg_4193_reg_i_17_7(mul_18s_9ns_18_1_1_U58_n_46),
        .lshr_ln501_1_reg_4193_reg_i_18_0(mul_18s_9ns_18_1_1_U58_n_37),
        .lshr_ln501_1_reg_4193_reg_i_18_1(mul_18s_9ns_18_1_1_U58_n_36),
        .lshr_ln501_1_reg_4193_reg_i_18_2(mul_18s_9ns_18_1_1_U58_n_35),
        .lshr_ln501_1_reg_4193_reg_i_18_3(mul_18s_9ns_18_1_1_U58_n_34),
        .lshr_ln501_1_reg_4193_reg_i_18_4(mul_18s_9ns_18_1_1_U58_n_41),
        .lshr_ln501_1_reg_4193_reg_i_18_5(mul_18s_9ns_18_1_1_U58_n_40),
        .lshr_ln501_1_reg_4193_reg_i_18_6(mul_18s_9ns_18_1_1_U58_n_39),
        .lshr_ln501_1_reg_4193_reg_i_18_7(mul_18s_9ns_18_1_1_U58_n_38),
        .lshr_ln501_1_reg_4193_reg_i_19_0(mul_18s_9ns_18_1_1_U58_n_29),
        .lshr_ln501_1_reg_4193_reg_i_19_1(mul_18s_9ns_18_1_1_U58_n_28),
        .lshr_ln501_1_reg_4193_reg_i_19_2(mul_18s_9ns_18_1_1_U58_n_27),
        .lshr_ln501_1_reg_4193_reg_i_19_3(mul_18s_9ns_18_1_1_U58_n_26),
        .lshr_ln501_1_reg_4193_reg_i_19_4(mul_18s_9ns_18_1_1_U58_n_33),
        .lshr_ln501_1_reg_4193_reg_i_19_5(mul_18s_9ns_18_1_1_U58_n_32),
        .lshr_ln501_1_reg_4193_reg_i_19_6(mul_18s_9ns_18_1_1_U58_n_31),
        .lshr_ln501_1_reg_4193_reg_i_19_7(mul_18s_9ns_18_1_1_U58_n_30),
        .lshr_ln501_1_reg_4193_reg_i_29_0(mul_18s_9ns_18_1_1_U58_n_23),
        .lshr_ln501_1_reg_4193_reg_i_29_1(mul_18s_9ns_18_1_1_U58_n_15),
        .lshr_ln501_1_reg_4193_reg_i_29_2(mul_18s_9ns_18_1_1_U58_n_22),
        .lshr_ln501_1_reg_4193_reg_i_31_0(mul_18s_9ns_18_1_1_U58_n_21),
        .lshr_ln501_1_reg_4193_reg_i_31_1(mul_18s_9ns_18_1_1_U58_n_17),
        .lshr_ln501_1_reg_4193_reg_i_9_0(mul_18s_9ns_18_1_1_U55_n_20),
        .q0_reg_0(zext_ln488_fu_3181_p1),
        .q0_reg_1(zext_ln488_1_fu_3153_p1),
        .q0_reg_10(SD_1_reg_4133),
        .q0_reg_11(SD_reg_4128),
        .q0_reg_2(DIV1_TABLE_U_n_62),
        .q0_reg_3(DIV1_TABLE_U_n_63),
        .q0_reg_4(DIV1_TABLE_U_n_64),
        .q0_reg_5(DIV1_TABLE_U_n_65),
        .q0_reg_6(DIV1_TABLE_U_n_66),
        .q0_reg_7(DIV1_TABLE_U_n_67),
        .q0_reg_8(DIV1_TABLE_U_n_68),
        .q0_reg_9(ap_block_pp0_stage0_11001),
        .q0_reg_i_126_0(sext_ln465_3_reg_4018),
        .q0_reg_i_128_0(sext_ln468_1_reg_4077),
        .q0_reg_i_130_0(sext_ln468_reg_4072),
        .q0_reg_i_167_0(sext_ln466_3_reg_4045),
        .q0_reg_i_97_0(sext_ln465_reg_4013),
        .q1_reg_0(add_ln476_1_reg_4123),
        .q1_reg_i_101_0(sext_ln466_2_reg_4039),
        .q1_reg_i_103_0(sext_ln467_1_reg_4061),
        .q1_reg_i_15_0(add_ln476_reg_4118),
        .q1_reg_i_72_0(sext_ln466_1_reg_4033),
        .q1_reg_i_99_0(sext_ln467_reg_4056),
        .tmp_27_reg_4088(tmp_27_reg_4088),
        .tmp_28_reg_4098(tmp_28_reg_4098));
  LUT6 #(
    .INIT(64'h33966933CC6996CC)) 
    \SD_1_reg_4133[0]_i_1 
       (.I0(empty_128_fu_240[0]),
        .I1(zext_ln484_1_fu_2344_p1[1]),
        .I2(\SD_1_reg_4133[0]_i_3_n_5 ),
        .I3(g_2_reg_719__0[0]),
        .I4(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .I5(sub_ln484_fu_2276_p2[1]),
        .O(add_ln484_fu_2348_p2[1]));
  LUT6 #(
    .INIT(64'hFFD4D4FF002B2B00)) 
    \SD_1_reg_4133[0]_i_2 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_128_fu_240[7]),
        .I2(\SD_1_reg_4133[1]_i_6_n_5 ),
        .I3(g_2_reg_719__0[0]),
        .I4(empty_128_fu_240[0]),
        .I5(sub_ln484_1_fu_2312_p2[1]),
        .O(zext_ln484_1_fu_2344_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_1_reg_4133[0]_i_3 
       (.I0(g_2_reg_719__0[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I2(\SD_1_reg_4133[1]_i_9_n_5 ),
        .O(\SD_1_reg_4133[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \SD_1_reg_4133[0]_i_4 
       (.I0(g_2_reg_719__0[0]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .I2(g_2_reg_719__0[1]),
        .I3(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .O(sub_ln484_fu_2276_p2[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SD_1_reg_4133[1]_i_1 
       (.I0(\SD_1_reg_4133[1]_i_2_n_5 ),
        .I1(zext_ln484_1_fu_2344_p1[2]),
        .I2(zext_ln484_fu_2308_p1[2]),
        .O(add_ln484_fu_2348_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \SD_1_reg_4133[1]_i_10 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .I1(g_2_reg_719__0[1]),
        .I2(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .I3(g_2_reg_719__0[0]),
        .O(\SD_1_reg_4133[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \SD_1_reg_4133[1]_i_11 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .I1(g_2_reg_719__0[0]),
        .I2(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .I3(g_2_reg_719__0[1]),
        .I4(g_2_reg_719__0[2]),
        .I5(ap_phi_reg_pp0_iter2_empty_155_reg_815[2]),
        .O(sub_ln484_fu_2276_p2[2]));
  LUT6 #(
    .INIT(64'hAE9E0804BAB62010)) 
    \SD_1_reg_4133[1]_i_2 
       (.I0(sub_ln484_1_fu_2312_p2[1]),
        .I1(empty_128_fu_240[0]),
        .I2(g_2_reg_719__0[0]),
        .I3(\SD_1_reg_4133[5]_i_7_n_5 ),
        .I4(zext_ln484_fu_2308_p1[1]),
        .I5(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .O(\SD_1_reg_4133[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hFFD4002B)) 
    \SD_1_reg_4133[1]_i_3 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_128_fu_240[7]),
        .I2(\SD_1_reg_4133[1]_i_6_n_5 ),
        .I3(\SD_1_reg_4133[1]_i_7_n_5 ),
        .I4(sub_ln484_1_fu_2312_p2[2]),
        .O(zext_ln484_1_fu_2344_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFD4002B)) 
    \SD_1_reg_4133[1]_i_4 
       (.I0(g_2_reg_719__0[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I2(\SD_1_reg_4133[1]_i_9_n_5 ),
        .I3(\SD_1_reg_4133[1]_i_10_n_5 ),
        .I4(sub_ln484_fu_2276_p2[2]),
        .O(zext_ln484_fu_2308_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \SD_1_reg_4133[1]_i_5 
       (.I0(g_2_reg_719__0[0]),
        .I1(empty_128_fu_240[0]),
        .I2(g_2_reg_719__0[1]),
        .I3(empty_128_fu_240[1]),
        .O(sub_ln484_1_fu_2312_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    \SD_1_reg_4133[1]_i_6 
       (.I0(g_2_reg_719__0[6]),
        .I1(empty_128_fu_240[6]),
        .I2(\SD_1_reg_4133[5]_i_9_n_5 ),
        .I3(empty_128_fu_240[5]),
        .I4(g_2_reg_719__0[5]),
        .O(\SD_1_reg_4133[1]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \SD_1_reg_4133[1]_i_7 
       (.I0(empty_128_fu_240[1]),
        .I1(g_2_reg_719__0[1]),
        .I2(empty_128_fu_240[0]),
        .I3(g_2_reg_719__0[0]),
        .O(\SD_1_reg_4133[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \SD_1_reg_4133[1]_i_8 
       (.I0(empty_128_fu_240[0]),
        .I1(g_2_reg_719__0[0]),
        .I2(empty_128_fu_240[1]),
        .I3(g_2_reg_719__0[1]),
        .I4(g_2_reg_719__0[2]),
        .I5(empty_128_fu_240[2]),
        .O(sub_ln484_1_fu_2312_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    \SD_1_reg_4133[1]_i_9 
       (.I0(g_2_reg_719__0[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[6]),
        .I2(\SD_1_reg_4133[5]_i_11_n_5 ),
        .I3(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .I4(g_2_reg_719__0[5]),
        .O(\SD_1_reg_4133[1]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SD_1_reg_4133[2]_i_1 
       (.I0(\SD_1_reg_4133[3]_i_4_n_5 ),
        .I1(zext_ln484_1_fu_2344_p1[3]),
        .I2(zext_ln484_fu_2308_p1[3]),
        .O(add_ln484_fu_2348_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \SD_1_reg_4133[3]_i_1 
       (.I0(zext_ln484_1_fu_2344_p1[3]),
        .I1(zext_ln484_fu_2308_p1[3]),
        .I2(\SD_1_reg_4133[3]_i_4_n_5 ),
        .I3(zext_ln484_1_fu_2344_p1[4]),
        .I4(zext_ln484_fu_2308_p1[4]),
        .O(add_ln484_fu_2348_p2[4]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \SD_1_reg_4133[3]_i_10 
       (.I0(g_2_reg_719__0[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[2]),
        .I2(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .I3(g_2_reg_719__0[0]),
        .I4(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .I5(g_2_reg_719__0[1]),
        .O(\SD_1_reg_4133[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h24)) 
    \SD_1_reg_4133[3]_i_11 
       (.I0(empty_128_fu_240[0]),
        .I1(g_2_reg_719__0[0]),
        .I2(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .O(\SD_1_reg_4133[3]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFD4D4FF002B2B00)) 
    \SD_1_reg_4133[3]_i_12 
       (.I0(g_2_reg_719__0[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I2(\SD_1_reg_4133[1]_i_9_n_5 ),
        .I3(g_2_reg_719__0[0]),
        .I4(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .I5(sub_ln484_fu_2276_p2[1]),
        .O(zext_ln484_fu_2308_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \SD_1_reg_4133[3]_i_13 
       (.I0(\SD_1_reg_4133[3]_i_8_n_5 ),
        .I1(empty_128_fu_240[3]),
        .I2(g_2_reg_719__0[3]),
        .I3(g_2_reg_719__0[4]),
        .I4(empty_128_fu_240[4]),
        .O(sub_ln484_1_fu_2312_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \SD_1_reg_4133[3]_i_14 
       (.I0(\SD_1_reg_4133[3]_i_10_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I2(g_2_reg_719__0[3]),
        .I3(g_2_reg_719__0[4]),
        .I4(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .O(sub_ln484_fu_2276_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \SD_1_reg_4133[3]_i_2 
       (.I0(\SD_1_reg_4133[5]_i_7_n_5 ),
        .I1(\SD_1_reg_4133[3]_i_7_n_5 ),
        .I2(empty_128_fu_240[3]),
        .I3(g_2_reg_719__0[3]),
        .I4(\SD_1_reg_4133[3]_i_8_n_5 ),
        .O(zext_ln484_1_fu_2344_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \SD_1_reg_4133[3]_i_3 
       (.I0(\SD_1_reg_4133[0]_i_3_n_5 ),
        .I1(\SD_1_reg_4133[3]_i_9_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I3(g_2_reg_719__0[3]),
        .I4(\SD_1_reg_4133[3]_i_10_n_5 ),
        .O(zext_ln484_fu_2308_p1[3]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \SD_1_reg_4133[3]_i_4 
       (.I0(zext_ln484_1_fu_2344_p1[2]),
        .I1(zext_ln484_fu_2308_p1[2]),
        .I2(\SD_1_reg_4133[3]_i_11_n_5 ),
        .I3(zext_ln484_fu_2308_p1[1]),
        .I4(zext_ln484_1_fu_2344_p1[1]),
        .O(\SD_1_reg_4133[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hEBBEAAAA14415555)) 
    \SD_1_reg_4133[3]_i_5 
       (.I0(\SD_1_reg_4133[5]_i_7_n_5 ),
        .I1(\SD_1_reg_4133[3]_i_8_n_5 ),
        .I2(g_2_reg_719__0[3]),
        .I3(empty_128_fu_240[3]),
        .I4(\SD_1_reg_4133[3]_i_7_n_5 ),
        .I5(sub_ln484_1_fu_2312_p2[4]),
        .O(zext_ln484_1_fu_2344_p1[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA14415555)) 
    \SD_1_reg_4133[3]_i_6 
       (.I0(\SD_1_reg_4133[0]_i_3_n_5 ),
        .I1(\SD_1_reg_4133[3]_i_10_n_5 ),
        .I2(g_2_reg_719__0[3]),
        .I3(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I4(\SD_1_reg_4133[3]_i_9_n_5 ),
        .I5(sub_ln484_fu_2276_p2[4]),
        .O(zext_ln484_fu_2308_p1[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \SD_1_reg_4133[3]_i_7 
       (.I0(empty_128_fu_240[2]),
        .I1(g_2_reg_719__0[2]),
        .I2(g_2_reg_719__0[1]),
        .I3(empty_128_fu_240[1]),
        .I4(g_2_reg_719__0[0]),
        .I5(empty_128_fu_240[0]),
        .O(\SD_1_reg_4133[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \SD_1_reg_4133[3]_i_8 
       (.I0(g_2_reg_719__0[2]),
        .I1(empty_128_fu_240[2]),
        .I2(empty_128_fu_240[0]),
        .I3(g_2_reg_719__0[0]),
        .I4(empty_128_fu_240[1]),
        .I5(g_2_reg_719__0[1]),
        .O(\SD_1_reg_4133[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \SD_1_reg_4133[3]_i_9 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[2]),
        .I1(g_2_reg_719__0[2]),
        .I2(g_2_reg_719__0[1]),
        .I3(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .I4(g_2_reg_719__0[0]),
        .I5(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .O(\SD_1_reg_4133[3]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SD_1_reg_4133[4]_i_1 
       (.I0(\SD_1_reg_4133[5]_i_4_n_5 ),
        .I1(zext_ln484_1_fu_2344_p1[5]),
        .I2(zext_ln484_fu_2308_p1[5]),
        .O(add_ln484_fu_2348_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \SD_1_reg_4133[5]_i_1 
       (.I0(zext_ln484_1_fu_2344_p1[5]),
        .I1(zext_ln484_fu_2308_p1[5]),
        .I2(\SD_1_reg_4133[5]_i_4_n_5 ),
        .I3(zext_ln484_1_fu_2344_p1[6]),
        .I4(zext_ln484_fu_2308_p1[6]),
        .O(add_ln484_fu_2348_p2[6]));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \SD_1_reg_4133[5]_i_10 
       (.I0(\SD_1_reg_4133[3]_i_9_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .I2(g_2_reg_719__0[4]),
        .I3(g_2_reg_719__0[3]),
        .I4(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I5(\SD_1_reg_4133[3]_i_10_n_5 ),
        .O(\SD_1_reg_4133[5]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    \SD_1_reg_4133[5]_i_11 
       (.I0(g_2_reg_719__0[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .I2(\SD_1_reg_4133[3]_i_10_n_5 ),
        .I3(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I4(g_2_reg_719__0[3]),
        .O(\SD_1_reg_4133[5]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \SD_1_reg_4133[5]_i_2 
       (.I0(\SD_1_reg_4133[5]_i_7_n_5 ),
        .I1(\SD_1_reg_4133[5]_i_8_n_5 ),
        .I2(empty_128_fu_240[5]),
        .I3(g_2_reg_719__0[5]),
        .I4(\SD_1_reg_4133[5]_i_9_n_5 ),
        .O(zext_ln484_1_fu_2344_p1[5]));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \SD_1_reg_4133[5]_i_3 
       (.I0(\SD_1_reg_4133[0]_i_3_n_5 ),
        .I1(\SD_1_reg_4133[5]_i_10_n_5 ),
        .I2(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .I3(g_2_reg_719__0[5]),
        .I4(\SD_1_reg_4133[5]_i_11_n_5 ),
        .O(zext_ln484_fu_2308_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \SD_1_reg_4133[5]_i_4 
       (.I0(zext_ln484_1_fu_2344_p1[4]),
        .I1(zext_ln484_fu_2308_p1[4]),
        .I2(\SD_1_reg_4133[3]_i_4_n_5 ),
        .I3(zext_ln484_fu_2308_p1[3]),
        .I4(zext_ln484_1_fu_2344_p1[3]),
        .O(\SD_1_reg_4133[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0FF0F00F244BD224)) 
    \SD_1_reg_4133[5]_i_5 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_128_fu_240[7]),
        .I2(\SD_1_reg_4133[7]_i_5_n_5 ),
        .I3(empty_128_fu_240[6]),
        .I4(g_2_reg_719__0[6]),
        .I5(\SD_1_reg_4133[7]_i_6_n_5 ),
        .O(zext_ln484_1_fu_2344_p1[6]));
  LUT6 #(
    .INIT(64'h0FF0F00F244BD224)) 
    \SD_1_reg_4133[5]_i_6 
       (.I0(g_2_reg_719__0[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I2(\SD_1_reg_4133[7]_i_7_n_5 ),
        .I3(ap_phi_reg_pp0_iter2_empty_155_reg_815[6]),
        .I4(g_2_reg_719__0[6]),
        .I5(\SD_1_reg_4133[7]_i_8_n_5 ),
        .O(zext_ln484_fu_2308_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_1_reg_4133[5]_i_7 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_128_fu_240[7]),
        .I2(\SD_1_reg_4133[1]_i_6_n_5 ),
        .O(\SD_1_reg_4133[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \SD_1_reg_4133[5]_i_8 
       (.I0(\SD_1_reg_4133[3]_i_7_n_5 ),
        .I1(empty_128_fu_240[4]),
        .I2(g_2_reg_719__0[4]),
        .I3(g_2_reg_719__0[3]),
        .I4(empty_128_fu_240[3]),
        .I5(\SD_1_reg_4133[3]_i_8_n_5 ),
        .O(\SD_1_reg_4133[5]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    \SD_1_reg_4133[5]_i_9 
       (.I0(g_2_reg_719__0[4]),
        .I1(empty_128_fu_240[4]),
        .I2(\SD_1_reg_4133[3]_i_8_n_5 ),
        .I3(empty_128_fu_240[3]),
        .I4(g_2_reg_719__0[3]),
        .O(\SD_1_reg_4133[5]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SD_1_reg_4133[6]_i_1 
       (.I0(\SD_1_reg_4133[7]_i_4_n_5 ),
        .I1(zext_ln484_1_fu_2344_p1[7]),
        .I2(zext_ln484_fu_2308_p1[7]),
        .O(add_ln484_fu_2348_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SD_1_reg_4133[7]_i_1 
       (.I0(zext_ln484_1_fu_2344_p1[7]),
        .I1(zext_ln484_fu_2308_p1[7]),
        .I2(\SD_1_reg_4133[7]_i_4_n_5 ),
        .O(add_ln484_fu_2348_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_1_reg_4133[7]_i_10 
       (.I0(g_2_reg_719__0[3]),
        .I1(empty_128_fu_240[3]),
        .I2(\SD_1_reg_4133[3]_i_8_n_5 ),
        .O(\SD_1_reg_4133[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \SD_1_reg_4133[7]_i_11 
       (.I0(sub_ln484_fu_2276_p2[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .I2(g_2_reg_719__0[1]),
        .I3(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .I4(g_2_reg_719__0[0]),
        .I5(sub_ln484_fu_2276_p2[3]),
        .O(\SD_1_reg_4133[7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_1_reg_4133[7]_i_12 
       (.I0(g_2_reg_719__0[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I2(\SD_1_reg_4133[3]_i_10_n_5 ),
        .O(\SD_1_reg_4133[7]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \SD_1_reg_4133[7]_i_13 
       (.I0(\SD_1_reg_4133[3]_i_8_n_5 ),
        .I1(g_2_reg_719__0[3]),
        .I2(empty_128_fu_240[3]),
        .O(sub_ln484_1_fu_2312_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \SD_1_reg_4133[7]_i_14 
       (.I0(\SD_1_reg_4133[3]_i_10_n_5 ),
        .I1(g_2_reg_719__0[3]),
        .I2(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .O(sub_ln484_fu_2276_p2[3]));
  LUT6 #(
    .INIT(64'h6229466242224442)) 
    \SD_1_reg_4133[7]_i_2 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_128_fu_240[7]),
        .I2(\SD_1_reg_4133[7]_i_5_n_5 ),
        .I3(empty_128_fu_240[6]),
        .I4(g_2_reg_719__0[6]),
        .I5(\SD_1_reg_4133[7]_i_6_n_5 ),
        .O(zext_ln484_1_fu_2344_p1[7]));
  LUT6 #(
    .INIT(64'h6229466242224442)) 
    \SD_1_reg_4133[7]_i_3 
       (.I0(g_2_reg_719__0[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I2(\SD_1_reg_4133[7]_i_7_n_5 ),
        .I3(ap_phi_reg_pp0_iter2_empty_155_reg_815[6]),
        .I4(g_2_reg_719__0[6]),
        .I5(\SD_1_reg_4133[7]_i_8_n_5 ),
        .O(zext_ln484_fu_2308_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \SD_1_reg_4133[7]_i_4 
       (.I0(zext_ln484_1_fu_2344_p1[6]),
        .I1(zext_ln484_fu_2308_p1[6]),
        .I2(\SD_1_reg_4133[5]_i_4_n_5 ),
        .I3(zext_ln484_fu_2308_p1[5]),
        .I4(zext_ln484_1_fu_2344_p1[5]),
        .O(\SD_1_reg_4133[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_1_reg_4133[7]_i_5 
       (.I0(g_2_reg_719__0[5]),
        .I1(empty_128_fu_240[5]),
        .I2(\SD_1_reg_4133[5]_i_9_n_5 ),
        .O(\SD_1_reg_4133[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \SD_1_reg_4133[7]_i_6 
       (.I0(\SD_1_reg_4133[7]_i_9_n_5 ),
        .I1(empty_128_fu_240[5]),
        .I2(g_2_reg_719__0[5]),
        .I3(g_2_reg_719__0[4]),
        .I4(empty_128_fu_240[4]),
        .I5(\SD_1_reg_4133[7]_i_10_n_5 ),
        .O(\SD_1_reg_4133[7]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_1_reg_4133[7]_i_7 
       (.I0(g_2_reg_719__0[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .I2(\SD_1_reg_4133[5]_i_11_n_5 ),
        .O(\SD_1_reg_4133[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \SD_1_reg_4133[7]_i_8 
       (.I0(\SD_1_reg_4133[7]_i_11_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .I2(g_2_reg_719__0[5]),
        .I3(g_2_reg_719__0[4]),
        .I4(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .I5(\SD_1_reg_4133[7]_i_12_n_5 ),
        .O(\SD_1_reg_4133[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \SD_1_reg_4133[7]_i_9 
       (.I0(sub_ln484_1_fu_2312_p2[2]),
        .I1(empty_128_fu_240[1]),
        .I2(g_2_reg_719__0[1]),
        .I3(empty_128_fu_240[0]),
        .I4(g_2_reg_719__0[0]),
        .I5(sub_ln484_1_fu_2312_p2[3]),
        .O(\SD_1_reg_4133[7]_i_9_n_5 ));
  FDRE \SD_1_reg_4133_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2348_p2[1]),
        .Q(SD_1_reg_4133[0]),
        .R(1'b0));
  FDRE \SD_1_reg_4133_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2348_p2[2]),
        .Q(SD_1_reg_4133[1]),
        .R(1'b0));
  FDRE \SD_1_reg_4133_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2348_p2[3]),
        .Q(SD_1_reg_4133[2]),
        .R(1'b0));
  FDRE \SD_1_reg_4133_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2348_p2[4]),
        .Q(SD_1_reg_4133[3]),
        .R(1'b0));
  FDRE \SD_1_reg_4133_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2348_p2[5]),
        .Q(SD_1_reg_4133[4]),
        .R(1'b0));
  FDRE \SD_1_reg_4133_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2348_p2[6]),
        .Q(SD_1_reg_4133[5]),
        .R(1'b0));
  FDRE \SD_1_reg_4133_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2348_p2[7]),
        .Q(SD_1_reg_4133[6]),
        .R(1'b0));
  FDRE \SD_1_reg_4133_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln484_fu_2348_p2[8]),
        .Q(SD_1_reg_4133[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h33966933CC6996CC)) 
    \SD_reg_4128[0]_i_1 
       (.I0(empty_147_reg_661[0]),
        .I1(zext_ln483_1_fu_2256_p1[1]),
        .I2(\SD_reg_4128[0]_i_3_n_5 ),
        .I3(g_2_reg_719__0[0]),
        .I4(empty_162_reg_777[0]),
        .I5(sub_ln483_fu_2188_p2[1]),
        .O(add_ln483_fu_2260_p2[1]));
  LUT6 #(
    .INIT(64'hFFD4D4FF002B2B00)) 
    \SD_reg_4128[0]_i_2 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_147_reg_661[7]),
        .I2(\SD_reg_4128[1]_i_6_n_5 ),
        .I3(g_2_reg_719__0[0]),
        .I4(empty_147_reg_661[0]),
        .I5(sub_ln483_1_fu_2224_p2[1]),
        .O(zext_ln483_1_fu_2256_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_reg_4128[0]_i_3 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_162_reg_777[7]),
        .I2(\SD_reg_4128[1]_i_9_n_5 ),
        .O(\SD_reg_4128[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \SD_reg_4128[0]_i_4 
       (.I0(g_2_reg_719__0[0]),
        .I1(empty_162_reg_777[0]),
        .I2(g_2_reg_719__0[1]),
        .I3(empty_162_reg_777[1]),
        .O(sub_ln483_fu_2188_p2[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \SD_reg_4128[1]_i_1 
       (.I0(\SD_reg_4128[1]_i_2_n_5 ),
        .I1(zext_ln483_1_fu_2256_p1[2]),
        .I2(zext_ln483_fu_2220_p1[2]),
        .O(add_ln483_fu_2260_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \SD_reg_4128[1]_i_10 
       (.I0(empty_162_reg_777[1]),
        .I1(g_2_reg_719__0[1]),
        .I2(empty_162_reg_777[0]),
        .I3(g_2_reg_719__0[0]),
        .O(\SD_reg_4128[1]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \SD_reg_4128[1]_i_11 
       (.I0(empty_162_reg_777[0]),
        .I1(g_2_reg_719__0[0]),
        .I2(empty_162_reg_777[1]),
        .I3(g_2_reg_719__0[1]),
        .I4(g_2_reg_719__0[2]),
        .I5(empty_162_reg_777[2]),
        .O(sub_ln483_fu_2188_p2[2]));
  LUT6 #(
    .INIT(64'hAE9E0804BAB62010)) 
    \SD_reg_4128[1]_i_2 
       (.I0(sub_ln483_1_fu_2224_p2[1]),
        .I1(empty_147_reg_661[0]),
        .I2(g_2_reg_719__0[0]),
        .I3(\SD_reg_4128[5]_i_7_n_5 ),
        .I4(zext_ln483_fu_2220_p1[1]),
        .I5(empty_162_reg_777[0]),
        .O(\SD_reg_4128[1]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFD4002B)) 
    \SD_reg_4128[1]_i_3 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_147_reg_661[7]),
        .I2(\SD_reg_4128[1]_i_6_n_5 ),
        .I3(\SD_reg_4128[1]_i_7_n_5 ),
        .I4(sub_ln483_1_fu_2224_p2[2]),
        .O(zext_ln483_1_fu_2256_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFFD4002B)) 
    \SD_reg_4128[1]_i_4 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_162_reg_777[7]),
        .I2(\SD_reg_4128[1]_i_9_n_5 ),
        .I3(\SD_reg_4128[1]_i_10_n_5 ),
        .I4(sub_ln483_fu_2188_p2[2]),
        .O(zext_ln483_fu_2220_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \SD_reg_4128[1]_i_5 
       (.I0(g_2_reg_719__0[0]),
        .I1(empty_147_reg_661[0]),
        .I2(g_2_reg_719__0[1]),
        .I3(empty_147_reg_661[1]),
        .O(sub_ln483_1_fu_2224_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    \SD_reg_4128[1]_i_6 
       (.I0(g_2_reg_719__0[6]),
        .I1(empty_147_reg_661[6]),
        .I2(\SD_reg_4128[5]_i_9_n_5 ),
        .I3(empty_147_reg_661[5]),
        .I4(g_2_reg_719__0[5]),
        .O(\SD_reg_4128[1]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    \SD_reg_4128[1]_i_7 
       (.I0(empty_147_reg_661[1]),
        .I1(g_2_reg_719__0[1]),
        .I2(empty_147_reg_661[0]),
        .I3(g_2_reg_719__0[0]),
        .O(\SD_reg_4128[1]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h4F04B0FBB0FB4F04)) 
    \SD_reg_4128[1]_i_8 
       (.I0(empty_147_reg_661[0]),
        .I1(g_2_reg_719__0[0]),
        .I2(empty_147_reg_661[1]),
        .I3(g_2_reg_719__0[1]),
        .I4(g_2_reg_719__0[2]),
        .I5(empty_147_reg_661[2]),
        .O(sub_ln483_1_fu_2224_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    \SD_reg_4128[1]_i_9 
       (.I0(g_2_reg_719__0[6]),
        .I1(empty_162_reg_777[6]),
        .I2(\SD_reg_4128[5]_i_11_n_5 ),
        .I3(empty_162_reg_777[5]),
        .I4(g_2_reg_719__0[5]),
        .O(\SD_reg_4128[1]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SD_reg_4128[2]_i_1 
       (.I0(\SD_reg_4128[3]_i_4_n_5 ),
        .I1(zext_ln483_1_fu_2256_p1[3]),
        .I2(zext_ln483_fu_2220_p1[3]),
        .O(add_ln483_fu_2260_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \SD_reg_4128[3]_i_1 
       (.I0(zext_ln483_1_fu_2256_p1[3]),
        .I1(zext_ln483_fu_2220_p1[3]),
        .I2(\SD_reg_4128[3]_i_4_n_5 ),
        .I3(zext_ln483_1_fu_2256_p1[4]),
        .I4(zext_ln483_fu_2220_p1[4]),
        .O(add_ln483_fu_2260_p2[4]));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \SD_reg_4128[3]_i_10 
       (.I0(g_2_reg_719__0[2]),
        .I1(empty_162_reg_777[2]),
        .I2(empty_162_reg_777[0]),
        .I3(g_2_reg_719__0[0]),
        .I4(empty_162_reg_777[1]),
        .I5(g_2_reg_719__0[1]),
        .O(\SD_reg_4128[3]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h24)) 
    \SD_reg_4128[3]_i_11 
       (.I0(empty_147_reg_661[0]),
        .I1(g_2_reg_719__0[0]),
        .I2(empty_162_reg_777[0]),
        .O(\SD_reg_4128[3]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'hFFD4D4FF002B2B00)) 
    \SD_reg_4128[3]_i_12 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_162_reg_777[7]),
        .I2(\SD_reg_4128[1]_i_9_n_5 ),
        .I3(g_2_reg_719__0[0]),
        .I4(empty_162_reg_777[0]),
        .I5(sub_ln483_fu_2188_p2[1]),
        .O(zext_ln483_fu_2220_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \SD_reg_4128[3]_i_13 
       (.I0(\SD_reg_4128[3]_i_8_n_5 ),
        .I1(empty_147_reg_661[3]),
        .I2(g_2_reg_719__0[3]),
        .I3(g_2_reg_719__0[4]),
        .I4(empty_147_reg_661[4]),
        .O(sub_ln483_1_fu_2224_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h718E8E71)) 
    \SD_reg_4128[3]_i_14 
       (.I0(\SD_reg_4128[3]_i_10_n_5 ),
        .I1(empty_162_reg_777[3]),
        .I2(g_2_reg_719__0[3]),
        .I3(g_2_reg_719__0[4]),
        .I4(empty_162_reg_777[4]),
        .O(sub_ln483_fu_2188_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \SD_reg_4128[3]_i_2 
       (.I0(\SD_reg_4128[5]_i_7_n_5 ),
        .I1(\SD_reg_4128[3]_i_7_n_5 ),
        .I2(empty_147_reg_661[3]),
        .I3(g_2_reg_719__0[3]),
        .I4(\SD_reg_4128[3]_i_8_n_5 ),
        .O(zext_ln483_1_fu_2256_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \SD_reg_4128[3]_i_3 
       (.I0(\SD_reg_4128[0]_i_3_n_5 ),
        .I1(\SD_reg_4128[3]_i_9_n_5 ),
        .I2(empty_162_reg_777[3]),
        .I3(g_2_reg_719__0[3]),
        .I4(\SD_reg_4128[3]_i_10_n_5 ),
        .O(zext_ln483_fu_2220_p1[3]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \SD_reg_4128[3]_i_4 
       (.I0(zext_ln483_1_fu_2256_p1[2]),
        .I1(zext_ln483_fu_2220_p1[2]),
        .I2(\SD_reg_4128[3]_i_11_n_5 ),
        .I3(zext_ln483_fu_2220_p1[1]),
        .I4(zext_ln483_1_fu_2256_p1[1]),
        .O(\SD_reg_4128[3]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hEBBEAAAA14415555)) 
    \SD_reg_4128[3]_i_5 
       (.I0(\SD_reg_4128[5]_i_7_n_5 ),
        .I1(\SD_reg_4128[3]_i_8_n_5 ),
        .I2(g_2_reg_719__0[3]),
        .I3(empty_147_reg_661[3]),
        .I4(\SD_reg_4128[3]_i_7_n_5 ),
        .I5(sub_ln483_1_fu_2224_p2[4]),
        .O(zext_ln483_1_fu_2256_p1[4]));
  LUT6 #(
    .INIT(64'hEBBEAAAA14415555)) 
    \SD_reg_4128[3]_i_6 
       (.I0(\SD_reg_4128[0]_i_3_n_5 ),
        .I1(\SD_reg_4128[3]_i_10_n_5 ),
        .I2(g_2_reg_719__0[3]),
        .I3(empty_162_reg_777[3]),
        .I4(\SD_reg_4128[3]_i_9_n_5 ),
        .I5(sub_ln483_fu_2188_p2[4]),
        .O(zext_ln483_fu_2220_p1[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \SD_reg_4128[3]_i_7 
       (.I0(empty_147_reg_661[2]),
        .I1(g_2_reg_719__0[2]),
        .I2(g_2_reg_719__0[1]),
        .I3(empty_147_reg_661[1]),
        .I4(g_2_reg_719__0[0]),
        .I5(empty_147_reg_661[0]),
        .O(\SD_reg_4128[3]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hD4DD4444DDDDD4DD)) 
    \SD_reg_4128[3]_i_8 
       (.I0(g_2_reg_719__0[2]),
        .I1(empty_147_reg_661[2]),
        .I2(empty_147_reg_661[0]),
        .I3(g_2_reg_719__0[0]),
        .I4(empty_147_reg_661[1]),
        .I5(g_2_reg_719__0[1]),
        .O(\SD_reg_4128[3]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \SD_reg_4128[3]_i_9 
       (.I0(empty_162_reg_777[2]),
        .I1(g_2_reg_719__0[2]),
        .I2(g_2_reg_719__0[1]),
        .I3(empty_162_reg_777[1]),
        .I4(g_2_reg_719__0[0]),
        .I5(empty_162_reg_777[0]),
        .O(\SD_reg_4128[3]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h96)) 
    \SD_reg_4128[4]_i_1 
       (.I0(\SD_reg_4128[5]_i_4_n_5 ),
        .I1(zext_ln483_1_fu_2256_p1[5]),
        .I2(zext_ln483_fu_2220_p1[5]),
        .O(add_ln483_fu_2260_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \SD_reg_4128[5]_i_1 
       (.I0(zext_ln483_1_fu_2256_p1[5]),
        .I1(zext_ln483_fu_2220_p1[5]),
        .I2(\SD_reg_4128[5]_i_4_n_5 ),
        .I3(zext_ln483_1_fu_2256_p1[6]),
        .I4(zext_ln483_fu_2220_p1[6]),
        .O(add_ln483_fu_2260_p2[6]));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \SD_reg_4128[5]_i_10 
       (.I0(\SD_reg_4128[3]_i_9_n_5 ),
        .I1(empty_162_reg_777[4]),
        .I2(g_2_reg_719__0[4]),
        .I3(g_2_reg_719__0[3]),
        .I4(empty_162_reg_777[3]),
        .I5(\SD_reg_4128[3]_i_10_n_5 ),
        .O(\SD_reg_4128[5]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    \SD_reg_4128[5]_i_11 
       (.I0(g_2_reg_719__0[4]),
        .I1(empty_162_reg_777[4]),
        .I2(\SD_reg_4128[3]_i_10_n_5 ),
        .I3(empty_162_reg_777[3]),
        .I4(g_2_reg_719__0[3]),
        .O(\SD_reg_4128[5]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \SD_reg_4128[5]_i_2 
       (.I0(\SD_reg_4128[5]_i_7_n_5 ),
        .I1(\SD_reg_4128[5]_i_8_n_5 ),
        .I2(empty_147_reg_661[5]),
        .I3(g_2_reg_719__0[5]),
        .I4(\SD_reg_4128[5]_i_9_n_5 ),
        .O(zext_ln483_1_fu_2256_p1[5]));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \SD_reg_4128[5]_i_3 
       (.I0(\SD_reg_4128[0]_i_3_n_5 ),
        .I1(\SD_reg_4128[5]_i_10_n_5 ),
        .I2(empty_162_reg_777[5]),
        .I3(g_2_reg_719__0[5]),
        .I4(\SD_reg_4128[5]_i_11_n_5 ),
        .O(zext_ln483_fu_2220_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \SD_reg_4128[5]_i_4 
       (.I0(zext_ln483_1_fu_2256_p1[4]),
        .I1(zext_ln483_fu_2220_p1[4]),
        .I2(\SD_reg_4128[3]_i_4_n_5 ),
        .I3(zext_ln483_fu_2220_p1[3]),
        .I4(zext_ln483_1_fu_2256_p1[3]),
        .O(\SD_reg_4128[5]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0FF0F00F244BD224)) 
    \SD_reg_4128[5]_i_5 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_147_reg_661[7]),
        .I2(\SD_reg_4128[7]_i_5_n_5 ),
        .I3(empty_147_reg_661[6]),
        .I4(g_2_reg_719__0[6]),
        .I5(\SD_reg_4128[7]_i_6_n_5 ),
        .O(zext_ln483_1_fu_2256_p1[6]));
  LUT6 #(
    .INIT(64'h0FF0F00F244BD224)) 
    \SD_reg_4128[5]_i_6 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_162_reg_777[7]),
        .I2(\SD_reg_4128[7]_i_7_n_5 ),
        .I3(empty_162_reg_777[6]),
        .I4(g_2_reg_719__0[6]),
        .I5(\SD_reg_4128[7]_i_8_n_5 ),
        .O(zext_ln483_fu_2220_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_reg_4128[5]_i_7 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_147_reg_661[7]),
        .I2(\SD_reg_4128[1]_i_6_n_5 ),
        .O(\SD_reg_4128[5]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \SD_reg_4128[5]_i_8 
       (.I0(\SD_reg_4128[3]_i_7_n_5 ),
        .I1(empty_147_reg_661[4]),
        .I2(g_2_reg_719__0[4]),
        .I3(g_2_reg_719__0[3]),
        .I4(empty_147_reg_661[3]),
        .I5(\SD_reg_4128[3]_i_8_n_5 ),
        .O(\SD_reg_4128[5]_i_8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hD444DDD4)) 
    \SD_reg_4128[5]_i_9 
       (.I0(g_2_reg_719__0[4]),
        .I1(empty_147_reg_661[4]),
        .I2(\SD_reg_4128[3]_i_8_n_5 ),
        .I3(empty_147_reg_661[3]),
        .I4(g_2_reg_719__0[3]),
        .O(\SD_reg_4128[5]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \SD_reg_4128[6]_i_1 
       (.I0(\SD_reg_4128[7]_i_4_n_5 ),
        .I1(zext_ln483_1_fu_2256_p1[7]),
        .I2(zext_ln483_fu_2220_p1[7]),
        .O(add_ln483_fu_2260_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \SD_reg_4128[7]_i_1 
       (.I0(zext_ln483_1_fu_2256_p1[7]),
        .I1(zext_ln483_fu_2220_p1[7]),
        .I2(\SD_reg_4128[7]_i_4_n_5 ),
        .O(add_ln483_fu_2260_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_reg_4128[7]_i_10 
       (.I0(g_2_reg_719__0[3]),
        .I1(empty_147_reg_661[3]),
        .I2(\SD_reg_4128[3]_i_8_n_5 ),
        .O(\SD_reg_4128[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \SD_reg_4128[7]_i_11 
       (.I0(sub_ln483_fu_2188_p2[2]),
        .I1(empty_162_reg_777[1]),
        .I2(g_2_reg_719__0[1]),
        .I3(empty_162_reg_777[0]),
        .I4(g_2_reg_719__0[0]),
        .I5(sub_ln483_fu_2188_p2[3]),
        .O(\SD_reg_4128[7]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_reg_4128[7]_i_12 
       (.I0(g_2_reg_719__0[3]),
        .I1(empty_162_reg_777[3]),
        .I2(\SD_reg_4128[3]_i_10_n_5 ),
        .O(\SD_reg_4128[7]_i_12_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \SD_reg_4128[7]_i_13 
       (.I0(\SD_reg_4128[3]_i_8_n_5 ),
        .I1(g_2_reg_719__0[3]),
        .I2(empty_147_reg_661[3]),
        .O(sub_ln483_1_fu_2224_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \SD_reg_4128[7]_i_14 
       (.I0(\SD_reg_4128[3]_i_10_n_5 ),
        .I1(g_2_reg_719__0[3]),
        .I2(empty_162_reg_777[3]),
        .O(sub_ln483_fu_2188_p2[3]));
  LUT6 #(
    .INIT(64'h6229466242224442)) 
    \SD_reg_4128[7]_i_2 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_147_reg_661[7]),
        .I2(\SD_reg_4128[7]_i_5_n_5 ),
        .I3(empty_147_reg_661[6]),
        .I4(g_2_reg_719__0[6]),
        .I5(\SD_reg_4128[7]_i_6_n_5 ),
        .O(zext_ln483_1_fu_2256_p1[7]));
  LUT6 #(
    .INIT(64'h6229466242224442)) 
    \SD_reg_4128[7]_i_3 
       (.I0(g_2_reg_719__0[7]),
        .I1(empty_162_reg_777[7]),
        .I2(\SD_reg_4128[7]_i_7_n_5 ),
        .I3(empty_162_reg_777[6]),
        .I4(g_2_reg_719__0[6]),
        .I5(\SD_reg_4128[7]_i_8_n_5 ),
        .O(zext_ln483_fu_2220_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \SD_reg_4128[7]_i_4 
       (.I0(zext_ln483_1_fu_2256_p1[6]),
        .I1(zext_ln483_fu_2220_p1[6]),
        .I2(\SD_reg_4128[5]_i_4_n_5 ),
        .I3(zext_ln483_fu_2220_p1[5]),
        .I4(zext_ln483_1_fu_2256_p1[5]),
        .O(\SD_reg_4128[7]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_reg_4128[7]_i_5 
       (.I0(g_2_reg_719__0[5]),
        .I1(empty_147_reg_661[5]),
        .I2(\SD_reg_4128[5]_i_9_n_5 ),
        .O(\SD_reg_4128[7]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \SD_reg_4128[7]_i_6 
       (.I0(\SD_reg_4128[7]_i_9_n_5 ),
        .I1(empty_147_reg_661[5]),
        .I2(g_2_reg_719__0[5]),
        .I3(g_2_reg_719__0[4]),
        .I4(empty_147_reg_661[4]),
        .I5(\SD_reg_4128[7]_i_10_n_5 ),
        .O(\SD_reg_4128[7]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \SD_reg_4128[7]_i_7 
       (.I0(g_2_reg_719__0[5]),
        .I1(empty_162_reg_777[5]),
        .I2(\SD_reg_4128[5]_i_11_n_5 ),
        .O(\SD_reg_4128[7]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \SD_reg_4128[7]_i_8 
       (.I0(\SD_reg_4128[7]_i_11_n_5 ),
        .I1(empty_162_reg_777[5]),
        .I2(g_2_reg_719__0[5]),
        .I3(g_2_reg_719__0[4]),
        .I4(empty_162_reg_777[4]),
        .I5(\SD_reg_4128[7]_i_12_n_5 ),
        .O(\SD_reg_4128[7]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'h0000000041000041)) 
    \SD_reg_4128[7]_i_9 
       (.I0(sub_ln483_1_fu_2224_p2[2]),
        .I1(empty_147_reg_661[1]),
        .I2(g_2_reg_719__0[1]),
        .I3(empty_147_reg_661[0]),
        .I4(g_2_reg_719__0[0]),
        .I5(sub_ln483_1_fu_2224_p2[3]),
        .O(\SD_reg_4128[7]_i_9_n_5 ));
  FDRE \SD_reg_4128_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2260_p2[1]),
        .Q(SD_reg_4128[0]),
        .R(1'b0));
  FDRE \SD_reg_4128_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2260_p2[2]),
        .Q(SD_reg_4128[1]),
        .R(1'b0));
  FDRE \SD_reg_4128_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2260_p2[3]),
        .Q(SD_reg_4128[2]),
        .R(1'b0));
  FDRE \SD_reg_4128_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2260_p2[4]),
        .Q(SD_reg_4128[3]),
        .R(1'b0));
  FDRE \SD_reg_4128_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2260_p2[5]),
        .Q(SD_reg_4128[4]),
        .R(1'b0));
  FDRE \SD_reg_4128_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2260_p2[6]),
        .Q(SD_reg_4128[5]),
        .R(1'b0));
  FDRE \SD_reg_4128_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2260_p2[7]),
        .Q(SD_reg_4128[6]),
        .R(1'b0));
  FDRE \SD_reg_4128_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln483_fu_2260_p2[8]),
        .Q(SD_reg_4128[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(cmp689_reg_681),
        .I2(g_2_reg_719_pp0_iter8_reg[0]),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_15 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(imgG_full_n),
        .I1(tmp_53_reg_3879_pp0_iter8_reg),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\ap_CS_fsm_reg[1] [1]),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(g_2_reg_719_pp0_iter8_reg[0]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(g_2_reg_719_pp0_iter8_reg[1]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(g_2_reg_719_pp0_iter8_reg[2]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(g_2_reg_719_pp0_iter8_reg[3]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(cmp689_reg_681),
        .I2(g_2_reg_719_pp0_iter8_reg[1]),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(g_2_reg_719_pp0_iter8_reg[4]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(g_2_reg_719_pp0_iter8_reg[5]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][22]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(g_2_reg_719_pp0_iter8_reg[6]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][23]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(g_2_reg_719_pp0_iter8_reg[7]),
        .I2(cmp689_reg_681),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(cmp689_reg_681),
        .I2(g_2_reg_719_pp0_iter8_reg[2]),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(cmp689_reg_681),
        .I2(g_2_reg_719_pp0_iter8_reg[3]),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(cmp689_reg_681),
        .I2(g_2_reg_719_pp0_iter8_reg[4]),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(cmp689_reg_681),
        .I2(g_2_reg_719_pp0_iter8_reg[5]),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(cmp689_reg_681),
        .I2(g_2_reg_719_pp0_iter8_reg[6]),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(icmp_ln439_reg_3872_pp0_iter8_reg),
        .I1(cmp689_reg_681),
        .I2(g_2_reg_719_pp0_iter8_reg[7]),
        .O(\icmp_ln439_reg_3872_pp0_iter8_reg_reg[0]_8 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln476_1_reg_4123[10]_i_11 
       (.I0(sub_ln476_2_fu_2104_p2[4]),
        .I1(sub_ln476_2_fu_2104_p2[2]),
        .I2(sub_ln476_2_fu_2104_p2[1]),
        .I3(sub_ln476_2_fu_2104_p2[0]),
        .I4(sub_ln476_2_fu_2104_p2[3]),
        .I5(sub_ln476_2_fu_2104_p2[5]),
        .O(\add_ln476_1_reg_4123[10]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \add_ln476_1_reg_4123[10]_i_12 
       (.I0(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I1(ave_fu_1816_p2[11]),
        .I2(\add_ln476_reg_4118[10]_i_29_n_5 ),
        .I3(ave_fu_1816_p2[10]),
        .O(\add_ln476_1_reg_4123[10]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h2F4FD0B0)) 
    \add_ln476_1_reg_4123[10]_i_13 
       (.I0(ave_fu_1816_p2[10]),
        .I1(\add_ln476_reg_4118[10]_i_29_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I4(\sext_ln465_reg_4013_reg[8]_i_1_n_11 ),
        .O(\add_ln476_1_reg_4123[10]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h6F60909F)) 
    \add_ln476_1_reg_4123[10]_i_14 
       (.I0(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I1(\add_ln476_reg_4118[10]_i_30_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[10]),
        .I4(K_fu_1434_p2[8]),
        .O(\add_ln476_1_reg_4123[10]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \add_ln476_1_reg_4123[10]_i_16 
       (.I0(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I1(ave_fu_1816_p2[11]),
        .I2(\add_ln476_reg_4118[10]_i_29_n_5 ),
        .I3(ave_fu_1816_p2[10]),
        .O(\add_ln476_1_reg_4123[10]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h2F4FD0B0)) 
    \add_ln476_1_reg_4123[10]_i_17 
       (.I0(ave_fu_1816_p2[10]),
        .I1(\add_ln476_reg_4118[10]_i_29_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I4(\add_ln476_1_reg_4123_reg[10]_i_15_n_11 ),
        .O(\add_ln476_1_reg_4123[10]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h6F60909F)) 
    \add_ln476_1_reg_4123[10]_i_18 
       (.I0(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I1(\add_ln476_reg_4118[10]_i_30_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[10]),
        .I4(K_4_fu_1562_p2[8]),
        .O(\add_ln476_1_reg_4123[10]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln476_1_reg_4123[10]_i_2 
       (.I0(sub_ln476_fu_2032_p2[8]),
        .I1(sub_ln476_fu_2032_p2[6]),
        .I2(\add_ln476_1_reg_4123[10]_i_7_n_5 ),
        .I3(sub_ln476_fu_2032_p2[7]),
        .I4(sub_ln476_fu_2032_p2[10]),
        .I5(sub_ln476_fu_2032_p2[9]),
        .O(zext_ln476_fu_2064_p1[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4123[10]_i_20 
       (.I0(K_4_fu_1562_p2[7]),
        .I1(mean_fu_1970_p3[7]),
        .O(\add_ln476_1_reg_4123[10]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4123[10]_i_21 
       (.I0(K_4_fu_1562_p2[6]),
        .I1(mean_fu_1970_p3[6]),
        .O(\add_ln476_1_reg_4123[10]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hDBFF24002400DBFF)) 
    \add_ln476_1_reg_4123[10]_i_22 
       (.I0(\add_ln476_reg_4118[7]_i_31_n_5 ),
        .I1(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I2(ave_fu_1816_p2[6]),
        .I3(ave_fu_1816_p2[11]),
        .I4(ave_fu_1816_p2[7]),
        .I5(K_4_fu_1562_p2[5]),
        .O(\add_ln476_1_reg_4123[10]_i_22_n_5 ));
  LUT5 #(
    .INIT(32'h9F60609F)) 
    \add_ln476_1_reg_4123[10]_i_23 
       (.I0(\add_ln476_reg_4118[7]_i_31_n_5 ),
        .I1(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[6]),
        .I4(K_4_fu_1562_p2[4]),
        .O(\add_ln476_1_reg_4123[10]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4123[10]_i_24 
       (.I0(K_4_fu_1562_p2[3]),
        .I1(mean_fu_1970_p3[3]),
        .O(\add_ln476_1_reg_4123[10]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4123[10]_i_25 
       (.I0(K_4_fu_1562_p2[2]),
        .I1(mean_fu_1970_p3[2]),
        .O(\add_ln476_1_reg_4123[10]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h6999699969999999)) 
    \add_ln476_1_reg_4123[10]_i_26 
       (.I0(K_4_fu_1562_p2[1]),
        .I1(ave_fu_1816_p2[3]),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[2]),
        .I4(ave_fu_1816_p2[0]),
        .I5(ave_fu_1816_p2[1]),
        .O(\add_ln476_1_reg_4123[10]_i_26_n_5 ));
  LUT5 #(
    .INIT(32'h69696999)) 
    \add_ln476_1_reg_4123[10]_i_27 
       (.I0(K_4_fu_1562_p2[0]),
        .I1(ave_fu_1816_p2[2]),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[1]),
        .I4(ave_fu_1816_p2[0]),
        .O(\add_ln476_1_reg_4123[10]_i_27_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \add_ln476_1_reg_4123[10]_i_28 
       (.I0(zext_ln454_fu_1544_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I2(ap_phi_reg_pp0_iter2_empty_148_reg_797[7]),
        .I3(zext_ln454_fu_1544_p1[8]),
        .O(\add_ln476_1_reg_4123[10]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln476_1_reg_4123[10]_i_29 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[6]),
        .I2(zext_ln454_fu_1544_p1[6]),
        .O(\add_ln476_1_reg_4123[10]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln476_1_reg_4123[10]_i_3 
       (.I0(sub_ln476_fu_2032_p2[7]),
        .I1(\add_ln476_1_reg_4123[10]_i_7_n_5 ),
        .I2(sub_ln476_fu_2032_p2[6]),
        .I3(sub_ln476_fu_2032_p2[10]),
        .I4(sub_ln476_fu_2032_p2[8]),
        .O(zext_ln476_fu_2064_p1[8]));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln476_1_reg_4123[10]_i_30 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .I2(zext_ln454_fu_1544_p1[5]),
        .O(\add_ln476_1_reg_4123[10]_i_30_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln476_1_reg_4123[10]_i_31 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .I2(zext_ln454_fu_1544_p1[4]),
        .O(\add_ln476_1_reg_4123[10]_i_31_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln476_1_reg_4123[10]_i_32 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I2(zext_ln454_fu_1544_p1[3]),
        .O(\add_ln476_1_reg_4123[10]_i_32_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln476_1_reg_4123[10]_i_33 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[2]),
        .I2(zext_ln454_fu_1544_p1[2]),
        .O(\add_ln476_1_reg_4123[10]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln476_1_reg_4123[10]_i_34 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[1]),
        .O(\add_ln476_1_reg_4123[10]_i_34_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln476_1_reg_4123[10]_i_35 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .O(\add_ln476_1_reg_4123[10]_i_35_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_1_reg_4123[10]_i_36 
       (.I0(\add_ln476_1_reg_4123[10]_i_29_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I2(ap_phi_reg_pp0_iter2_empty_148_reg_797[7]),
        .I3(zext_ln454_fu_1544_p1[7]),
        .O(\add_ln476_1_reg_4123[10]_i_36_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_1_reg_4123[10]_i_37 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[6]),
        .I2(zext_ln454_fu_1544_p1[6]),
        .I3(\add_ln476_1_reg_4123[10]_i_30_n_5 ),
        .O(\add_ln476_1_reg_4123[10]_i_37_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_1_reg_4123[10]_i_38 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .I2(zext_ln454_fu_1544_p1[5]),
        .I3(\add_ln476_1_reg_4123[10]_i_31_n_5 ),
        .O(\add_ln476_1_reg_4123[10]_i_38_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_1_reg_4123[10]_i_39 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .I2(zext_ln454_fu_1544_p1[4]),
        .I3(\add_ln476_1_reg_4123[10]_i_32_n_5 ),
        .O(\add_ln476_1_reg_4123[10]_i_39_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln476_1_reg_4123[10]_i_4 
       (.I0(zext_ln476_fu_2064_p1[9]),
        .I1(sub_ln476_2_fu_2104_p2[9]),
        .I2(sub_ln476_2_fu_2104_p2[10]),
        .I3(\add_ln476_1_reg_4123[10]_i_9_n_5 ),
        .I4(sub_ln476_2_fu_2104_p2[8]),
        .O(\add_ln476_1_reg_4123[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_1_reg_4123[10]_i_40 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I2(zext_ln454_fu_1544_p1[3]),
        .I3(\add_ln476_1_reg_4123[10]_i_33_n_5 ),
        .O(\add_ln476_1_reg_4123[10]_i_40_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_1_reg_4123[10]_i_41 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[2]),
        .I2(zext_ln454_fu_1544_p1[2]),
        .I3(\add_ln476_1_reg_4123[10]_i_34_n_5 ),
        .O(\add_ln476_1_reg_4123[10]_i_41_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln476_1_reg_4123[10]_i_42 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[1]),
        .I2(zext_ln454_fu_1544_p1[1]),
        .O(\add_ln476_1_reg_4123[10]_i_42_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln476_1_reg_4123[10]_i_43 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[0]),
        .O(\add_ln476_1_reg_4123[10]_i_43_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln476_1_reg_4123[10]_i_5 
       (.I0(zext_ln476_fu_2064_p1[8]),
        .I1(sub_ln476_2_fu_2104_p2[8]),
        .I2(sub_ln476_2_fu_2104_p2[10]),
        .I3(sub_ln476_2_fu_2104_p2[6]),
        .I4(\add_ln476_1_reg_4123[10]_i_11_n_5 ),
        .I5(sub_ln476_2_fu_2104_p2[7]),
        .O(\add_ln476_1_reg_4123[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln476_1_reg_4123[10]_i_7 
       (.I0(sub_ln476_fu_2032_p2[4]),
        .I1(sub_ln476_fu_2032_p2[2]),
        .I2(sub_ln476_fu_2032_p2[1]),
        .I3(sub_ln476_fu_2032_p2[0]),
        .I4(sub_ln476_fu_2032_p2[3]),
        .I5(sub_ln476_fu_2032_p2[5]),
        .O(\add_ln476_1_reg_4123[10]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln476_1_reg_4123[10]_i_9 
       (.I0(sub_ln476_2_fu_2104_p2[6]),
        .I1(\add_ln476_1_reg_4123[10]_i_11_n_5 ),
        .I2(sub_ln476_2_fu_2104_p2[7]),
        .O(\add_ln476_1_reg_4123[10]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln476_1_reg_4123[7]_i_10 
       (.I0(zext_ln476_fu_2064_p1[7]),
        .I1(sub_ln476_2_fu_2104_p2[7]),
        .I2(sub_ln476_2_fu_2104_p2[10]),
        .I3(\add_ln476_1_reg_4123[10]_i_11_n_5 ),
        .I4(sub_ln476_2_fu_2104_p2[6]),
        .O(\add_ln476_1_reg_4123[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_1_reg_4123[7]_i_11 
       (.I0(sub_ln476_fu_2032_p2[6]),
        .I1(sub_ln476_fu_2032_p2[10]),
        .I2(\add_ln476_1_reg_4123[10]_i_7_n_5 ),
        .I3(sub_ln476_2_fu_2104_p2[6]),
        .I4(sub_ln476_2_fu_2104_p2[10]),
        .I5(\add_ln476_1_reg_4123[10]_i_11_n_5 ),
        .O(\add_ln476_1_reg_4123[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_1_reg_4123[7]_i_12 
       (.I0(sub_ln476_fu_2032_p2[5]),
        .I1(sub_ln476_fu_2032_p2[10]),
        .I2(\add_ln476_1_reg_4123[7]_i_18_n_5 ),
        .I3(sub_ln476_2_fu_2104_p2[5]),
        .I4(sub_ln476_2_fu_2104_p2[10]),
        .I5(\add_ln476_1_reg_4123[7]_i_27_n_5 ),
        .O(\add_ln476_1_reg_4123[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln476_1_reg_4123[7]_i_13 
       (.I0(zext_ln476_fu_2064_p1[4]),
        .I1(sub_ln476_2_fu_2104_p2[4]),
        .I2(sub_ln476_2_fu_2104_p2[10]),
        .I3(\add_ln476_1_reg_4123[7]_i_28_n_5 ),
        .O(\add_ln476_1_reg_4123[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln476_1_reg_4123[7]_i_14 
       (.I0(zext_ln476_fu_2064_p1[3]),
        .I1(sub_ln476_2_fu_2104_p2[3]),
        .I2(sub_ln476_2_fu_2104_p2[10]),
        .I3(sub_ln476_2_fu_2104_p2[0]),
        .I4(sub_ln476_2_fu_2104_p2[1]),
        .I5(sub_ln476_2_fu_2104_p2[2]),
        .O(\add_ln476_1_reg_4123[7]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln476_1_reg_4123[7]_i_15 
       (.I0(zext_ln476_fu_2064_p1[2]),
        .I1(sub_ln476_2_fu_2104_p2[2]),
        .I2(sub_ln476_2_fu_2104_p2[10]),
        .I3(sub_ln476_2_fu_2104_p2[1]),
        .I4(sub_ln476_2_fu_2104_p2[0]),
        .O(\add_ln476_1_reg_4123[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln476_1_reg_4123[7]_i_16 
       (.I0(sub_ln476_fu_2032_p2[1]),
        .I1(sub_ln476_fu_2032_p2[10]),
        .I2(sub_ln476_fu_2032_p2[0]),
        .I3(sub_ln476_2_fu_2104_p2[1]),
        .I4(sub_ln476_2_fu_2104_p2[10]),
        .I5(sub_ln476_2_fu_2104_p2[0]),
        .O(\add_ln476_1_reg_4123[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln476_1_reg_4123[7]_i_17 
       (.I0(sub_ln476_fu_2032_p2[0]),
        .I1(sub_ln476_2_fu_2104_p2[0]),
        .O(\add_ln476_1_reg_4123[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln476_1_reg_4123[7]_i_18 
       (.I0(sub_ln476_fu_2032_p2[3]),
        .I1(sub_ln476_fu_2032_p2[0]),
        .I2(sub_ln476_fu_2032_p2[1]),
        .I3(sub_ln476_fu_2032_p2[2]),
        .I4(sub_ln476_fu_2032_p2[4]),
        .O(\add_ln476_1_reg_4123[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4123[7]_i_19 
       (.I0(K_fu_1434_p2[7]),
        .I1(mean_fu_1970_p3[7]),
        .O(\add_ln476_1_reg_4123[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln476_1_reg_4123[7]_i_2 
       (.I0(sub_ln476_fu_2032_p2[6]),
        .I1(\add_ln476_1_reg_4123[10]_i_7_n_5 ),
        .I2(sub_ln476_fu_2032_p2[10]),
        .I3(sub_ln476_fu_2032_p2[7]),
        .O(zext_ln476_fu_2064_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4123[7]_i_20 
       (.I0(K_fu_1434_p2[6]),
        .I1(mean_fu_1970_p3[6]),
        .O(\add_ln476_1_reg_4123[7]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hDBFF24002400DBFF)) 
    \add_ln476_1_reg_4123[7]_i_21 
       (.I0(\add_ln476_reg_4118[7]_i_31_n_5 ),
        .I1(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I2(ave_fu_1816_p2[6]),
        .I3(ave_fu_1816_p2[11]),
        .I4(ave_fu_1816_p2[7]),
        .I5(K_fu_1434_p2[5]),
        .O(\add_ln476_1_reg_4123[7]_i_21_n_5 ));
  LUT5 #(
    .INIT(32'h9F60609F)) 
    \add_ln476_1_reg_4123[7]_i_22 
       (.I0(\add_ln476_reg_4118[7]_i_31_n_5 ),
        .I1(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[6]),
        .I4(K_fu_1434_p2[4]),
        .O(\add_ln476_1_reg_4123[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4123[7]_i_23 
       (.I0(K_fu_1434_p2[3]),
        .I1(mean_fu_1970_p3[3]),
        .O(\add_ln476_1_reg_4123[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_1_reg_4123[7]_i_24 
       (.I0(K_fu_1434_p2[2]),
        .I1(mean_fu_1970_p3[2]),
        .O(\add_ln476_1_reg_4123[7]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h6999699969999999)) 
    \add_ln476_1_reg_4123[7]_i_25 
       (.I0(K_fu_1434_p2[1]),
        .I1(ave_fu_1816_p2[3]),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[2]),
        .I4(ave_fu_1816_p2[0]),
        .I5(ave_fu_1816_p2[1]),
        .O(\add_ln476_1_reg_4123[7]_i_25_n_5 ));
  LUT5 #(
    .INIT(32'h69696999)) 
    \add_ln476_1_reg_4123[7]_i_26 
       (.I0(K_fu_1434_p2[0]),
        .I1(ave_fu_1816_p2[2]),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[1]),
        .I4(ave_fu_1816_p2[0]),
        .O(\add_ln476_1_reg_4123[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln476_1_reg_4123[7]_i_27 
       (.I0(sub_ln476_2_fu_2104_p2[3]),
        .I1(sub_ln476_2_fu_2104_p2[0]),
        .I2(sub_ln476_2_fu_2104_p2[1]),
        .I3(sub_ln476_2_fu_2104_p2[2]),
        .I4(sub_ln476_2_fu_2104_p2[4]),
        .O(\add_ln476_1_reg_4123[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln476_1_reg_4123[7]_i_28 
       (.I0(sub_ln476_2_fu_2104_p2[2]),
        .I1(sub_ln476_2_fu_2104_p2[1]),
        .I2(sub_ln476_2_fu_2104_p2[0]),
        .I3(sub_ln476_2_fu_2104_p2[3]),
        .O(\add_ln476_1_reg_4123[7]_i_28_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln476_1_reg_4123[7]_i_3 
       (.I0(\add_ln476_1_reg_4123[10]_i_7_n_5 ),
        .I1(sub_ln476_fu_2032_p2[10]),
        .I2(sub_ln476_fu_2032_p2[6]),
        .O(zext_ln476_fu_2064_p1[6]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln476_1_reg_4123[7]_i_4 
       (.I0(\add_ln476_1_reg_4123[7]_i_18_n_5 ),
        .I1(sub_ln476_fu_2032_p2[10]),
        .I2(sub_ln476_fu_2032_p2[5]),
        .O(zext_ln476_fu_2064_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln476_1_reg_4123[7]_i_5 
       (.I0(sub_ln476_fu_2032_p2[3]),
        .I1(sub_ln476_fu_2032_p2[0]),
        .I2(sub_ln476_fu_2032_p2[1]),
        .I3(sub_ln476_fu_2032_p2[2]),
        .I4(sub_ln476_fu_2032_p2[10]),
        .I5(sub_ln476_fu_2032_p2[4]),
        .O(zext_ln476_fu_2064_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln476_1_reg_4123[7]_i_6 
       (.I0(sub_ln476_fu_2032_p2[2]),
        .I1(sub_ln476_fu_2032_p2[1]),
        .I2(sub_ln476_fu_2032_p2[0]),
        .I3(sub_ln476_fu_2032_p2[10]),
        .I4(sub_ln476_fu_2032_p2[3]),
        .O(zext_ln476_fu_2064_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln476_1_reg_4123[7]_i_7 
       (.I0(sub_ln476_fu_2032_p2[0]),
        .I1(sub_ln476_fu_2032_p2[1]),
        .I2(sub_ln476_fu_2032_p2[10]),
        .I3(sub_ln476_fu_2032_p2[2]),
        .O(zext_ln476_fu_2064_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln476_1_reg_4123[7]_i_8 
       (.I0(sub_ln476_fu_2032_p2[0]),
        .I1(sub_ln476_fu_2032_p2[10]),
        .I2(sub_ln476_fu_2032_p2[1]),
        .O(zext_ln476_fu_2064_p1[1]));
  FDRE \add_ln476_1_reg_4123_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[0]),
        .Q(add_ln476_1_reg_4123[0]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4123_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[10]),
        .Q(add_ln476_1_reg_4123[10]),
        .R(1'b0));
  CARRY8 \add_ln476_1_reg_4123_reg[10]_i_1 
       (.CI(\add_ln476_1_reg_4123_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_1_reg_4123_reg[10]_i_1_CO_UNCONNECTED [7:3],add_ln476_1_fu_2182_p2[10],\NLW_add_ln476_1_reg_4123_reg[10]_i_1_CO_UNCONNECTED [1],\add_ln476_1_reg_4123_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln476_fu_2064_p1[9:8]}),
        .O({\NLW_add_ln476_1_reg_4123_reg[10]_i_1_O_UNCONNECTED [7:2],add_ln476_1_fu_2182_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\add_ln476_1_reg_4123[10]_i_4_n_5 ,\add_ln476_1_reg_4123[10]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_1_reg_4123_reg[10]_i_10 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln476_1_reg_4123_reg[10]_i_10_n_5 ,\add_ln476_1_reg_4123_reg[10]_i_10_n_6 ,\add_ln476_1_reg_4123_reg[10]_i_10_n_7 ,\add_ln476_1_reg_4123_reg[10]_i_10_n_8 ,\add_ln476_1_reg_4123_reg[10]_i_10_n_9 ,\add_ln476_1_reg_4123_reg[10]_i_10_n_10 ,\add_ln476_1_reg_4123_reg[10]_i_10_n_11 ,\add_ln476_1_reg_4123_reg[10]_i_10_n_12 }),
        .DI(K_4_fu_1562_p2[7:0]),
        .O(sub_ln476_2_fu_2104_p2[7:0]),
        .S({\add_ln476_1_reg_4123[10]_i_20_n_5 ,\add_ln476_1_reg_4123[10]_i_21_n_5 ,\add_ln476_1_reg_4123[10]_i_22_n_5 ,\add_ln476_1_reg_4123[10]_i_23_n_5 ,\add_ln476_1_reg_4123[10]_i_24_n_5 ,\add_ln476_1_reg_4123[10]_i_25_n_5 ,\add_ln476_1_reg_4123[10]_i_26_n_5 ,\add_ln476_1_reg_4123[10]_i_27_n_5 }));
  CARRY8 \add_ln476_1_reg_4123_reg[10]_i_15 
       (.CI(\add_ln476_1_reg_4123_reg[10]_i_19_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_1_reg_4123_reg[10]_i_15_CO_UNCONNECTED [7:2],\add_ln476_1_reg_4123_reg[10]_i_15_n_11 ,\NLW_add_ln476_1_reg_4123_reg[10]_i_15_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln454_fu_1544_p1[8]}),
        .O({\NLW_add_ln476_1_reg_4123_reg[10]_i_15_O_UNCONNECTED [7:1],K_4_fu_1562_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\add_ln476_1_reg_4123[10]_i_28_n_5 }));
  CARRY8 \add_ln476_1_reg_4123_reg[10]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln476_1_reg_4123_reg[10]_i_19_n_5 ,\add_ln476_1_reg_4123_reg[10]_i_19_n_6 ,\add_ln476_1_reg_4123_reg[10]_i_19_n_7 ,\add_ln476_1_reg_4123_reg[10]_i_19_n_8 ,\add_ln476_1_reg_4123_reg[10]_i_19_n_9 ,\add_ln476_1_reg_4123_reg[10]_i_19_n_10 ,\add_ln476_1_reg_4123_reg[10]_i_19_n_11 ,\add_ln476_1_reg_4123_reg[10]_i_19_n_12 }),
        .DI({\add_ln476_1_reg_4123[10]_i_29_n_5 ,\add_ln476_1_reg_4123[10]_i_30_n_5 ,\add_ln476_1_reg_4123[10]_i_31_n_5 ,\add_ln476_1_reg_4123[10]_i_32_n_5 ,\add_ln476_1_reg_4123[10]_i_33_n_5 ,\add_ln476_1_reg_4123[10]_i_34_n_5 ,zext_ln454_fu_1544_p1[1],\add_ln476_1_reg_4123[10]_i_35_n_5 }),
        .O(K_4_fu_1562_p2[7:0]),
        .S({\add_ln476_1_reg_4123[10]_i_36_n_5 ,\add_ln476_1_reg_4123[10]_i_37_n_5 ,\add_ln476_1_reg_4123[10]_i_38_n_5 ,\add_ln476_1_reg_4123[10]_i_39_n_5 ,\add_ln476_1_reg_4123[10]_i_40_n_5 ,\add_ln476_1_reg_4123[10]_i_41_n_5 ,\add_ln476_1_reg_4123[10]_i_42_n_5 ,\add_ln476_1_reg_4123[10]_i_43_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_1_reg_4123_reg[10]_i_6 
       (.CI(\add_ln476_1_reg_4123_reg[7]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_1_reg_4123_reg[10]_i_6_CO_UNCONNECTED [7:2],\add_ln476_1_reg_4123_reg[10]_i_6_n_11 ,\add_ln476_1_reg_4123_reg[10]_i_6_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sext_ln465_reg_4013_reg[8]_i_1_n_11 ,K_fu_1434_p2[8]}),
        .O({\NLW_add_ln476_1_reg_4123_reg[10]_i_6_O_UNCONNECTED [7:3],sub_ln476_fu_2032_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln476_1_reg_4123[10]_i_12_n_5 ,\add_ln476_1_reg_4123[10]_i_13_n_5 ,\add_ln476_1_reg_4123[10]_i_14_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_1_reg_4123_reg[10]_i_8 
       (.CI(\add_ln476_1_reg_4123_reg[10]_i_10_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_1_reg_4123_reg[10]_i_8_CO_UNCONNECTED [7:2],\add_ln476_1_reg_4123_reg[10]_i_8_n_11 ,\add_ln476_1_reg_4123_reg[10]_i_8_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln476_1_reg_4123_reg[10]_i_15_n_11 ,K_4_fu_1562_p2[8]}),
        .O({\NLW_add_ln476_1_reg_4123_reg[10]_i_8_O_UNCONNECTED [7:3],sub_ln476_2_fu_2104_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln476_1_reg_4123[10]_i_16_n_5 ,\add_ln476_1_reg_4123[10]_i_17_n_5 ,\add_ln476_1_reg_4123[10]_i_18_n_5 }));
  FDRE \add_ln476_1_reg_4123_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[1]),
        .Q(add_ln476_1_reg_4123[1]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4123_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[2]),
        .Q(add_ln476_1_reg_4123[2]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4123_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[3]),
        .Q(add_ln476_1_reg_4123[3]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4123_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[4]),
        .Q(add_ln476_1_reg_4123[4]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4123_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[5]),
        .Q(add_ln476_1_reg_4123[5]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4123_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[6]),
        .Q(add_ln476_1_reg_4123[6]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4123_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[7]),
        .Q(add_ln476_1_reg_4123[7]),
        .R(1'b0));
  CARRY8 \add_ln476_1_reg_4123_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln476_1_reg_4123_reg[7]_i_1_n_5 ,\add_ln476_1_reg_4123_reg[7]_i_1_n_6 ,\add_ln476_1_reg_4123_reg[7]_i_1_n_7 ,\add_ln476_1_reg_4123_reg[7]_i_1_n_8 ,\add_ln476_1_reg_4123_reg[7]_i_1_n_9 ,\add_ln476_1_reg_4123_reg[7]_i_1_n_10 ,\add_ln476_1_reg_4123_reg[7]_i_1_n_11 ,\add_ln476_1_reg_4123_reg[7]_i_1_n_12 }),
        .DI({zext_ln476_fu_2064_p1[7:1],sub_ln476_fu_2032_p2[0]}),
        .O(add_ln476_1_fu_2182_p2[7:0]),
        .S({\add_ln476_1_reg_4123[7]_i_10_n_5 ,\add_ln476_1_reg_4123[7]_i_11_n_5 ,\add_ln476_1_reg_4123[7]_i_12_n_5 ,\add_ln476_1_reg_4123[7]_i_13_n_5 ,\add_ln476_1_reg_4123[7]_i_14_n_5 ,\add_ln476_1_reg_4123[7]_i_15_n_5 ,\add_ln476_1_reg_4123[7]_i_16_n_5 ,\add_ln476_1_reg_4123[7]_i_17_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_1_reg_4123_reg[7]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln476_1_reg_4123_reg[7]_i_9_n_5 ,\add_ln476_1_reg_4123_reg[7]_i_9_n_6 ,\add_ln476_1_reg_4123_reg[7]_i_9_n_7 ,\add_ln476_1_reg_4123_reg[7]_i_9_n_8 ,\add_ln476_1_reg_4123_reg[7]_i_9_n_9 ,\add_ln476_1_reg_4123_reg[7]_i_9_n_10 ,\add_ln476_1_reg_4123_reg[7]_i_9_n_11 ,\add_ln476_1_reg_4123_reg[7]_i_9_n_12 }),
        .DI(K_fu_1434_p2[7:0]),
        .O(sub_ln476_fu_2032_p2[7:0]),
        .S({\add_ln476_1_reg_4123[7]_i_19_n_5 ,\add_ln476_1_reg_4123[7]_i_20_n_5 ,\add_ln476_1_reg_4123[7]_i_21_n_5 ,\add_ln476_1_reg_4123[7]_i_22_n_5 ,\add_ln476_1_reg_4123[7]_i_23_n_5 ,\add_ln476_1_reg_4123[7]_i_24_n_5 ,\add_ln476_1_reg_4123[7]_i_25_n_5 ,\add_ln476_1_reg_4123[7]_i_26_n_5 }));
  FDRE \add_ln476_1_reg_4123_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[8]),
        .Q(add_ln476_1_reg_4123[8]),
        .R(1'b0));
  FDRE \add_ln476_1_reg_4123_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_1_fu_2182_p2[9]),
        .Q(add_ln476_1_reg_4123[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln476_reg_4118[10]_i_11 
       (.I0(sub_ln476_1_fu_2068_p2[4]),
        .I1(sub_ln476_1_fu_2068_p2[2]),
        .I2(sub_ln476_1_fu_2068_p2[1]),
        .I3(sub_ln476_1_fu_2068_p2[0]),
        .I4(sub_ln476_1_fu_2068_p2[3]),
        .I5(sub_ln476_1_fu_2068_p2[5]),
        .O(\add_ln476_reg_4118[10]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \add_ln476_reg_4118[10]_i_12 
       (.I0(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I1(ave_fu_1816_p2[11]),
        .I2(\add_ln476_reg_4118[10]_i_29_n_5 ),
        .I3(ave_fu_1816_p2[10]),
        .O(\add_ln476_reg_4118[10]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h2F4FD0B0)) 
    \add_ln476_reg_4118[10]_i_13 
       (.I0(ave_fu_1816_p2[10]),
        .I1(\add_ln476_reg_4118[10]_i_29_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I4(\sext_ln465_3_reg_4018_reg[8]_i_1_n_11 ),
        .O(\add_ln476_reg_4118[10]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h6F60909F)) 
    \add_ln476_reg_4118[10]_i_14 
       (.I0(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I1(\add_ln476_reg_4118[10]_i_30_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[10]),
        .I4(K_6_fu_1622_p2[8]),
        .O(\add_ln476_reg_4118[10]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \add_ln476_reg_4118[10]_i_16 
       (.I0(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I1(ave_fu_1816_p2[11]),
        .I2(\add_ln476_reg_4118[10]_i_29_n_5 ),
        .I3(ave_fu_1816_p2[10]),
        .O(\add_ln476_reg_4118[10]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h2F4FD0B0)) 
    \add_ln476_reg_4118[10]_i_17 
       (.I0(ave_fu_1816_p2[10]),
        .I1(\add_ln476_reg_4118[10]_i_29_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I4(\add_ln476_reg_4118_reg[10]_i_15_n_11 ),
        .O(\add_ln476_reg_4118[10]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h6F60909F)) 
    \add_ln476_reg_4118[10]_i_18 
       (.I0(\add_ln476_reg_4118[10]_i_28_n_5 ),
        .I1(\add_ln476_reg_4118[10]_i_30_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[10]),
        .I4(K_2_fu_1502_p2[8]),
        .O(\add_ln476_reg_4118[10]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFFFFEF0000)) 
    \add_ln476_reg_4118[10]_i_2 
       (.I0(sub_ln476_3_fu_2140_p2[8]),
        .I1(sub_ln476_3_fu_2140_p2[6]),
        .I2(\add_ln476_reg_4118[10]_i_7_n_5 ),
        .I3(sub_ln476_3_fu_2140_p2[7]),
        .I4(sub_ln476_3_fu_2140_p2[10]),
        .I5(sub_ln476_3_fu_2140_p2[9]),
        .O(zext_ln476_3_fu_2172_p1[9]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4118[10]_i_20 
       (.I0(K_2_fu_1502_p2[7]),
        .I1(mean_fu_1970_p3[7]),
        .O(\add_ln476_reg_4118[10]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4118[10]_i_21 
       (.I0(K_2_fu_1502_p2[6]),
        .I1(mean_fu_1970_p3[6]),
        .O(\add_ln476_reg_4118[10]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hDBFF24002400DBFF)) 
    \add_ln476_reg_4118[10]_i_22 
       (.I0(\add_ln476_reg_4118[7]_i_31_n_5 ),
        .I1(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I2(ave_fu_1816_p2[6]),
        .I3(ave_fu_1816_p2[11]),
        .I4(ave_fu_1816_p2[7]),
        .I5(K_2_fu_1502_p2[5]),
        .O(\add_ln476_reg_4118[10]_i_22_n_5 ));
  LUT5 #(
    .INIT(32'h9F60609F)) 
    \add_ln476_reg_4118[10]_i_23 
       (.I0(\add_ln476_reg_4118[7]_i_31_n_5 ),
        .I1(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[6]),
        .I4(K_2_fu_1502_p2[4]),
        .O(\add_ln476_reg_4118[10]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4118[10]_i_24 
       (.I0(K_2_fu_1502_p2[3]),
        .I1(mean_fu_1970_p3[3]),
        .O(\add_ln476_reg_4118[10]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4118[10]_i_25 
       (.I0(K_2_fu_1502_p2[2]),
        .I1(mean_fu_1970_p3[2]),
        .O(\add_ln476_reg_4118[10]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h6999699969999999)) 
    \add_ln476_reg_4118[10]_i_26 
       (.I0(K_2_fu_1502_p2[1]),
        .I1(ave_fu_1816_p2[3]),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[2]),
        .I4(ave_fu_1816_p2[0]),
        .I5(ave_fu_1816_p2[1]),
        .O(\add_ln476_reg_4118[10]_i_26_n_5 ));
  LUT5 #(
    .INIT(32'h69696999)) 
    \add_ln476_reg_4118[10]_i_27 
       (.I0(K_2_fu_1502_p2[0]),
        .I1(ave_fu_1816_p2[2]),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[1]),
        .I4(ave_fu_1816_p2[0]),
        .O(\add_ln476_reg_4118[10]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'h0080000000001000)) 
    \add_ln476_reg_4118[10]_i_28 
       (.I0(ave_fu_1816_p2[9]),
        .I1(ave_fu_1816_p2[7]),
        .I2(\add_ln476_reg_4118[7]_i_31_n_5 ),
        .I3(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I4(ave_fu_1816_p2[6]),
        .I5(ave_fu_1816_p2[8]),
        .O(\add_ln476_reg_4118[10]_i_28_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \add_ln476_reg_4118[10]_i_29 
       (.I0(ave_fu_1816_p2[8]),
        .I1(ave_fu_1816_p2[6]),
        .I2(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I3(ave_fu_1816_p2[7]),
        .I4(ave_fu_1816_p2[9]),
        .O(\add_ln476_reg_4118[10]_i_29_n_5 ));
  LUT5 #(
    .INIT(32'h04FFFB00)) 
    \add_ln476_reg_4118[10]_i_3 
       (.I0(sub_ln476_3_fu_2140_p2[7]),
        .I1(\add_ln476_reg_4118[10]_i_7_n_5 ),
        .I2(sub_ln476_3_fu_2140_p2[6]),
        .I3(sub_ln476_3_fu_2140_p2[10]),
        .I4(sub_ln476_3_fu_2140_p2[8]),
        .O(zext_ln476_3_fu_2172_p1[8]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000010)) 
    \add_ln476_reg_4118[10]_i_30 
       (.I0(ave_fu_1816_p2[9]),
        .I1(ave_fu_1816_p2[7]),
        .I2(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I3(ave_fu_1816_p2[6]),
        .I4(ave_fu_1816_p2[8]),
        .I5(ave_fu_1816_p2[10]),
        .O(\add_ln476_reg_4118[10]_i_30_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \add_ln476_reg_4118[10]_i_31 
       (.I0(zext_ln452_fu_1484_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[7]),
        .I2(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I3(zext_ln452_fu_1484_p1[8]),
        .O(\add_ln476_reg_4118[10]_i_31_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln476_reg_4118[10]_i_32 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[6]),
        .I2(zext_ln452_fu_1484_p1[6]),
        .O(\add_ln476_reg_4118[10]_i_32_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln476_reg_4118[10]_i_33 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[5]),
        .I2(zext_ln452_fu_1484_p1[5]),
        .O(\add_ln476_reg_4118[10]_i_33_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln476_reg_4118[10]_i_34 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[4]),
        .I2(zext_ln452_fu_1484_p1[4]),
        .O(\add_ln476_reg_4118[10]_i_34_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln476_reg_4118[10]_i_35 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[3]),
        .I2(zext_ln452_fu_1484_p1[3]),
        .O(\add_ln476_reg_4118[10]_i_35_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \add_ln476_reg_4118[10]_i_36 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[2]),
        .I2(zext_ln452_fu_1484_p1[2]),
        .O(\add_ln476_reg_4118[10]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \add_ln476_reg_4118[10]_i_37 
       (.I0(ap_phi_reg_pp0_iter2_empty_163_reg_833[1]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .O(\add_ln476_reg_4118[10]_i_37_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln476_reg_4118[10]_i_38 
       (.I0(ap_phi_reg_pp0_iter2_empty_163_reg_833[0]),
        .O(\add_ln476_reg_4118[10]_i_38_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_reg_4118[10]_i_39 
       (.I0(\add_ln476_reg_4118[10]_i_32_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[7]),
        .I2(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I3(zext_ln452_fu_1484_p1[7]),
        .O(\add_ln476_reg_4118[10]_i_39_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln476_reg_4118[10]_i_4 
       (.I0(zext_ln476_3_fu_2172_p1[9]),
        .I1(sub_ln476_1_fu_2068_p2[9]),
        .I2(sub_ln476_1_fu_2068_p2[10]),
        .I3(\add_ln476_reg_4118[10]_i_9_n_5 ),
        .I4(sub_ln476_1_fu_2068_p2[8]),
        .O(\add_ln476_reg_4118[10]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_reg_4118[10]_i_40 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[6]),
        .I2(zext_ln452_fu_1484_p1[6]),
        .I3(\add_ln476_reg_4118[10]_i_33_n_5 ),
        .O(\add_ln476_reg_4118[10]_i_40_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_reg_4118[10]_i_41 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[5]),
        .I2(zext_ln452_fu_1484_p1[5]),
        .I3(\add_ln476_reg_4118[10]_i_34_n_5 ),
        .O(\add_ln476_reg_4118[10]_i_41_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_reg_4118[10]_i_42 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[4]),
        .I2(zext_ln452_fu_1484_p1[4]),
        .I3(\add_ln476_reg_4118[10]_i_35_n_5 ),
        .O(\add_ln476_reg_4118[10]_i_42_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_reg_4118[10]_i_43 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[3]),
        .I2(zext_ln452_fu_1484_p1[3]),
        .I3(\add_ln476_reg_4118[10]_i_36_n_5 ),
        .O(\add_ln476_reg_4118[10]_i_43_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln476_reg_4118[10]_i_44 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[2]),
        .I2(zext_ln452_fu_1484_p1[2]),
        .I3(\add_ln476_reg_4118[10]_i_37_n_5 ),
        .O(\add_ln476_reg_4118[10]_i_44_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \add_ln476_reg_4118[10]_i_45 
       (.I0(ap_phi_reg_pp0_iter2_empty_163_reg_833[1]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .I2(zext_ln452_fu_1484_p1[1]),
        .O(\add_ln476_reg_4118[10]_i_45_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln476_reg_4118[10]_i_46 
       (.I0(ap_phi_reg_pp0_iter2_empty_163_reg_833[0]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .O(\add_ln476_reg_4118[10]_i_46_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696669696)) 
    \add_ln476_reg_4118[10]_i_5 
       (.I0(zext_ln476_3_fu_2172_p1[8]),
        .I1(sub_ln476_1_fu_2068_p2[8]),
        .I2(sub_ln476_1_fu_2068_p2[10]),
        .I3(sub_ln476_1_fu_2068_p2[6]),
        .I4(\add_ln476_reg_4118[10]_i_11_n_5 ),
        .I5(sub_ln476_1_fu_2068_p2[7]),
        .O(\add_ln476_reg_4118[10]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln476_reg_4118[10]_i_7 
       (.I0(sub_ln476_3_fu_2140_p2[4]),
        .I1(sub_ln476_3_fu_2140_p2[2]),
        .I2(sub_ln476_3_fu_2140_p2[1]),
        .I3(sub_ln476_3_fu_2140_p2[0]),
        .I4(sub_ln476_3_fu_2140_p2[3]),
        .I5(sub_ln476_3_fu_2140_p2[5]),
        .O(\add_ln476_reg_4118[10]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln476_reg_4118[10]_i_9 
       (.I0(sub_ln476_1_fu_2068_p2[6]),
        .I1(\add_ln476_reg_4118[10]_i_11_n_5 ),
        .I2(sub_ln476_1_fu_2068_p2[7]),
        .O(\add_ln476_reg_4118[10]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'h96966696)) 
    \add_ln476_reg_4118[7]_i_10 
       (.I0(zext_ln476_3_fu_2172_p1[7]),
        .I1(sub_ln476_1_fu_2068_p2[7]),
        .I2(sub_ln476_1_fu_2068_p2[10]),
        .I3(\add_ln476_reg_4118[10]_i_11_n_5 ),
        .I4(sub_ln476_1_fu_2068_p2[6]),
        .O(\add_ln476_reg_4118[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_reg_4118[7]_i_11 
       (.I0(sub_ln476_3_fu_2140_p2[6]),
        .I1(sub_ln476_3_fu_2140_p2[10]),
        .I2(\add_ln476_reg_4118[10]_i_7_n_5 ),
        .I3(sub_ln476_1_fu_2068_p2[6]),
        .I4(sub_ln476_1_fu_2068_p2[10]),
        .I5(\add_ln476_reg_4118[10]_i_11_n_5 ),
        .O(\add_ln476_reg_4118[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h59A659A6A65959A6)) 
    \add_ln476_reg_4118[7]_i_12 
       (.I0(sub_ln476_3_fu_2140_p2[5]),
        .I1(sub_ln476_3_fu_2140_p2[10]),
        .I2(\add_ln476_reg_4118[7]_i_18_n_5 ),
        .I3(sub_ln476_1_fu_2068_p2[5]),
        .I4(sub_ln476_1_fu_2068_p2[10]),
        .I5(\add_ln476_reg_4118[7]_i_27_n_5 ),
        .O(\add_ln476_reg_4118[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6696)) 
    \add_ln476_reg_4118[7]_i_13 
       (.I0(zext_ln476_3_fu_2172_p1[4]),
        .I1(sub_ln476_1_fu_2068_p2[4]),
        .I2(sub_ln476_1_fu_2068_p2[10]),
        .I3(\add_ln476_reg_4118[7]_i_28_n_5 ),
        .O(\add_ln476_reg_4118[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h9696969696969666)) 
    \add_ln476_reg_4118[7]_i_14 
       (.I0(zext_ln476_3_fu_2172_p1[3]),
        .I1(sub_ln476_1_fu_2068_p2[3]),
        .I2(sub_ln476_1_fu_2068_p2[10]),
        .I3(sub_ln476_1_fu_2068_p2[0]),
        .I4(sub_ln476_1_fu_2068_p2[1]),
        .I5(sub_ln476_1_fu_2068_p2[2]),
        .O(\add_ln476_reg_4118[7]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h96969666)) 
    \add_ln476_reg_4118[7]_i_15 
       (.I0(zext_ln476_3_fu_2172_p1[2]),
        .I1(sub_ln476_1_fu_2068_p2[2]),
        .I2(sub_ln476_1_fu_2068_p2[10]),
        .I3(sub_ln476_1_fu_2068_p2[1]),
        .I4(sub_ln476_1_fu_2068_p2[0]),
        .O(\add_ln476_reg_4118[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln476_reg_4118[7]_i_16 
       (.I0(sub_ln476_3_fu_2140_p2[1]),
        .I1(sub_ln476_3_fu_2140_p2[10]),
        .I2(sub_ln476_3_fu_2140_p2[0]),
        .I3(sub_ln476_1_fu_2068_p2[1]),
        .I4(sub_ln476_1_fu_2068_p2[10]),
        .I5(sub_ln476_1_fu_2068_p2[0]),
        .O(\add_ln476_reg_4118[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln476_reg_4118[7]_i_17 
       (.I0(sub_ln476_3_fu_2140_p2[0]),
        .I1(sub_ln476_1_fu_2068_p2[0]),
        .O(\add_ln476_reg_4118[7]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln476_reg_4118[7]_i_18 
       (.I0(sub_ln476_3_fu_2140_p2[3]),
        .I1(sub_ln476_3_fu_2140_p2[0]),
        .I2(sub_ln476_3_fu_2140_p2[1]),
        .I3(sub_ln476_3_fu_2140_p2[2]),
        .I4(sub_ln476_3_fu_2140_p2[4]),
        .O(\add_ln476_reg_4118[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4118[7]_i_19 
       (.I0(K_6_fu_1622_p2[7]),
        .I1(mean_fu_1970_p3[7]),
        .O(\add_ln476_reg_4118[7]_i_19_n_5 ));
  LUT4 #(
    .INIT(16'h4FB0)) 
    \add_ln476_reg_4118[7]_i_2 
       (.I0(sub_ln476_3_fu_2140_p2[6]),
        .I1(\add_ln476_reg_4118[10]_i_7_n_5 ),
        .I2(sub_ln476_3_fu_2140_p2[10]),
        .I3(sub_ln476_3_fu_2140_p2[7]),
        .O(zext_ln476_3_fu_2172_p1[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4118[7]_i_20 
       (.I0(K_6_fu_1622_p2[6]),
        .I1(mean_fu_1970_p3[6]),
        .O(\add_ln476_reg_4118[7]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'hDBFF24002400DBFF)) 
    \add_ln476_reg_4118[7]_i_21 
       (.I0(\add_ln476_reg_4118[7]_i_31_n_5 ),
        .I1(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I2(ave_fu_1816_p2[6]),
        .I3(ave_fu_1816_p2[11]),
        .I4(ave_fu_1816_p2[7]),
        .I5(K_6_fu_1622_p2[5]),
        .O(\add_ln476_reg_4118[7]_i_21_n_5 ));
  LUT5 #(
    .INIT(32'h9F60609F)) 
    \add_ln476_reg_4118[7]_i_22 
       (.I0(\add_ln476_reg_4118[7]_i_31_n_5 ),
        .I1(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[6]),
        .I4(K_6_fu_1622_p2[4]),
        .O(\add_ln476_reg_4118[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4118[7]_i_23 
       (.I0(K_6_fu_1622_p2[3]),
        .I1(mean_fu_1970_p3[3]),
        .O(\add_ln476_reg_4118[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln476_reg_4118[7]_i_24 
       (.I0(K_6_fu_1622_p2[2]),
        .I1(mean_fu_1970_p3[2]),
        .O(\add_ln476_reg_4118[7]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'h6999699969999999)) 
    \add_ln476_reg_4118[7]_i_25 
       (.I0(K_6_fu_1622_p2[1]),
        .I1(ave_fu_1816_p2[3]),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[2]),
        .I4(ave_fu_1816_p2[0]),
        .I5(ave_fu_1816_p2[1]),
        .O(\add_ln476_reg_4118[7]_i_25_n_5 ));
  LUT5 #(
    .INIT(32'h69696999)) 
    \add_ln476_reg_4118[7]_i_26 
       (.I0(K_6_fu_1622_p2[0]),
        .I1(ave_fu_1816_p2[2]),
        .I2(ave_fu_1816_p2[11]),
        .I3(ave_fu_1816_p2[1]),
        .I4(ave_fu_1816_p2[0]),
        .O(\add_ln476_reg_4118[7]_i_26_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \add_ln476_reg_4118[7]_i_27 
       (.I0(sub_ln476_1_fu_2068_p2[3]),
        .I1(sub_ln476_1_fu_2068_p2[0]),
        .I2(sub_ln476_1_fu_2068_p2[1]),
        .I3(sub_ln476_1_fu_2068_p2[2]),
        .I4(sub_ln476_1_fu_2068_p2[4]),
        .O(\add_ln476_reg_4118[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \add_ln476_reg_4118[7]_i_28 
       (.I0(sub_ln476_1_fu_2068_p2[2]),
        .I1(sub_ln476_1_fu_2068_p2[1]),
        .I2(sub_ln476_1_fu_2068_p2[0]),
        .I3(sub_ln476_1_fu_2068_p2[3]),
        .O(\add_ln476_reg_4118[7]_i_28_n_5 ));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \add_ln476_reg_4118[7]_i_29 
       (.I0(\add_ln476_reg_4118[7]_i_35_n_5 ),
        .I1(ave_fu_1816_p2[7]),
        .I2(\add_ln476_reg_4118[7]_i_36_n_5 ),
        .I3(ave_fu_1816_p2[8]),
        .I4(ave_fu_1816_p2[11]),
        .I5(ave_fu_1816_p2[9]),
        .O(mean_fu_1970_p3[7]));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln476_reg_4118[7]_i_3 
       (.I0(\add_ln476_reg_4118[10]_i_7_n_5 ),
        .I1(sub_ln476_3_fu_2140_p2[10]),
        .I2(sub_ln476_3_fu_2140_p2[6]),
        .O(zext_ln476_3_fu_2172_p1[6]));
  LUT6 #(
    .INIT(64'hF7EFFFFF08100000)) 
    \add_ln476_reg_4118[7]_i_30 
       (.I0(\add_ln476_reg_4118[7]_i_31_n_5 ),
        .I1(ave_fu_1816_p2[6]),
        .I2(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I3(ave_fu_1816_p2[7]),
        .I4(ave_fu_1816_p2[11]),
        .I5(ave_fu_1816_p2[8]),
        .O(mean_fu_1970_p3[6]));
  LUT6 #(
    .INIT(64'h8080800000000001)) 
    \add_ln476_reg_4118[7]_i_31 
       (.I0(ave_fu_1816_p2[5]),
        .I1(ave_fu_1816_p2[3]),
        .I2(ave_fu_1816_p2[2]),
        .I3(ave_fu_1816_p2[0]),
        .I4(ave_fu_1816_p2[1]),
        .I5(ave_fu_1816_p2[4]),
        .O(\add_ln476_reg_4118[7]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \add_ln476_reg_4118[7]_i_32 
       (.I0(ave_fu_1816_p2[4]),
        .I1(ave_fu_1816_p2[2]),
        .I2(ave_fu_1816_p2[0]),
        .I3(ave_fu_1816_p2[1]),
        .I4(ave_fu_1816_p2[3]),
        .I5(ave_fu_1816_p2[5]),
        .O(\add_ln476_reg_4118[7]_i_32_n_5 ));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \add_ln476_reg_4118[7]_i_33 
       (.I0(ave_fu_1816_p2[3]),
        .I1(\add_ln476_reg_4118[7]_i_37_n_5 ),
        .I2(ave_fu_1816_p2[2]),
        .I3(ave_fu_1816_p2[4]),
        .I4(ave_fu_1816_p2[11]),
        .I5(ave_fu_1816_p2[5]),
        .O(mean_fu_1970_p3[3]));
  LUT6 #(
    .INIT(64'h57FFFFFFA8000000)) 
    \add_ln476_reg_4118[7]_i_34 
       (.I0(ave_fu_1816_p2[2]),
        .I1(ave_fu_1816_p2[0]),
        .I2(ave_fu_1816_p2[1]),
        .I3(ave_fu_1816_p2[3]),
        .I4(ave_fu_1816_p2[11]),
        .I5(ave_fu_1816_p2[4]),
        .O(mean_fu_1970_p3[2]));
  LUT6 #(
    .INIT(64'h0800000000000010)) 
    \add_ln476_reg_4118[7]_i_35 
       (.I0(ave_fu_1816_p2[6]),
        .I1(ave_fu_1816_p2[4]),
        .I2(\add_ln476_reg_4118[7]_i_37_n_5 ),
        .I3(ave_fu_1816_p2[2]),
        .I4(ave_fu_1816_p2[3]),
        .I5(ave_fu_1816_p2[5]),
        .O(\add_ln476_reg_4118[7]_i_35_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln476_reg_4118[7]_i_36 
       (.I0(\add_ln476_reg_4118[7]_i_32_n_5 ),
        .I1(ave_fu_1816_p2[6]),
        .O(\add_ln476_reg_4118[7]_i_36_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \add_ln476_reg_4118[7]_i_37 
       (.I0(ave_fu_1816_p2[0]),
        .I1(ave_fu_1816_p2[1]),
        .O(\add_ln476_reg_4118[7]_i_37_n_5 ));
  LUT3 #(
    .INIT(8'hB4)) 
    \add_ln476_reg_4118[7]_i_4 
       (.I0(\add_ln476_reg_4118[7]_i_18_n_5 ),
        .I1(sub_ln476_3_fu_2140_p2[10]),
        .I2(sub_ln476_3_fu_2140_p2[5]),
        .O(zext_ln476_3_fu_2172_p1[5]));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    \add_ln476_reg_4118[7]_i_5 
       (.I0(sub_ln476_3_fu_2140_p2[3]),
        .I1(sub_ln476_3_fu_2140_p2[0]),
        .I2(sub_ln476_3_fu_2140_p2[1]),
        .I3(sub_ln476_3_fu_2140_p2[2]),
        .I4(sub_ln476_3_fu_2140_p2[10]),
        .I5(sub_ln476_3_fu_2140_p2[4]),
        .O(zext_ln476_3_fu_2172_p1[4]));
  LUT5 #(
    .INIT(32'h01FFFE00)) 
    \add_ln476_reg_4118[7]_i_6 
       (.I0(sub_ln476_3_fu_2140_p2[2]),
        .I1(sub_ln476_3_fu_2140_p2[1]),
        .I2(sub_ln476_3_fu_2140_p2[0]),
        .I3(sub_ln476_3_fu_2140_p2[10]),
        .I4(sub_ln476_3_fu_2140_p2[3]),
        .O(zext_ln476_3_fu_2172_p1[3]));
  LUT4 #(
    .INIT(16'h1FE0)) 
    \add_ln476_reg_4118[7]_i_7 
       (.I0(sub_ln476_3_fu_2140_p2[0]),
        .I1(sub_ln476_3_fu_2140_p2[1]),
        .I2(sub_ln476_3_fu_2140_p2[10]),
        .I3(sub_ln476_3_fu_2140_p2[2]),
        .O(zext_ln476_3_fu_2172_p1[2]));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln476_reg_4118[7]_i_8 
       (.I0(sub_ln476_3_fu_2140_p2[0]),
        .I1(sub_ln476_3_fu_2140_p2[10]),
        .I2(sub_ln476_3_fu_2140_p2[1]),
        .O(zext_ln476_3_fu_2172_p1[1]));
  FDRE \add_ln476_reg_4118_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[0]),
        .Q(add_ln476_reg_4118[0]),
        .R(1'b0));
  FDRE \add_ln476_reg_4118_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[10]),
        .Q(add_ln476_reg_4118[10]),
        .R(1'b0));
  CARRY8 \add_ln476_reg_4118_reg[10]_i_1 
       (.CI(\add_ln476_reg_4118_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_reg_4118_reg[10]_i_1_CO_UNCONNECTED [7:3],add_ln476_fu_2176_p2[10],\NLW_add_ln476_reg_4118_reg[10]_i_1_CO_UNCONNECTED [1],\add_ln476_reg_4118_reg[10]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln476_3_fu_2172_p1[9:8]}),
        .O({\NLW_add_ln476_reg_4118_reg[10]_i_1_O_UNCONNECTED [7:2],add_ln476_fu_2176_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\add_ln476_reg_4118[10]_i_4_n_5 ,\add_ln476_reg_4118[10]_i_5_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_reg_4118_reg[10]_i_10 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln476_reg_4118_reg[10]_i_10_n_5 ,\add_ln476_reg_4118_reg[10]_i_10_n_6 ,\add_ln476_reg_4118_reg[10]_i_10_n_7 ,\add_ln476_reg_4118_reg[10]_i_10_n_8 ,\add_ln476_reg_4118_reg[10]_i_10_n_9 ,\add_ln476_reg_4118_reg[10]_i_10_n_10 ,\add_ln476_reg_4118_reg[10]_i_10_n_11 ,\add_ln476_reg_4118_reg[10]_i_10_n_12 }),
        .DI(K_2_fu_1502_p2[7:0]),
        .O(sub_ln476_1_fu_2068_p2[7:0]),
        .S({\add_ln476_reg_4118[10]_i_20_n_5 ,\add_ln476_reg_4118[10]_i_21_n_5 ,\add_ln476_reg_4118[10]_i_22_n_5 ,\add_ln476_reg_4118[10]_i_23_n_5 ,\add_ln476_reg_4118[10]_i_24_n_5 ,\add_ln476_reg_4118[10]_i_25_n_5 ,\add_ln476_reg_4118[10]_i_26_n_5 ,\add_ln476_reg_4118[10]_i_27_n_5 }));
  CARRY8 \add_ln476_reg_4118_reg[10]_i_15 
       (.CI(\add_ln476_reg_4118_reg[10]_i_19_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_reg_4118_reg[10]_i_15_CO_UNCONNECTED [7:2],\add_ln476_reg_4118_reg[10]_i_15_n_11 ,\NLW_add_ln476_reg_4118_reg[10]_i_15_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln452_fu_1484_p1[8]}),
        .O({\NLW_add_ln476_reg_4118_reg[10]_i_15_O_UNCONNECTED [7:1],K_2_fu_1502_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\add_ln476_reg_4118[10]_i_31_n_5 }));
  CARRY8 \add_ln476_reg_4118_reg[10]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln476_reg_4118_reg[10]_i_19_n_5 ,\add_ln476_reg_4118_reg[10]_i_19_n_6 ,\add_ln476_reg_4118_reg[10]_i_19_n_7 ,\add_ln476_reg_4118_reg[10]_i_19_n_8 ,\add_ln476_reg_4118_reg[10]_i_19_n_9 ,\add_ln476_reg_4118_reg[10]_i_19_n_10 ,\add_ln476_reg_4118_reg[10]_i_19_n_11 ,\add_ln476_reg_4118_reg[10]_i_19_n_12 }),
        .DI({\add_ln476_reg_4118[10]_i_32_n_5 ,\add_ln476_reg_4118[10]_i_33_n_5 ,\add_ln476_reg_4118[10]_i_34_n_5 ,\add_ln476_reg_4118[10]_i_35_n_5 ,\add_ln476_reg_4118[10]_i_36_n_5 ,\add_ln476_reg_4118[10]_i_37_n_5 ,zext_ln452_fu_1484_p1[1],\add_ln476_reg_4118[10]_i_38_n_5 }),
        .O(K_2_fu_1502_p2[7:0]),
        .S({\add_ln476_reg_4118[10]_i_39_n_5 ,\add_ln476_reg_4118[10]_i_40_n_5 ,\add_ln476_reg_4118[10]_i_41_n_5 ,\add_ln476_reg_4118[10]_i_42_n_5 ,\add_ln476_reg_4118[10]_i_43_n_5 ,\add_ln476_reg_4118[10]_i_44_n_5 ,\add_ln476_reg_4118[10]_i_45_n_5 ,\add_ln476_reg_4118[10]_i_46_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_reg_4118_reg[10]_i_6 
       (.CI(\add_ln476_reg_4118_reg[7]_i_9_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_reg_4118_reg[10]_i_6_CO_UNCONNECTED [7:2],\add_ln476_reg_4118_reg[10]_i_6_n_11 ,\add_ln476_reg_4118_reg[10]_i_6_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sext_ln465_3_reg_4018_reg[8]_i_1_n_11 ,K_6_fu_1622_p2[8]}),
        .O({\NLW_add_ln476_reg_4118_reg[10]_i_6_O_UNCONNECTED [7:3],sub_ln476_3_fu_2140_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln476_reg_4118[10]_i_12_n_5 ,\add_ln476_reg_4118[10]_i_13_n_5 ,\add_ln476_reg_4118[10]_i_14_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_reg_4118_reg[10]_i_8 
       (.CI(\add_ln476_reg_4118_reg[10]_i_10_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln476_reg_4118_reg[10]_i_8_CO_UNCONNECTED [7:2],\add_ln476_reg_4118_reg[10]_i_8_n_11 ,\add_ln476_reg_4118_reg[10]_i_8_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln476_reg_4118_reg[10]_i_15_n_11 ,K_2_fu_1502_p2[8]}),
        .O({\NLW_add_ln476_reg_4118_reg[10]_i_8_O_UNCONNECTED [7:3],sub_ln476_1_fu_2068_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln476_reg_4118[10]_i_16_n_5 ,\add_ln476_reg_4118[10]_i_17_n_5 ,\add_ln476_reg_4118[10]_i_18_n_5 }));
  FDRE \add_ln476_reg_4118_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[1]),
        .Q(add_ln476_reg_4118[1]),
        .R(1'b0));
  FDRE \add_ln476_reg_4118_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[2]),
        .Q(add_ln476_reg_4118[2]),
        .R(1'b0));
  FDRE \add_ln476_reg_4118_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[3]),
        .Q(add_ln476_reg_4118[3]),
        .R(1'b0));
  FDRE \add_ln476_reg_4118_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[4]),
        .Q(add_ln476_reg_4118[4]),
        .R(1'b0));
  FDRE \add_ln476_reg_4118_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[5]),
        .Q(add_ln476_reg_4118[5]),
        .R(1'b0));
  FDRE \add_ln476_reg_4118_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[6]),
        .Q(add_ln476_reg_4118[6]),
        .R(1'b0));
  FDRE \add_ln476_reg_4118_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[7]),
        .Q(add_ln476_reg_4118[7]),
        .R(1'b0));
  CARRY8 \add_ln476_reg_4118_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln476_reg_4118_reg[7]_i_1_n_5 ,\add_ln476_reg_4118_reg[7]_i_1_n_6 ,\add_ln476_reg_4118_reg[7]_i_1_n_7 ,\add_ln476_reg_4118_reg[7]_i_1_n_8 ,\add_ln476_reg_4118_reg[7]_i_1_n_9 ,\add_ln476_reg_4118_reg[7]_i_1_n_10 ,\add_ln476_reg_4118_reg[7]_i_1_n_11 ,\add_ln476_reg_4118_reg[7]_i_1_n_12 }),
        .DI({zext_ln476_3_fu_2172_p1[7:1],sub_ln476_3_fu_2140_p2[0]}),
        .O(add_ln476_fu_2176_p2[7:0]),
        .S({\add_ln476_reg_4118[7]_i_10_n_5 ,\add_ln476_reg_4118[7]_i_11_n_5 ,\add_ln476_reg_4118[7]_i_12_n_5 ,\add_ln476_reg_4118[7]_i_13_n_5 ,\add_ln476_reg_4118[7]_i_14_n_5 ,\add_ln476_reg_4118[7]_i_15_n_5 ,\add_ln476_reg_4118[7]_i_16_n_5 ,\add_ln476_reg_4118[7]_i_17_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln476_reg_4118_reg[7]_i_9 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\add_ln476_reg_4118_reg[7]_i_9_n_5 ,\add_ln476_reg_4118_reg[7]_i_9_n_6 ,\add_ln476_reg_4118_reg[7]_i_9_n_7 ,\add_ln476_reg_4118_reg[7]_i_9_n_8 ,\add_ln476_reg_4118_reg[7]_i_9_n_9 ,\add_ln476_reg_4118_reg[7]_i_9_n_10 ,\add_ln476_reg_4118_reg[7]_i_9_n_11 ,\add_ln476_reg_4118_reg[7]_i_9_n_12 }),
        .DI(K_6_fu_1622_p2[7:0]),
        .O(sub_ln476_3_fu_2140_p2[7:0]),
        .S({\add_ln476_reg_4118[7]_i_19_n_5 ,\add_ln476_reg_4118[7]_i_20_n_5 ,\add_ln476_reg_4118[7]_i_21_n_5 ,\add_ln476_reg_4118[7]_i_22_n_5 ,\add_ln476_reg_4118[7]_i_23_n_5 ,\add_ln476_reg_4118[7]_i_24_n_5 ,\add_ln476_reg_4118[7]_i_25_n_5 ,\add_ln476_reg_4118[7]_i_26_n_5 }));
  FDRE \add_ln476_reg_4118_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[8]),
        .Q(add_ln476_reg_4118[8]),
        .R(1'b0));
  FDRE \add_ln476_reg_4118_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln476_fu_2176_p2[9]),
        .Q(add_ln476_reg_4118[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_0));
  LUT5 #(
    .INIT(32'h880088C0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_11001),
        .I4(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .O(ap_enable_reg_pp0_iter2_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_0));
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ap_loop_exit_ready_pp0_iter7_reg_reg_srl7 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter7_reg_reg_srl7
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5));
  FDRE ap_loop_exit_ready_pp0_iter8_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_5),
        .Q(ap_loop_exit_ready_pp0_iter8_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_148_reg_797[0]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(empty_143_fu_300[0]),
        .I3(\cmp147_reg_3848_reg_n_5_[0] ),
        .I4(ram_reg_bram_0_0),
        .O(\ap_phi_reg_pp0_iter2_empty_148_reg_797[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_148_reg_797[1]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(empty_143_fu_300[1]),
        .I3(\cmp147_reg_3848_reg_n_5_[0] ),
        .I4(ram_reg_bram_0_1),
        .O(\ap_phi_reg_pp0_iter2_empty_148_reg_797[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_148_reg_797[2]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(empty_143_fu_300[2]),
        .I3(\cmp147_reg_3848_reg_n_5_[0] ),
        .I4(ram_reg_bram_0_2),
        .O(\ap_phi_reg_pp0_iter2_empty_148_reg_797[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_148_reg_797[3]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(empty_143_fu_300[3]),
        .I3(\cmp147_reg_3848_reg_n_5_[0] ),
        .I4(ram_reg_bram_0_3),
        .O(\ap_phi_reg_pp0_iter2_empty_148_reg_797[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_148_reg_797[4]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(empty_143_fu_300[4]),
        .I3(\cmp147_reg_3848_reg_n_5_[0] ),
        .I4(ram_reg_bram_0_4),
        .O(\ap_phi_reg_pp0_iter2_empty_148_reg_797[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_148_reg_797[5]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(empty_143_fu_300[5]),
        .I3(\cmp147_reg_3848_reg_n_5_[0] ),
        .I4(ram_reg_bram_0_5),
        .O(\ap_phi_reg_pp0_iter2_empty_148_reg_797[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_148_reg_797[6]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(empty_143_fu_300[6]),
        .I3(\cmp147_reg_3848_reg_n_5_[0] ),
        .I4(ram_reg_bram_0_6),
        .O(\ap_phi_reg_pp0_iter2_empty_148_reg_797[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_148_reg_797[7]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(empty_143_fu_300[7]),
        .I3(\cmp147_reg_3848_reg_n_5_[0] ),
        .I4(ram_reg_bram_0_7),
        .O(\ap_phi_reg_pp0_iter2_empty_148_reg_797[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\ap_phi_reg_pp0_iter2_empty_148_reg_797[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_148_reg_797[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\ap_phi_reg_pp0_iter2_empty_148_reg_797[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_148_reg_797[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\ap_phi_reg_pp0_iter2_empty_148_reg_797[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_148_reg_797[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\ap_phi_reg_pp0_iter2_empty_148_reg_797[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_148_reg_797[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\ap_phi_reg_pp0_iter2_empty_148_reg_797[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_148_reg_797[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\ap_phi_reg_pp0_iter2_empty_148_reg_797[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_148_reg_797[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\ap_phi_reg_pp0_iter2_empty_148_reg_797[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_148_reg_797[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_148_reg_797_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\ap_phi_reg_pp0_iter2_empty_148_reg_797[7]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter2_empty_148_reg_797[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_U_n_28),
        .Q(zext_ln454_fu_1544_p1[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_U_n_27),
        .Q(zext_ln454_fu_1544_p1[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_U_n_26),
        .Q(zext_ln454_fu_1544_p1[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_U_n_25),
        .Q(zext_ln454_fu_1544_p1[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_U_n_24),
        .Q(zext_ln454_fu_1544_p1[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_U_n_23),
        .Q(zext_ln454_fu_1544_p1[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_U_n_22),
        .Q(zext_ln454_fu_1544_p1[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_U_n_21),
        .Q(zext_ln454_fu_1544_p1[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_1_U_n_37),
        .Q(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_1_U_n_36),
        .Q(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_1_U_n_35),
        .Q(ap_phi_reg_pp0_iter2_empty_155_reg_815[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_1_U_n_34),
        .Q(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_1_U_n_33),
        .Q(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_1_U_n_32),
        .Q(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_1_U_n_31),
        .Q(ap_phi_reg_pp0_iter2_empty_155_reg_815[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_1_U_n_30),
        .Q(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_2_U_n_36),
        .Q(zext_ln452_fu_1484_p1[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_2_U_n_35),
        .Q(zext_ln452_fu_1484_p1[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_2_U_n_34),
        .Q(zext_ln452_fu_1484_p1[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_2_U_n_33),
        .Q(zext_ln452_fu_1484_p1[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_2_U_n_32),
        .Q(zext_ln452_fu_1484_p1[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_2_U_n_31),
        .Q(zext_ln452_fu_1484_p1[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_2_U_n_30),
        .Q(zext_ln452_fu_1484_p1[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_2_U_n_29),
        .Q(zext_ln452_fu_1484_p1[8]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_3_U_n_31),
        .Q(ap_phi_reg_pp0_iter2_empty_163_reg_833[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_3_U_n_30),
        .Q(ap_phi_reg_pp0_iter2_empty_163_reg_833[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_3_U_n_29),
        .Q(ap_phi_reg_pp0_iter2_empty_163_reg_833[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_3_U_n_28),
        .Q(ap_phi_reg_pp0_iter2_empty_163_reg_833[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_3_U_n_27),
        .Q(ap_phi_reg_pp0_iter2_empty_163_reg_833[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_3_U_n_26),
        .Q(ap_phi_reg_pp0_iter2_empty_163_reg_833[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_3_U_n_25),
        .Q(ap_phi_reg_pp0_iter2_empty_163_reg_833[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(linebuf_yuv_3_U_n_24),
        .Q(ap_phi_reg_pp0_iter2_empty_163_reg_833[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_10 
       (.I0(sext_ln466_5_fu_1854_p1[0]),
        .I1(sext_ln466_4_fu_1844_p1[0]),
        .O(\ave_1_reg_4050[1]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_11 
       (.I0(K_11_fu_1774_p2[7]),
        .I1(K_1_fu_1470_p2[7]),
        .O(\ave_1_reg_4050[1]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_12 
       (.I0(K_11_fu_1774_p2[6]),
        .I1(K_1_fu_1470_p2[6]),
        .O(\ave_1_reg_4050[1]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_13 
       (.I0(K_11_fu_1774_p2[5]),
        .I1(K_1_fu_1470_p2[5]),
        .O(\ave_1_reg_4050[1]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_14 
       (.I0(K_11_fu_1774_p2[4]),
        .I1(K_1_fu_1470_p2[4]),
        .O(\ave_1_reg_4050[1]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_15 
       (.I0(K_11_fu_1774_p2[3]),
        .I1(K_1_fu_1470_p2[3]),
        .O(\ave_1_reg_4050[1]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_16 
       (.I0(K_11_fu_1774_p2[2]),
        .I1(K_1_fu_1470_p2[2]),
        .O(\ave_1_reg_4050[1]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_17 
       (.I0(K_11_fu_1774_p2[1]),
        .I1(K_1_fu_1470_p2[1]),
        .O(\ave_1_reg_4050[1]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_18 
       (.I0(K_11_fu_1774_p2[0]),
        .I1(K_1_fu_1470_p2[0]),
        .O(\ave_1_reg_4050[1]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_3 
       (.I0(sext_ln466_5_fu_1854_p1[7]),
        .I1(sext_ln466_4_fu_1844_p1[7]),
        .O(\ave_1_reg_4050[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_4 
       (.I0(sext_ln466_5_fu_1854_p1[6]),
        .I1(sext_ln466_4_fu_1844_p1[6]),
        .O(\ave_1_reg_4050[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_5 
       (.I0(sext_ln466_5_fu_1854_p1[5]),
        .I1(sext_ln466_4_fu_1844_p1[5]),
        .O(\ave_1_reg_4050[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_6 
       (.I0(sext_ln466_5_fu_1854_p1[4]),
        .I1(sext_ln466_4_fu_1844_p1[4]),
        .O(\ave_1_reg_4050[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_7 
       (.I0(sext_ln466_5_fu_1854_p1[3]),
        .I1(sext_ln466_4_fu_1844_p1[3]),
        .O(\ave_1_reg_4050[1]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_8 
       (.I0(sext_ln466_5_fu_1854_p1[2]),
        .I1(sext_ln466_4_fu_1844_p1[2]),
        .O(\ave_1_reg_4050[1]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_1_reg_4050[1]_i_9 
       (.I0(sext_ln466_5_fu_1854_p1[1]),
        .I1(sext_ln466_4_fu_1844_p1[1]),
        .O(\ave_1_reg_4050[1]_i_9_n_5 ));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[0]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[10]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_27_reg_4088),
        .Q(ave_1_reg_4050_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[1]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[2]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[3]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[4]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[5]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[6]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[7]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[8]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050[9]),
        .Q(ave_1_reg_4050_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[0]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[10]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[11]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[1]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[2]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[3]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[4]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[5]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[6]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[7]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[8]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_reg_4050_pp0_iter3_reg[9]),
        .Q(ave_1_reg_4050_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[0]),
        .Q(ave_1_reg_4050[0]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[10]),
        .Q(ave_1_reg_4050[10]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[1]),
        .Q(ave_1_reg_4050[1]),
        .R(1'b0));
  CARRY8 \ave_1_reg_4050_reg[1]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_1_reg_4050_reg[1]_i_1_n_5 ,\ave_1_reg_4050_reg[1]_i_1_n_6 ,\ave_1_reg_4050_reg[1]_i_1_n_7 ,\ave_1_reg_4050_reg[1]_i_1_n_8 ,\ave_1_reg_4050_reg[1]_i_1_n_9 ,\ave_1_reg_4050_reg[1]_i_1_n_10 ,\ave_1_reg_4050_reg[1]_i_1_n_11 ,\ave_1_reg_4050_reg[1]_i_1_n_12 }),
        .DI(sext_ln466_5_fu_1854_p1[7:0]),
        .O(ave_1_fu_1858_p2[7:0]),
        .S({\ave_1_reg_4050[1]_i_3_n_5 ,\ave_1_reg_4050[1]_i_4_n_5 ,\ave_1_reg_4050[1]_i_5_n_5 ,\ave_1_reg_4050[1]_i_6_n_5 ,\ave_1_reg_4050[1]_i_7_n_5 ,\ave_1_reg_4050[1]_i_8_n_5 ,\ave_1_reg_4050[1]_i_9_n_5 ,\ave_1_reg_4050[1]_i_10_n_5 }));
  CARRY8 \ave_1_reg_4050_reg[1]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_1_reg_4050_reg[1]_i_2_n_5 ,\ave_1_reg_4050_reg[1]_i_2_n_6 ,\ave_1_reg_4050_reg[1]_i_2_n_7 ,\ave_1_reg_4050_reg[1]_i_2_n_8 ,\ave_1_reg_4050_reg[1]_i_2_n_9 ,\ave_1_reg_4050_reg[1]_i_2_n_10 ,\ave_1_reg_4050_reg[1]_i_2_n_11 ,\ave_1_reg_4050_reg[1]_i_2_n_12 }),
        .DI(K_11_fu_1774_p2[7:0]),
        .O(sext_ln466_5_fu_1854_p1[7:0]),
        .S({\ave_1_reg_4050[1]_i_11_n_5 ,\ave_1_reg_4050[1]_i_12_n_5 ,\ave_1_reg_4050[1]_i_13_n_5 ,\ave_1_reg_4050[1]_i_14_n_5 ,\ave_1_reg_4050[1]_i_15_n_5 ,\ave_1_reg_4050[1]_i_16_n_5 ,\ave_1_reg_4050[1]_i_17_n_5 ,\ave_1_reg_4050[1]_i_18_n_5 }));
  FDRE \ave_1_reg_4050_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[2]),
        .Q(ave_1_reg_4050[2]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[3]),
        .Q(ave_1_reg_4050[3]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[4]),
        .Q(ave_1_reg_4050[4]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[5]),
        .Q(ave_1_reg_4050[5]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[6]),
        .Q(ave_1_reg_4050[6]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[7]),
        .Q(ave_1_reg_4050[7]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[8]),
        .Q(ave_1_reg_4050[8]),
        .R(1'b0));
  FDRE \ave_1_reg_4050_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[9]),
        .Q(ave_1_reg_4050[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_10 
       (.I0(sext_ln466_4_fu_1844_p1[0]),
        .I1(sext_ln467_2_fu_1878_p1[0]),
        .O(\ave_2_reg_4066[1]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_11 
       (.I0(K_3_fu_1530_p2[7]),
        .I1(K_9_fu_1714_p2[7]),
        .O(\ave_2_reg_4066[1]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_12 
       (.I0(K_3_fu_1530_p2[6]),
        .I1(K_9_fu_1714_p2[6]),
        .O(\ave_2_reg_4066[1]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_13 
       (.I0(K_3_fu_1530_p2[5]),
        .I1(K_9_fu_1714_p2[5]),
        .O(\ave_2_reg_4066[1]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_14 
       (.I0(K_3_fu_1530_p2[4]),
        .I1(K_9_fu_1714_p2[4]),
        .O(\ave_2_reg_4066[1]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_15 
       (.I0(K_3_fu_1530_p2[3]),
        .I1(K_9_fu_1714_p2[3]),
        .O(\ave_2_reg_4066[1]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_16 
       (.I0(K_3_fu_1530_p2[2]),
        .I1(K_9_fu_1714_p2[2]),
        .O(\ave_2_reg_4066[1]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_17 
       (.I0(K_3_fu_1530_p2[1]),
        .I1(K_9_fu_1714_p2[1]),
        .O(\ave_2_reg_4066[1]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_18 
       (.I0(K_3_fu_1530_p2[0]),
        .I1(K_9_fu_1714_p2[0]),
        .O(\ave_2_reg_4066[1]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_20 
       (.I0(K_5_fu_1598_p2[7]),
        .I1(K_7_fu_1654_p2[7]),
        .O(\ave_2_reg_4066[1]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_21 
       (.I0(K_5_fu_1598_p2[6]),
        .I1(K_7_fu_1654_p2[6]),
        .O(\ave_2_reg_4066[1]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_22 
       (.I0(K_5_fu_1598_p2[5]),
        .I1(K_7_fu_1654_p2[5]),
        .O(\ave_2_reg_4066[1]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_23 
       (.I0(K_5_fu_1598_p2[4]),
        .I1(K_7_fu_1654_p2[4]),
        .O(\ave_2_reg_4066[1]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_24 
       (.I0(K_5_fu_1598_p2[3]),
        .I1(K_7_fu_1654_p2[3]),
        .O(\ave_2_reg_4066[1]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_25 
       (.I0(K_5_fu_1598_p2[2]),
        .I1(K_7_fu_1654_p2[2]),
        .O(\ave_2_reg_4066[1]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_26 
       (.I0(K_5_fu_1598_p2[1]),
        .I1(K_7_fu_1654_p2[1]),
        .O(\ave_2_reg_4066[1]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_27 
       (.I0(K_5_fu_1598_p2[0]),
        .I1(K_7_fu_1654_p2[0]),
        .O(\ave_2_reg_4066[1]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_3 
       (.I0(sext_ln466_4_fu_1844_p1[7]),
        .I1(sext_ln467_2_fu_1878_p1[7]),
        .O(\ave_2_reg_4066[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_4 
       (.I0(sext_ln466_4_fu_1844_p1[6]),
        .I1(sext_ln467_2_fu_1878_p1[6]),
        .O(\ave_2_reg_4066[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_5 
       (.I0(sext_ln466_4_fu_1844_p1[5]),
        .I1(sext_ln467_2_fu_1878_p1[5]),
        .O(\ave_2_reg_4066[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_6 
       (.I0(sext_ln466_4_fu_1844_p1[4]),
        .I1(sext_ln467_2_fu_1878_p1[4]),
        .O(\ave_2_reg_4066[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_7 
       (.I0(sext_ln466_4_fu_1844_p1[3]),
        .I1(sext_ln467_2_fu_1878_p1[3]),
        .O(\ave_2_reg_4066[1]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_8 
       (.I0(sext_ln466_4_fu_1844_p1[2]),
        .I1(sext_ln467_2_fu_1878_p1[2]),
        .O(\ave_2_reg_4066[1]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_2_reg_4066[1]_i_9 
       (.I0(sext_ln466_4_fu_1844_p1[1]),
        .I1(sext_ln467_2_fu_1878_p1[1]),
        .O(\ave_2_reg_4066[1]_i_9_n_5 ));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[0]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[10]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_28_reg_4098),
        .Q(ave_2_reg_4066_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[1]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[2]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[3]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[4]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[5]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[6]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[7]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[8]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066[9]),
        .Q(ave_2_reg_4066_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[0]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[10]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[10]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[11]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[11]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[1]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[2]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[3]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[4]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[5]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[6]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[7]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[8]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[8]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_pp0_iter4_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_reg_4066_pp0_iter3_reg[9]),
        .Q(ave_2_reg_4066_pp0_iter4_reg[9]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[0]),
        .Q(ave_2_reg_4066[0]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[10]),
        .Q(ave_2_reg_4066[10]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[1]),
        .Q(ave_2_reg_4066[1]),
        .R(1'b0));
  CARRY8 \ave_2_reg_4066_reg[1]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_2_reg_4066_reg[1]_i_1_n_5 ,\ave_2_reg_4066_reg[1]_i_1_n_6 ,\ave_2_reg_4066_reg[1]_i_1_n_7 ,\ave_2_reg_4066_reg[1]_i_1_n_8 ,\ave_2_reg_4066_reg[1]_i_1_n_9 ,\ave_2_reg_4066_reg[1]_i_1_n_10 ,\ave_2_reg_4066_reg[1]_i_1_n_11 ,\ave_2_reg_4066_reg[1]_i_1_n_12 }),
        .DI(sext_ln466_4_fu_1844_p1[7:0]),
        .O(ave_2_fu_1882_p2[7:0]),
        .S({\ave_2_reg_4066[1]_i_3_n_5 ,\ave_2_reg_4066[1]_i_4_n_5 ,\ave_2_reg_4066[1]_i_5_n_5 ,\ave_2_reg_4066[1]_i_6_n_5 ,\ave_2_reg_4066[1]_i_7_n_5 ,\ave_2_reg_4066[1]_i_8_n_5 ,\ave_2_reg_4066[1]_i_9_n_5 ,\ave_2_reg_4066[1]_i_10_n_5 }));
  CARRY8 \ave_2_reg_4066_reg[1]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_2_reg_4066_reg[1]_i_19_n_5 ,\ave_2_reg_4066_reg[1]_i_19_n_6 ,\ave_2_reg_4066_reg[1]_i_19_n_7 ,\ave_2_reg_4066_reg[1]_i_19_n_8 ,\ave_2_reg_4066_reg[1]_i_19_n_9 ,\ave_2_reg_4066_reg[1]_i_19_n_10 ,\ave_2_reg_4066_reg[1]_i_19_n_11 ,\ave_2_reg_4066_reg[1]_i_19_n_12 }),
        .DI(K_5_fu_1598_p2[7:0]),
        .O(sext_ln467_2_fu_1878_p1[7:0]),
        .S({\ave_2_reg_4066[1]_i_20_n_5 ,\ave_2_reg_4066[1]_i_21_n_5 ,\ave_2_reg_4066[1]_i_22_n_5 ,\ave_2_reg_4066[1]_i_23_n_5 ,\ave_2_reg_4066[1]_i_24_n_5 ,\ave_2_reg_4066[1]_i_25_n_5 ,\ave_2_reg_4066[1]_i_26_n_5 ,\ave_2_reg_4066[1]_i_27_n_5 }));
  CARRY8 \ave_2_reg_4066_reg[1]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_2_reg_4066_reg[1]_i_2_n_5 ,\ave_2_reg_4066_reg[1]_i_2_n_6 ,\ave_2_reg_4066_reg[1]_i_2_n_7 ,\ave_2_reg_4066_reg[1]_i_2_n_8 ,\ave_2_reg_4066_reg[1]_i_2_n_9 ,\ave_2_reg_4066_reg[1]_i_2_n_10 ,\ave_2_reg_4066_reg[1]_i_2_n_11 ,\ave_2_reg_4066_reg[1]_i_2_n_12 }),
        .DI(K_3_fu_1530_p2[7:0]),
        .O(sext_ln466_4_fu_1844_p1[7:0]),
        .S({\ave_2_reg_4066[1]_i_11_n_5 ,\ave_2_reg_4066[1]_i_12_n_5 ,\ave_2_reg_4066[1]_i_13_n_5 ,\ave_2_reg_4066[1]_i_14_n_5 ,\ave_2_reg_4066[1]_i_15_n_5 ,\ave_2_reg_4066[1]_i_16_n_5 ,\ave_2_reg_4066[1]_i_17_n_5 ,\ave_2_reg_4066[1]_i_18_n_5 }));
  FDRE \ave_2_reg_4066_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[2]),
        .Q(ave_2_reg_4066[2]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[3]),
        .Q(ave_2_reg_4066[3]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[4]),
        .Q(ave_2_reg_4066[4]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[5]),
        .Q(ave_2_reg_4066[5]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[6]),
        .Q(ave_2_reg_4066[6]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[7]),
        .Q(ave_2_reg_4066[7]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[8]),
        .Q(ave_2_reg_4066[8]),
        .R(1'b0));
  FDRE \ave_2_reg_4066_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[9]),
        .Q(ave_2_reg_4066[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_10 
       (.I0(sext_ln468_3_fu_1912_p1[0]),
        .I1(sext_ln468_2_fu_1902_p1[0]),
        .O(\ave_3_reg_4082[1]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_11 
       (.I0(K_6_fu_1622_p2[7]),
        .I1(K_fu_1434_p2[7]),
        .O(\ave_3_reg_4082[1]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_12 
       (.I0(K_6_fu_1622_p2[6]),
        .I1(K_fu_1434_p2[6]),
        .O(\ave_3_reg_4082[1]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_13 
       (.I0(K_6_fu_1622_p2[5]),
        .I1(K_fu_1434_p2[5]),
        .O(\ave_3_reg_4082[1]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_14 
       (.I0(K_6_fu_1622_p2[4]),
        .I1(K_fu_1434_p2[4]),
        .O(\ave_3_reg_4082[1]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_15 
       (.I0(K_6_fu_1622_p2[3]),
        .I1(K_fu_1434_p2[3]),
        .O(\ave_3_reg_4082[1]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_16 
       (.I0(K_6_fu_1622_p2[2]),
        .I1(K_fu_1434_p2[2]),
        .O(\ave_3_reg_4082[1]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_17 
       (.I0(K_6_fu_1622_p2[1]),
        .I1(K_fu_1434_p2[1]),
        .O(\ave_3_reg_4082[1]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_18 
       (.I0(K_6_fu_1622_p2[0]),
        .I1(K_fu_1434_p2[0]),
        .O(\ave_3_reg_4082[1]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_20 
       (.I0(K_8_fu_1686_p2[7]),
        .I1(K_10_fu_1746_p2[7]),
        .O(\ave_3_reg_4082[1]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_21 
       (.I0(K_8_fu_1686_p2[6]),
        .I1(K_10_fu_1746_p2[6]),
        .O(\ave_3_reg_4082[1]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_22 
       (.I0(K_8_fu_1686_p2[5]),
        .I1(K_10_fu_1746_p2[5]),
        .O(\ave_3_reg_4082[1]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_23 
       (.I0(K_8_fu_1686_p2[4]),
        .I1(K_10_fu_1746_p2[4]),
        .O(\ave_3_reg_4082[1]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_24 
       (.I0(K_8_fu_1686_p2[3]),
        .I1(K_10_fu_1746_p2[3]),
        .O(\ave_3_reg_4082[1]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_25 
       (.I0(K_8_fu_1686_p2[2]),
        .I1(K_10_fu_1746_p2[2]),
        .O(\ave_3_reg_4082[1]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_26 
       (.I0(K_8_fu_1686_p2[1]),
        .I1(K_10_fu_1746_p2[1]),
        .O(\ave_3_reg_4082[1]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_27 
       (.I0(K_8_fu_1686_p2[0]),
        .I1(K_10_fu_1746_p2[0]),
        .O(\ave_3_reg_4082[1]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_3 
       (.I0(sext_ln468_3_fu_1912_p1[7]),
        .I1(sext_ln468_2_fu_1902_p1[7]),
        .O(\ave_3_reg_4082[1]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_4 
       (.I0(sext_ln468_3_fu_1912_p1[6]),
        .I1(sext_ln468_2_fu_1902_p1[6]),
        .O(\ave_3_reg_4082[1]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_5 
       (.I0(sext_ln468_3_fu_1912_p1[5]),
        .I1(sext_ln468_2_fu_1902_p1[5]),
        .O(\ave_3_reg_4082[1]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_6 
       (.I0(sext_ln468_3_fu_1912_p1[4]),
        .I1(sext_ln468_2_fu_1902_p1[4]),
        .O(\ave_3_reg_4082[1]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_7 
       (.I0(sext_ln468_3_fu_1912_p1[3]),
        .I1(sext_ln468_2_fu_1902_p1[3]),
        .O(\ave_3_reg_4082[1]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_8 
       (.I0(sext_ln468_3_fu_1912_p1[2]),
        .I1(sext_ln468_2_fu_1902_p1[2]),
        .O(\ave_3_reg_4082[1]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[1]_i_9 
       (.I0(sext_ln468_3_fu_1912_p1[1]),
        .I1(sext_ln468_2_fu_1902_p1[1]),
        .O(\ave_3_reg_4082[1]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[8]_i_10 
       (.I0(K_8_fu_1686_p2[8]),
        .I1(K_10_fu_1746_p2[8]),
        .O(\ave_3_reg_4082[8]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[8]_i_3 
       (.I0(\ave_3_reg_4082_reg[8]_i_2_n_10 ),
        .I1(\ave_3_reg_4082_reg[8]_i_8_n_10 ),
        .O(\ave_3_reg_4082[8]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[8]_i_4 
       (.I0(sext_ln468_3_fu_1912_p1[9]),
        .I1(sext_ln468_2_fu_1902_p1[9]),
        .O(\ave_3_reg_4082[8]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[8]_i_5 
       (.I0(sext_ln468_3_fu_1912_p1[8]),
        .I1(sext_ln468_2_fu_1902_p1[8]),
        .O(\ave_3_reg_4082[8]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[8]_i_6 
       (.I0(\sext_ln465_3_reg_4018_reg[8]_i_1_n_11 ),
        .I1(\sext_ln465_reg_4013_reg[8]_i_1_n_11 ),
        .O(\ave_3_reg_4082[8]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[8]_i_7 
       (.I0(K_6_fu_1622_p2[8]),
        .I1(K_fu_1434_p2[8]),
        .O(\ave_3_reg_4082[8]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_3_reg_4082[8]_i_9 
       (.I0(\sext_ln468_reg_4072_reg[8]_i_1_n_11 ),
        .I1(\sext_ln468_1_reg_4077_reg[8]_i_1_n_11 ),
        .O(\ave_3_reg_4082[8]_i_9_n_5 ));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[0]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[10]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[11]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[1]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[2]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[3]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[4]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[5]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[6]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[7]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[8]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_reg_4082[9]),
        .Q(ave_3_reg_4082_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[0]),
        .Q(ave_3_reg_4082[0]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[10]),
        .Q(ave_3_reg_4082[10]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[11]),
        .Q(ave_3_reg_4082[11]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[1]),
        .Q(ave_3_reg_4082[1]),
        .R(1'b0));
  CARRY8 \ave_3_reg_4082_reg[1]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_3_reg_4082_reg[1]_i_1_n_5 ,\ave_3_reg_4082_reg[1]_i_1_n_6 ,\ave_3_reg_4082_reg[1]_i_1_n_7 ,\ave_3_reg_4082_reg[1]_i_1_n_8 ,\ave_3_reg_4082_reg[1]_i_1_n_9 ,\ave_3_reg_4082_reg[1]_i_1_n_10 ,\ave_3_reg_4082_reg[1]_i_1_n_11 ,\ave_3_reg_4082_reg[1]_i_1_n_12 }),
        .DI(sext_ln468_3_fu_1912_p1[7:0]),
        .O(ave_3_fu_1916_p2[7:0]),
        .S({\ave_3_reg_4082[1]_i_3_n_5 ,\ave_3_reg_4082[1]_i_4_n_5 ,\ave_3_reg_4082[1]_i_5_n_5 ,\ave_3_reg_4082[1]_i_6_n_5 ,\ave_3_reg_4082[1]_i_7_n_5 ,\ave_3_reg_4082[1]_i_8_n_5 ,\ave_3_reg_4082[1]_i_9_n_5 ,\ave_3_reg_4082[1]_i_10_n_5 }));
  CARRY8 \ave_3_reg_4082_reg[1]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_3_reg_4082_reg[1]_i_19_n_5 ,\ave_3_reg_4082_reg[1]_i_19_n_6 ,\ave_3_reg_4082_reg[1]_i_19_n_7 ,\ave_3_reg_4082_reg[1]_i_19_n_8 ,\ave_3_reg_4082_reg[1]_i_19_n_9 ,\ave_3_reg_4082_reg[1]_i_19_n_10 ,\ave_3_reg_4082_reg[1]_i_19_n_11 ,\ave_3_reg_4082_reg[1]_i_19_n_12 }),
        .DI(K_8_fu_1686_p2[7:0]),
        .O(sext_ln468_2_fu_1902_p1[7:0]),
        .S({\ave_3_reg_4082[1]_i_20_n_5 ,\ave_3_reg_4082[1]_i_21_n_5 ,\ave_3_reg_4082[1]_i_22_n_5 ,\ave_3_reg_4082[1]_i_23_n_5 ,\ave_3_reg_4082[1]_i_24_n_5 ,\ave_3_reg_4082[1]_i_25_n_5 ,\ave_3_reg_4082[1]_i_26_n_5 ,\ave_3_reg_4082[1]_i_27_n_5 }));
  CARRY8 \ave_3_reg_4082_reg[1]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_3_reg_4082_reg[1]_i_2_n_5 ,\ave_3_reg_4082_reg[1]_i_2_n_6 ,\ave_3_reg_4082_reg[1]_i_2_n_7 ,\ave_3_reg_4082_reg[1]_i_2_n_8 ,\ave_3_reg_4082_reg[1]_i_2_n_9 ,\ave_3_reg_4082_reg[1]_i_2_n_10 ,\ave_3_reg_4082_reg[1]_i_2_n_11 ,\ave_3_reg_4082_reg[1]_i_2_n_12 }),
        .DI(K_6_fu_1622_p2[7:0]),
        .O(sext_ln468_3_fu_1912_p1[7:0]),
        .S({\ave_3_reg_4082[1]_i_11_n_5 ,\ave_3_reg_4082[1]_i_12_n_5 ,\ave_3_reg_4082[1]_i_13_n_5 ,\ave_3_reg_4082[1]_i_14_n_5 ,\ave_3_reg_4082[1]_i_15_n_5 ,\ave_3_reg_4082[1]_i_16_n_5 ,\ave_3_reg_4082[1]_i_17_n_5 ,\ave_3_reg_4082[1]_i_18_n_5 }));
  FDRE \ave_3_reg_4082_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[2]),
        .Q(ave_3_reg_4082[2]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[3]),
        .Q(ave_3_reg_4082[3]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[4]),
        .Q(ave_3_reg_4082[4]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[5]),
        .Q(ave_3_reg_4082[5]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[6]),
        .Q(ave_3_reg_4082[6]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[7]),
        .Q(ave_3_reg_4082[7]),
        .R(1'b0));
  FDRE \ave_3_reg_4082_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[8]),
        .Q(ave_3_reg_4082[8]),
        .R(1'b0));
  CARRY8 \ave_3_reg_4082_reg[8]_i_1 
       (.CI(\ave_3_reg_4082_reg[1]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_3_reg_4082_reg[8]_i_1_CO_UNCONNECTED [7:3],\ave_3_reg_4082_reg[8]_i_1_n_10 ,\ave_3_reg_4082_reg[8]_i_1_n_11 ,\ave_3_reg_4082_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\ave_3_reg_4082_reg[8]_i_2_n_10 ,sext_ln468_3_fu_1912_p1[9:8]}),
        .O({\NLW_ave_3_reg_4082_reg[8]_i_1_O_UNCONNECTED [7:4],ave_3_fu_1916_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\ave_3_reg_4082[8]_i_3_n_5 ,\ave_3_reg_4082[8]_i_4_n_5 ,\ave_3_reg_4082[8]_i_5_n_5 }));
  CARRY8 \ave_3_reg_4082_reg[8]_i_2 
       (.CI(\ave_3_reg_4082_reg[1]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_3_reg_4082_reg[8]_i_2_CO_UNCONNECTED [7:3],\ave_3_reg_4082_reg[8]_i_2_n_10 ,\NLW_ave_3_reg_4082_reg[8]_i_2_CO_UNCONNECTED [1],\ave_3_reg_4082_reg[8]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sext_ln465_3_reg_4018_reg[8]_i_1_n_11 ,K_6_fu_1622_p2[8]}),
        .O({\NLW_ave_3_reg_4082_reg[8]_i_2_O_UNCONNECTED [7:2],sext_ln468_3_fu_1912_p1[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\ave_3_reg_4082[8]_i_6_n_5 ,\ave_3_reg_4082[8]_i_7_n_5 }));
  CARRY8 \ave_3_reg_4082_reg[8]_i_8 
       (.CI(\ave_3_reg_4082_reg[1]_i_19_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_3_reg_4082_reg[8]_i_8_CO_UNCONNECTED [7:3],\ave_3_reg_4082_reg[8]_i_8_n_10 ,\NLW_ave_3_reg_4082_reg[8]_i_8_CO_UNCONNECTED [1],\ave_3_reg_4082_reg[8]_i_8_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sext_ln468_reg_4072_reg[8]_i_1_n_11 ,K_8_fu_1686_p2[8]}),
        .O({\NLW_ave_3_reg_4082_reg[8]_i_8_O_UNCONNECTED [7:2],sext_ln468_2_fu_1902_p1[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\ave_3_reg_4082[8]_i_9_n_5 ,\ave_3_reg_4082[8]_i_10_n_5 }));
  FDRE \ave_3_reg_4082_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_3_fu_1916_p2[9]),
        .Q(ave_3_reg_4082[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[11]_i_10 
       (.I0(K_4_fu_1562_p2[8]),
        .I1(K_6_fu_1622_p2[8]),
        .O(\ave_reg_4023[11]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[11]_i_3 
       (.I0(\ave_reg_4023_reg[11]_i_2_n_10 ),
        .I1(\ave_reg_4023_reg[11]_i_8_n_10 ),
        .O(\ave_reg_4023[11]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[11]_i_4 
       (.I0(sext_ln465_5_fu_1812_p1[9]),
        .I1(sext_ln465_4_fu_1802_p1[9]),
        .O(\ave_reg_4023[11]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[11]_i_5 
       (.I0(sext_ln465_5_fu_1812_p1[8]),
        .I1(sext_ln465_4_fu_1802_p1[8]),
        .O(\ave_reg_4023[11]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[11]_i_6 
       (.I0(\sext_ln465_reg_4013_reg[8]_i_1_n_11 ),
        .I1(\add_ln476_reg_4118_reg[10]_i_15_n_11 ),
        .O(\ave_reg_4023[11]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[11]_i_7 
       (.I0(K_fu_1434_p2[8]),
        .I1(K_2_fu_1502_p2[8]),
        .O(\ave_reg_4023[11]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[11]_i_9 
       (.I0(\add_ln476_1_reg_4123_reg[10]_i_15_n_11 ),
        .I1(\sext_ln465_3_reg_4018_reg[8]_i_1_n_11 ),
        .O(\ave_reg_4023[11]_i_9_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_10 
       (.I0(sext_ln465_5_fu_1812_p1[0]),
        .I1(sext_ln465_4_fu_1802_p1[0]),
        .O(\ave_reg_4023[7]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_11 
       (.I0(K_fu_1434_p2[7]),
        .I1(K_2_fu_1502_p2[7]),
        .O(\ave_reg_4023[7]_i_11_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_12 
       (.I0(K_fu_1434_p2[6]),
        .I1(K_2_fu_1502_p2[6]),
        .O(\ave_reg_4023[7]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_13 
       (.I0(K_fu_1434_p2[5]),
        .I1(K_2_fu_1502_p2[5]),
        .O(\ave_reg_4023[7]_i_13_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_14 
       (.I0(K_fu_1434_p2[4]),
        .I1(K_2_fu_1502_p2[4]),
        .O(\ave_reg_4023[7]_i_14_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_15 
       (.I0(K_fu_1434_p2[3]),
        .I1(K_2_fu_1502_p2[3]),
        .O(\ave_reg_4023[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_16 
       (.I0(K_fu_1434_p2[2]),
        .I1(K_2_fu_1502_p2[2]),
        .O(\ave_reg_4023[7]_i_16_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_17 
       (.I0(K_fu_1434_p2[1]),
        .I1(K_2_fu_1502_p2[1]),
        .O(\ave_reg_4023[7]_i_17_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_18 
       (.I0(K_fu_1434_p2[0]),
        .I1(K_2_fu_1502_p2[0]),
        .O(\ave_reg_4023[7]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_20 
       (.I0(K_4_fu_1562_p2[7]),
        .I1(K_6_fu_1622_p2[7]),
        .O(\ave_reg_4023[7]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_21 
       (.I0(K_4_fu_1562_p2[6]),
        .I1(K_6_fu_1622_p2[6]),
        .O(\ave_reg_4023[7]_i_21_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_22 
       (.I0(K_4_fu_1562_p2[5]),
        .I1(K_6_fu_1622_p2[5]),
        .O(\ave_reg_4023[7]_i_22_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_23 
       (.I0(K_4_fu_1562_p2[4]),
        .I1(K_6_fu_1622_p2[4]),
        .O(\ave_reg_4023[7]_i_23_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_24 
       (.I0(K_4_fu_1562_p2[3]),
        .I1(K_6_fu_1622_p2[3]),
        .O(\ave_reg_4023[7]_i_24_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_25 
       (.I0(K_4_fu_1562_p2[2]),
        .I1(K_6_fu_1622_p2[2]),
        .O(\ave_reg_4023[7]_i_25_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_26 
       (.I0(K_4_fu_1562_p2[1]),
        .I1(K_6_fu_1622_p2[1]),
        .O(\ave_reg_4023[7]_i_26_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_27 
       (.I0(K_4_fu_1562_p2[0]),
        .I1(K_6_fu_1622_p2[0]),
        .O(\ave_reg_4023[7]_i_27_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_3 
       (.I0(sext_ln465_5_fu_1812_p1[7]),
        .I1(sext_ln465_4_fu_1802_p1[7]),
        .O(\ave_reg_4023[7]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_4 
       (.I0(sext_ln465_5_fu_1812_p1[6]),
        .I1(sext_ln465_4_fu_1802_p1[6]),
        .O(\ave_reg_4023[7]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_5 
       (.I0(sext_ln465_5_fu_1812_p1[5]),
        .I1(sext_ln465_4_fu_1802_p1[5]),
        .O(\ave_reg_4023[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_6 
       (.I0(sext_ln465_5_fu_1812_p1[4]),
        .I1(sext_ln465_4_fu_1802_p1[4]),
        .O(\ave_reg_4023[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_7 
       (.I0(sext_ln465_5_fu_1812_p1[3]),
        .I1(sext_ln465_4_fu_1802_p1[3]),
        .O(\ave_reg_4023[7]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_8 
       (.I0(sext_ln465_5_fu_1812_p1[2]),
        .I1(sext_ln465_4_fu_1802_p1[2]),
        .O(\ave_reg_4023[7]_i_8_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \ave_reg_4023[7]_i_9 
       (.I0(sext_ln465_5_fu_1812_p1[1]),
        .I1(sext_ln465_4_fu_1802_p1[1]),
        .O(\ave_reg_4023[7]_i_9_n_5 ));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[0]),
        .Q(ave_reg_4023_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[10]),
        .Q(ave_reg_4023_pp0_iter3_reg[10]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[11]),
        .Q(ave_reg_4023_pp0_iter3_reg[11]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[1]),
        .Q(ave_reg_4023_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[2]),
        .Q(ave_reg_4023_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[3]),
        .Q(ave_reg_4023_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[4]),
        .Q(ave_reg_4023_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[5]),
        .Q(ave_reg_4023_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[6]),
        .Q(ave_reg_4023_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[7]),
        .Q(ave_reg_4023_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[8]),
        .Q(ave_reg_4023_pp0_iter3_reg[8]),
        .R(1'b0));
  FDRE \ave_reg_4023_pp0_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_reg_4023[9]),
        .Q(ave_reg_4023_pp0_iter3_reg[9]),
        .R(1'b0));
  FDRE \ave_reg_4023_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[0]),
        .Q(ave_reg_4023[0]),
        .R(1'b0));
  FDRE \ave_reg_4023_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[10]),
        .Q(ave_reg_4023[10]),
        .R(1'b0));
  FDRE \ave_reg_4023_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[11]),
        .Q(ave_reg_4023[11]),
        .R(1'b0));
  CARRY8 \ave_reg_4023_reg[11]_i_1 
       (.CI(\ave_reg_4023_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_reg_4023_reg[11]_i_1_CO_UNCONNECTED [7:3],\ave_reg_4023_reg[11]_i_1_n_10 ,\ave_reg_4023_reg[11]_i_1_n_11 ,\ave_reg_4023_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\ave_reg_4023_reg[11]_i_2_n_10 ,sext_ln465_5_fu_1812_p1[9:8]}),
        .O({\NLW_ave_reg_4023_reg[11]_i_1_O_UNCONNECTED [7:4],ave_fu_1816_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\ave_reg_4023[11]_i_3_n_5 ,\ave_reg_4023[11]_i_4_n_5 ,\ave_reg_4023[11]_i_5_n_5 }));
  CARRY8 \ave_reg_4023_reg[11]_i_2 
       (.CI(\ave_reg_4023_reg[7]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_reg_4023_reg[11]_i_2_CO_UNCONNECTED [7:3],\ave_reg_4023_reg[11]_i_2_n_10 ,\NLW_ave_reg_4023_reg[11]_i_2_CO_UNCONNECTED [1],\ave_reg_4023_reg[11]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sext_ln465_reg_4013_reg[8]_i_1_n_11 ,K_fu_1434_p2[8]}),
        .O({\NLW_ave_reg_4023_reg[11]_i_2_O_UNCONNECTED [7:2],sext_ln465_5_fu_1812_p1[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\ave_reg_4023[11]_i_6_n_5 ,\ave_reg_4023[11]_i_7_n_5 }));
  CARRY8 \ave_reg_4023_reg[11]_i_8 
       (.CI(\ave_reg_4023_reg[7]_i_19_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_ave_reg_4023_reg[11]_i_8_CO_UNCONNECTED [7:3],\ave_reg_4023_reg[11]_i_8_n_10 ,\NLW_ave_reg_4023_reg[11]_i_8_CO_UNCONNECTED [1],\ave_reg_4023_reg[11]_i_8_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\add_ln476_1_reg_4123_reg[10]_i_15_n_11 ,K_4_fu_1562_p2[8]}),
        .O({\NLW_ave_reg_4023_reg[11]_i_8_O_UNCONNECTED [7:2],sext_ln465_4_fu_1802_p1[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\ave_reg_4023[11]_i_9_n_5 ,\ave_reg_4023[11]_i_10_n_5 }));
  FDRE \ave_reg_4023_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[1]),
        .Q(ave_reg_4023[1]),
        .R(1'b0));
  FDRE \ave_reg_4023_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[2]),
        .Q(ave_reg_4023[2]),
        .R(1'b0));
  FDRE \ave_reg_4023_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[3]),
        .Q(ave_reg_4023[3]),
        .R(1'b0));
  FDRE \ave_reg_4023_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[4]),
        .Q(ave_reg_4023[4]),
        .R(1'b0));
  FDRE \ave_reg_4023_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[5]),
        .Q(ave_reg_4023[5]),
        .R(1'b0));
  FDRE \ave_reg_4023_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[6]),
        .Q(ave_reg_4023[6]),
        .R(1'b0));
  FDRE \ave_reg_4023_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[7]),
        .Q(ave_reg_4023[7]),
        .R(1'b0));
  CARRY8 \ave_reg_4023_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_reg_4023_reg[7]_i_1_n_5 ,\ave_reg_4023_reg[7]_i_1_n_6 ,\ave_reg_4023_reg[7]_i_1_n_7 ,\ave_reg_4023_reg[7]_i_1_n_8 ,\ave_reg_4023_reg[7]_i_1_n_9 ,\ave_reg_4023_reg[7]_i_1_n_10 ,\ave_reg_4023_reg[7]_i_1_n_11 ,\ave_reg_4023_reg[7]_i_1_n_12 }),
        .DI(sext_ln465_5_fu_1812_p1[7:0]),
        .O(ave_fu_1816_p2[7:0]),
        .S({\ave_reg_4023[7]_i_3_n_5 ,\ave_reg_4023[7]_i_4_n_5 ,\ave_reg_4023[7]_i_5_n_5 ,\ave_reg_4023[7]_i_6_n_5 ,\ave_reg_4023[7]_i_7_n_5 ,\ave_reg_4023[7]_i_8_n_5 ,\ave_reg_4023[7]_i_9_n_5 ,\ave_reg_4023[7]_i_10_n_5 }));
  CARRY8 \ave_reg_4023_reg[7]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_reg_4023_reg[7]_i_19_n_5 ,\ave_reg_4023_reg[7]_i_19_n_6 ,\ave_reg_4023_reg[7]_i_19_n_7 ,\ave_reg_4023_reg[7]_i_19_n_8 ,\ave_reg_4023_reg[7]_i_19_n_9 ,\ave_reg_4023_reg[7]_i_19_n_10 ,\ave_reg_4023_reg[7]_i_19_n_11 ,\ave_reg_4023_reg[7]_i_19_n_12 }),
        .DI(K_4_fu_1562_p2[7:0]),
        .O(sext_ln465_4_fu_1802_p1[7:0]),
        .S({\ave_reg_4023[7]_i_20_n_5 ,\ave_reg_4023[7]_i_21_n_5 ,\ave_reg_4023[7]_i_22_n_5 ,\ave_reg_4023[7]_i_23_n_5 ,\ave_reg_4023[7]_i_24_n_5 ,\ave_reg_4023[7]_i_25_n_5 ,\ave_reg_4023[7]_i_26_n_5 ,\ave_reg_4023[7]_i_27_n_5 }));
  CARRY8 \ave_reg_4023_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\ave_reg_4023_reg[7]_i_2_n_5 ,\ave_reg_4023_reg[7]_i_2_n_6 ,\ave_reg_4023_reg[7]_i_2_n_7 ,\ave_reg_4023_reg[7]_i_2_n_8 ,\ave_reg_4023_reg[7]_i_2_n_9 ,\ave_reg_4023_reg[7]_i_2_n_10 ,\ave_reg_4023_reg[7]_i_2_n_11 ,\ave_reg_4023_reg[7]_i_2_n_12 }),
        .DI(K_fu_1434_p2[7:0]),
        .O(sext_ln465_5_fu_1812_p1[7:0]),
        .S({\ave_reg_4023[7]_i_11_n_5 ,\ave_reg_4023[7]_i_12_n_5 ,\ave_reg_4023[7]_i_13_n_5 ,\ave_reg_4023[7]_i_14_n_5 ,\ave_reg_4023[7]_i_15_n_5 ,\ave_reg_4023[7]_i_16_n_5 ,\ave_reg_4023[7]_i_17_n_5 ,\ave_reg_4023[7]_i_18_n_5 }));
  FDRE \ave_reg_4023_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[8]),
        .Q(ave_reg_4023[8]),
        .R(1'b0));
  FDRE \ave_reg_4023_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_fu_1816_p2[9]),
        .Q(ave_reg_4023[9]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp147_reg_3848_reg[0]" *) 
  FDRE \cmp147_reg_3848_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_136),
        .Q(\cmp147_reg_3848_reg_n_5_[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "cmp147_reg_3848_reg[0]" *) 
  FDRE \cmp147_reg_3848_reg[0]_rep 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_153),
        .Q(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_126_fu_232_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_3_U_n_22),
        .Q(\empty_126_fu_232_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_126_fu_232_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_3_U_n_21),
        .Q(\empty_126_fu_232_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_126_fu_232_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_3_U_n_20),
        .Q(\empty_126_fu_232_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_126_fu_232_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_3_U_n_19),
        .Q(\empty_126_fu_232_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_126_fu_232_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_3_U_n_18),
        .Q(\empty_126_fu_232_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_126_fu_232_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_3_U_n_17),
        .Q(\empty_126_fu_232_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_126_fu_232_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_3_U_n_16),
        .Q(\empty_126_fu_232_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_126_fu_232_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_3_U_n_15),
        .Q(\empty_126_fu_232_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_2_U_n_20),
        .Q(zext_ln460_fu_1728_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_2_U_n_19),
        .Q(zext_ln460_fu_1728_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_2_U_n_18),
        .Q(zext_ln460_fu_1728_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_2_U_n_17),
        .Q(zext_ln460_fu_1728_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_2_U_n_16),
        .Q(zext_ln460_fu_1728_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_2_U_n_15),
        .Q(zext_ln460_fu_1728_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_2_U_n_14),
        .Q(zext_ln460_fu_1728_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_127_fu_236_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_2_U_n_13),
        .Q(zext_ln460_fu_1728_p1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_1_U_n_21),
        .Q(empty_128_fu_240[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_1_U_n_20),
        .Q(empty_128_fu_240[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_1_U_n_19),
        .Q(empty_128_fu_240[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_1_U_n_18),
        .Q(empty_128_fu_240[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_1_U_n_17),
        .Q(empty_128_fu_240[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_1_U_n_16),
        .Q(empty_128_fu_240[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_1_U_n_15),
        .Q(empty_128_fu_240[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_128_fu_240_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_1_U_n_14),
        .Q(empty_128_fu_240[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_U_n_20),
        .Q(zext_ln458_fu_1668_p1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_U_n_19),
        .Q(zext_ln458_fu_1668_p1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_U_n_18),
        .Q(zext_ln458_fu_1668_p1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_U_n_17),
        .Q(zext_ln458_fu_1668_p1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_U_n_16),
        .Q(zext_ln458_fu_1668_p1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_U_n_15),
        .Q(zext_ln458_fu_1668_p1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_U_n_14),
        .Q(zext_ln458_fu_1668_p1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_129_fu_244_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(linebuf_yuv_U_n_13),
        .Q(zext_ln458_fu_1668_p1[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(empty_130_fu_248__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(empty_130_fu_248__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(empty_130_fu_248__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(empty_130_fu_248__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(empty_130_fu_248__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(empty_130_fu_248__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(empty_130_fu_248__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_130_fu_248_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_161),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(empty_130_fu_248__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(\empty_131_fu_252_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(\empty_131_fu_252_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(\empty_131_fu_252_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(\empty_131_fu_252_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(\empty_131_fu_252_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(\empty_131_fu_252_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(\empty_131_fu_252_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_131_fu_252_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(\empty_131_fu_252_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_119),
        .Q(empty_132_fu_256[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_118),
        .Q(empty_132_fu_256[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_117),
        .Q(empty_132_fu_256[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_116),
        .Q(empty_132_fu_256[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_115),
        .Q(empty_132_fu_256[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_114),
        .Q(empty_132_fu_256[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_113),
        .Q(empty_132_fu_256[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_132_fu_256_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(empty_132_fu_256[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_127),
        .Q(empty_133_fu_260[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_126),
        .Q(empty_133_fu_260[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_125),
        .Q(empty_133_fu_260[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_124),
        .Q(empty_133_fu_260[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_123),
        .Q(empty_133_fu_260[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_122),
        .Q(empty_133_fu_260[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_121),
        .Q(empty_133_fu_260[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_133_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_120),
        .Q(empty_133_fu_260[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(empty_134_fu_264[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(empty_134_fu_264[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(empty_134_fu_264[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(empty_134_fu_264[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_10),
        .Q(empty_134_fu_264[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_9),
        .Q(empty_134_fu_264[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(empty_134_fu_264[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_134_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_7),
        .Q(empty_134_fu_264[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(empty_135_fu_268[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(empty_135_fu_268[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(empty_135_fu_268[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(empty_135_fu_268[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(empty_135_fu_268[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(empty_135_fu_268[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(empty_135_fu_268[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_135_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(empty_135_fu_268[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(empty_136_fu_272[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(empty_136_fu_272[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(empty_136_fu_272[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(empty_136_fu_272[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(empty_136_fu_272[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(empty_136_fu_272[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(empty_136_fu_272[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_136_fu_272_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(empty_136_fu_272[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(empty_137_fu_276[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(empty_137_fu_276[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(empty_137_fu_276[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(empty_137_fu_276[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(empty_137_fu_276[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(empty_137_fu_276[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(empty_137_fu_276[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_137_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(empty_137_fu_276[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(empty_138_fu_280[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(empty_138_fu_280[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(empty_138_fu_280[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(empty_138_fu_280[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(empty_138_fu_280[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(empty_138_fu_280[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(empty_138_fu_280[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_138_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(empty_138_fu_280[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_135),
        .Q(empty_139_fu_284[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_134),
        .Q(empty_139_fu_284[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_133),
        .Q(empty_139_fu_284[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_132),
        .Q(empty_139_fu_284[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_131),
        .Q(empty_139_fu_284[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_130),
        .Q(empty_139_fu_284[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_129),
        .Q(empty_139_fu_284[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_139_fu_284_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_128),
        .Q(empty_139_fu_284[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(empty_140_fu_288[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(empty_140_fu_288[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(empty_140_fu_288[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(empty_140_fu_288[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(empty_140_fu_288[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(empty_140_fu_288[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(empty_140_fu_288[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_140_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(empty_140_fu_288[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(empty_141_fu_292[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(empty_141_fu_292[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(empty_141_fu_292[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(empty_141_fu_292[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(empty_141_fu_292[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(empty_141_fu_292[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(empty_141_fu_292[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_141_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(empty_141_fu_292[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(empty_142_fu_296[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(empty_142_fu_296[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(empty_142_fu_296[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(empty_142_fu_296[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(empty_142_fu_296[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(empty_142_fu_296[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(empty_142_fu_296[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_142_fu_296_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(empty_142_fu_296[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(empty_143_fu_300[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(empty_143_fu_300[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(empty_143_fu_300[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(empty_143_fu_300[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(empty_143_fu_300[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(empty_143_fu_300[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(empty_143_fu_300[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_143_fu_300_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(empty_143_fu_300[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(empty_144_fu_304[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(empty_144_fu_304[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(empty_144_fu_304[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(empty_144_fu_304[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(empty_144_fu_304[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(empty_144_fu_304[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(empty_144_fu_304[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_144_fu_304_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(empty_144_fu_304[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(empty_145_fu_308__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(empty_145_fu_308__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(empty_145_fu_308__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(empty_145_fu_308__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(empty_145_fu_308__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(empty_145_fu_308__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(empty_145_fu_308__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \empty_145_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_162),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(empty_145_fu_308__0[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_146_reg_651[0]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0),
        .I3(empty_130_fu_248__0[0]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_146_reg_651[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_146_reg_651[1]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_1),
        .I3(empty_130_fu_248__0[1]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_146_reg_651[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_146_reg_651[2]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_2),
        .I3(empty_130_fu_248__0[2]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_146_reg_651[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_146_reg_651[3]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_3),
        .I3(empty_130_fu_248__0[3]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_146_reg_651[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_146_reg_651[4]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_4),
        .I3(empty_130_fu_248__0[4]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_146_reg_651[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_146_reg_651[5]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_5),
        .I3(empty_130_fu_248__0[5]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_146_reg_651[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_146_reg_651[6]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_6),
        .I3(empty_130_fu_248__0[6]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_146_reg_651[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_146_reg_651[7]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_7),
        .I3(empty_130_fu_248__0[7]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_146_reg_651[7]_i_1_n_5 ));
  FDRE \empty_146_reg_651_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_146_reg_651[0]_i_1_n_5 ),
        .Q(zext_ln457_fu_1636_p1[1]),
        .R(1'b0));
  FDRE \empty_146_reg_651_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_146_reg_651[1]_i_1_n_5 ),
        .Q(zext_ln457_fu_1636_p1[2]),
        .R(1'b0));
  FDRE \empty_146_reg_651_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_146_reg_651[2]_i_1_n_5 ),
        .Q(zext_ln457_fu_1636_p1[3]),
        .R(1'b0));
  FDRE \empty_146_reg_651_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_146_reg_651[3]_i_1_n_5 ),
        .Q(zext_ln457_fu_1636_p1[4]),
        .R(1'b0));
  FDRE \empty_146_reg_651_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_146_reg_651[4]_i_1_n_5 ),
        .Q(zext_ln457_fu_1636_p1[5]),
        .R(1'b0));
  FDRE \empty_146_reg_651_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_146_reg_651[5]_i_1_n_5 ),
        .Q(zext_ln457_fu_1636_p1[6]),
        .R(1'b0));
  FDRE \empty_146_reg_651_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_146_reg_651[6]_i_1_n_5 ),
        .Q(zext_ln457_fu_1636_p1[7]),
        .R(1'b0));
  FDRE \empty_146_reg_651_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_146_reg_651[7]_i_1_n_5 ),
        .Q(zext_ln457_fu_1636_p1[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_147_reg_661[0]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0),
        .I3(empty_145_fu_308__0[0]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_147_reg_661[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_147_reg_661[1]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_1),
        .I3(empty_145_fu_308__0[1]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_147_reg_661[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_147_reg_661[2]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_2),
        .I3(empty_145_fu_308__0[2]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_147_reg_661[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_147_reg_661[3]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_3),
        .I3(empty_145_fu_308__0[3]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_147_reg_661[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_147_reg_661[4]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_4),
        .I3(empty_145_fu_308__0[4]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_147_reg_661[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_147_reg_661[5]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_5),
        .I3(empty_145_fu_308__0[5]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_147_reg_661[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_147_reg_661[6]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_6),
        .I3(empty_145_fu_308__0[6]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_147_reg_661[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_147_reg_661[7]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_7),
        .I3(empty_145_fu_308__0[7]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_147_reg_661[7]_i_1_n_5 ));
  FDRE \empty_147_reg_661_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_147_reg_661[0]_i_1_n_5 ),
        .Q(empty_147_reg_661[0]),
        .R(1'b0));
  FDRE \empty_147_reg_661_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_147_reg_661[1]_i_1_n_5 ),
        .Q(empty_147_reg_661[1]),
        .R(1'b0));
  FDRE \empty_147_reg_661_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_147_reg_661[2]_i_1_n_5 ),
        .Q(empty_147_reg_661[2]),
        .R(1'b0));
  FDRE \empty_147_reg_661_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_147_reg_661[3]_i_1_n_5 ),
        .Q(empty_147_reg_661[3]),
        .R(1'b0));
  FDRE \empty_147_reg_661_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_147_reg_661[4]_i_1_n_5 ),
        .Q(empty_147_reg_661[4]),
        .R(1'b0));
  FDRE \empty_147_reg_661_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_147_reg_661[5]_i_1_n_5 ),
        .Q(empty_147_reg_661[5]),
        .R(1'b0));
  FDRE \empty_147_reg_661_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_147_reg_661[6]_i_1_n_5 ),
        .Q(empty_147_reg_661[6]),
        .R(1'b0));
  FDRE \empty_147_reg_661_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_147_reg_661[7]_i_1_n_5 ),
        .Q(empty_147_reg_661[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_149_reg_671[0]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0),
        .I3(empty_144_fu_304[0]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_149_reg_671[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_149_reg_671[1]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_1),
        .I3(empty_144_fu_304[1]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_149_reg_671[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_149_reg_671[2]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_2),
        .I3(empty_144_fu_304[2]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_149_reg_671[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_149_reg_671[3]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_3),
        .I3(empty_144_fu_304[3]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_149_reg_671[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_149_reg_671[4]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_4),
        .I3(empty_144_fu_304[4]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_149_reg_671[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_149_reg_671[5]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_5),
        .I3(empty_144_fu_304[5]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_149_reg_671[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_149_reg_671[6]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_6),
        .I3(empty_144_fu_304[6]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_149_reg_671[6]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_149_reg_671[7]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_7),
        .I3(empty_144_fu_304[7]),
        .I4(\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .O(\empty_149_reg_671[7]_i_1_n_5 ));
  FDRE \empty_149_reg_671_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_149_reg_671[0]_i_1_n_5 ),
        .Q(zext_ln455_fu_1576_p1[1]),
        .R(1'b0));
  FDRE \empty_149_reg_671_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_149_reg_671[1]_i_1_n_5 ),
        .Q(zext_ln455_fu_1576_p1[2]),
        .R(1'b0));
  FDRE \empty_149_reg_671_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_149_reg_671[2]_i_1_n_5 ),
        .Q(zext_ln455_fu_1576_p1[3]),
        .R(1'b0));
  FDRE \empty_149_reg_671_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_149_reg_671[3]_i_1_n_5 ),
        .Q(zext_ln455_fu_1576_p1[4]),
        .R(1'b0));
  FDRE \empty_149_reg_671_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_149_reg_671[4]_i_1_n_5 ),
        .Q(zext_ln455_fu_1576_p1[5]),
        .R(1'b0));
  FDRE \empty_149_reg_671_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_149_reg_671[5]_i_1_n_5 ),
        .Q(zext_ln455_fu_1576_p1[6]),
        .R(1'b0));
  FDRE \empty_149_reg_671_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_149_reg_671[6]_i_1_n_5 ),
        .Q(zext_ln455_fu_1576_p1[7]),
        .R(1'b0));
  FDRE \empty_149_reg_671_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(\empty_149_reg_671[7]_i_1_n_5 ),
        .Q(zext_ln455_fu_1576_p1[8]),
        .R(1'b0));
  FDRE \empty_151_reg_690_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_U_n_36),
        .Q(zext_ln456_fu_1612_p1[1]),
        .R(1'b0));
  FDRE \empty_151_reg_690_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_U_n_35),
        .Q(zext_ln456_fu_1612_p1[2]),
        .R(1'b0));
  FDRE \empty_151_reg_690_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_U_n_34),
        .Q(zext_ln456_fu_1612_p1[3]),
        .R(1'b0));
  FDRE \empty_151_reg_690_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_U_n_33),
        .Q(zext_ln456_fu_1612_p1[4]),
        .R(1'b0));
  FDRE \empty_151_reg_690_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_U_n_32),
        .Q(zext_ln456_fu_1612_p1[5]),
        .R(1'b0));
  FDRE \empty_151_reg_690_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_U_n_31),
        .Q(zext_ln456_fu_1612_p1[6]),
        .R(1'b0));
  FDRE \empty_151_reg_690_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_U_n_30),
        .Q(zext_ln456_fu_1612_p1[7]),
        .R(1'b0));
  FDRE \empty_151_reg_690_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_U_n_29),
        .Q(zext_ln456_fu_1612_p1[8]),
        .R(1'b0));
  FDRE \empty_154_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_53),
        .Q(zext_ln459_fu_1700_p1[1]),
        .R(1'b0));
  FDRE \empty_154_reg_709_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_52),
        .Q(zext_ln459_fu_1700_p1[2]),
        .R(1'b0));
  FDRE \empty_154_reg_709_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_51),
        .Q(zext_ln459_fu_1700_p1[3]),
        .R(1'b0));
  FDRE \empty_154_reg_709_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_50),
        .Q(zext_ln459_fu_1700_p1[4]),
        .R(1'b0));
  FDRE \empty_154_reg_709_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_49),
        .Q(zext_ln459_fu_1700_p1[5]),
        .R(1'b0));
  FDRE \empty_154_reg_709_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_48),
        .Q(zext_ln459_fu_1700_p1[6]),
        .R(1'b0));
  FDRE \empty_154_reg_709_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_47),
        .Q(zext_ln459_fu_1700_p1[7]),
        .R(1'b0));
  FDRE \empty_154_reg_709_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_46),
        .Q(zext_ln459_fu_1700_p1[8]),
        .R(1'b0));
  FDRE \empty_156_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_61),
        .Q(zext_ln453_fu_1516_p1[1]),
        .R(1'b0));
  FDRE \empty_156_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_60),
        .Q(zext_ln453_fu_1516_p1[2]),
        .R(1'b0));
  FDRE \empty_156_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_59),
        .Q(zext_ln453_fu_1516_p1[3]),
        .R(1'b0));
  FDRE \empty_156_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_58),
        .Q(zext_ln453_fu_1516_p1[4]),
        .R(1'b0));
  FDRE \empty_156_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_57),
        .Q(zext_ln453_fu_1516_p1[5]),
        .R(1'b0));
  FDRE \empty_156_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_56),
        .Q(zext_ln453_fu_1516_p1[6]),
        .R(1'b0));
  FDRE \empty_156_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_55),
        .Q(zext_ln453_fu_1516_p1[7]),
        .R(1'b0));
  FDRE \empty_156_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_54),
        .Q(zext_ln453_fu_1516_p1[8]),
        .R(1'b0));
  FDRE \empty_158_reg_748_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_2_U_n_44),
        .Q(zext_ln450_fu_1408_p1[1]),
        .R(1'b0));
  FDRE \empty_158_reg_748_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_2_U_n_43),
        .Q(zext_ln450_fu_1408_p1[2]),
        .R(1'b0));
  FDRE \empty_158_reg_748_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_2_U_n_42),
        .Q(zext_ln450_fu_1408_p1[3]),
        .R(1'b0));
  FDRE \empty_158_reg_748_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_2_U_n_41),
        .Q(zext_ln450_fu_1408_p1[4]),
        .R(1'b0));
  FDRE \empty_158_reg_748_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_2_U_n_40),
        .Q(zext_ln450_fu_1408_p1[5]),
        .R(1'b0));
  FDRE \empty_158_reg_748_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_2_U_n_39),
        .Q(zext_ln450_fu_1408_p1[6]),
        .R(1'b0));
  FDRE \empty_158_reg_748_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_2_U_n_38),
        .Q(zext_ln450_fu_1408_p1[7]),
        .R(1'b0));
  FDRE \empty_158_reg_748_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_2_U_n_37),
        .Q(zext_ln450_fu_1408_p1[8]),
        .R(1'b0));
  FDRE \empty_161_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_55),
        .Q(zext_ln461_fu_1760_p1[1]),
        .R(1'b0));
  FDRE \empty_161_reg_767_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_54),
        .Q(zext_ln461_fu_1760_p1[2]),
        .R(1'b0));
  FDRE \empty_161_reg_767_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_53),
        .Q(zext_ln461_fu_1760_p1[3]),
        .R(1'b0));
  FDRE \empty_161_reg_767_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_52),
        .Q(zext_ln461_fu_1760_p1[4]),
        .R(1'b0));
  FDRE \empty_161_reg_767_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_51),
        .Q(zext_ln461_fu_1760_p1[5]),
        .R(1'b0));
  FDRE \empty_161_reg_767_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_50),
        .Q(zext_ln461_fu_1760_p1[6]),
        .R(1'b0));
  FDRE \empty_161_reg_767_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_49),
        .Q(zext_ln461_fu_1760_p1[7]),
        .R(1'b0));
  FDRE \empty_161_reg_767_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_48),
        .Q(zext_ln461_fu_1760_p1[8]),
        .R(1'b0));
  FDRE \empty_162_reg_777_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_39),
        .Q(empty_162_reg_777[0]),
        .R(1'b0));
  FDRE \empty_162_reg_777_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_38),
        .Q(empty_162_reg_777[1]),
        .R(1'b0));
  FDRE \empty_162_reg_777_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_37),
        .Q(empty_162_reg_777[2]),
        .R(1'b0));
  FDRE \empty_162_reg_777_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_36),
        .Q(empty_162_reg_777[3]),
        .R(1'b0));
  FDRE \empty_162_reg_777_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_35),
        .Q(empty_162_reg_777[4]),
        .R(1'b0));
  FDRE \empty_162_reg_777_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_34),
        .Q(empty_162_reg_777[5]),
        .R(1'b0));
  FDRE \empty_162_reg_777_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_33),
        .Q(empty_162_reg_777[6]),
        .R(1'b0));
  FDRE \empty_162_reg_777_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_32),
        .Q(empty_162_reg_777[7]),
        .R(1'b0));
  FDRE \empty_164_reg_787_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_47),
        .Q(zext_ln451_fu_1448_p1[1]),
        .R(1'b0));
  FDRE \empty_164_reg_787_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_46),
        .Q(zext_ln451_fu_1448_p1[2]),
        .R(1'b0));
  FDRE \empty_164_reg_787_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_45),
        .Q(zext_ln451_fu_1448_p1[3]),
        .R(1'b0));
  FDRE \empty_164_reg_787_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_44),
        .Q(zext_ln451_fu_1448_p1[4]),
        .R(1'b0));
  FDRE \empty_164_reg_787_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_43),
        .Q(zext_ln451_fu_1448_p1[5]),
        .R(1'b0));
  FDRE \empty_164_reg_787_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_42),
        .Q(zext_ln451_fu_1448_p1[6]),
        .R(1'b0));
  FDRE \empty_164_reg_787_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_41),
        .Q(zext_ln451_fu_1448_p1[7]),
        .R(1'b0));
  FDRE \empty_164_reg_787_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_3_U_n_40),
        .Q(zext_ln451_fu_1448_p1[8]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_12 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln318_fu_954_p2),
        .D({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14}),
        .DOUTBDOUT(linebuf_yuv_2_q1),
        .E(flow_control_loop_pipe_sequential_init_U_n_161),
        .Q(Q),
        .SR(flow_control_loop_pipe_sequential_init_U_n_163),
        .\ap_CS_fsm_reg[1] (ap_loop_exit_ready_pp0_iter8_reg),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(flow_control_loop_pipe_sequential_init_U_n_162),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .clear(clear),
        .\cmp147_reg_3848_reg[0] (flow_control_loop_pipe_sequential_init_U_n_136),
        .\cmp147_reg_3848_reg[0]_0 (flow_control_loop_pipe_sequential_init_U_n_153),
        .\cmp147_reg_3848_reg[0]_1 ({\x_fu_228_reg_n_5_[16] ,\x_fu_228_reg_n_5_[15] ,\x_fu_228_reg_n_5_[14] ,\x_fu_228_reg_n_5_[13] ,\x_fu_228_reg_n_5_[12] ,\x_fu_228_reg_n_5_[11] ,\x_fu_228_reg_n_5_[10] ,\x_fu_228_reg_n_5_[9] ,\x_fu_228_reg_n_5_[8] ,\x_fu_228_reg_n_5_[7] ,\x_fu_228_reg_n_5_[6] ,\x_fu_228_reg_n_5_[5] ,\x_fu_228_reg_n_5_[4] ,\x_fu_228_reg_n_5_[3] ,\x_fu_228_reg_n_5_[2] ,\x_fu_228_reg_n_5_[1] ,\x_fu_228_reg_n_5_[0] }),
        .\cmp147_reg_3848_reg[0]_rep (ap_block_pp0_stage0_11001),
        .\empty_128_fu_240_reg[7] (\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .\empty_130_fu_248_reg[0] (ram_reg_bram_0_0),
        .\empty_130_fu_248_reg[1] (ram_reg_bram_0_1),
        .\empty_130_fu_248_reg[2] (ram_reg_bram_0_2),
        .\empty_130_fu_248_reg[3] (ram_reg_bram_0_3),
        .\empty_130_fu_248_reg[4] (ram_reg_bram_0_4),
        .\empty_130_fu_248_reg[5] (ram_reg_bram_0_5),
        .\empty_130_fu_248_reg[6] (ram_reg_bram_0_6),
        .\empty_130_fu_248_reg[7] (ram_reg_bram_0_7),
        .\empty_130_fu_248_reg[7]_0 (\empty_130_fu_248_reg[7]_0 ),
        .\empty_131_fu_252_reg[7] (\empty_131_fu_252_reg[7]_0 ),
        .\empty_131_fu_252_reg[7]_0 (linebuf_yuv_3_q1),
        .\empty_131_fu_252_reg[7]_1 (empty_132_fu_256),
        .\empty_132_fu_256_reg[7] (\empty_132_fu_256_reg[7]_0 ),
        .\empty_132_fu_256_reg[7]_0 (empty_133_fu_260),
        .\empty_133_fu_260_reg[7] (\empty_133_fu_260_reg[7]_0 ),
        .\empty_133_fu_260_reg[7]_0 ({\empty_126_fu_232_reg_n_5_[7] ,\empty_126_fu_232_reg_n_5_[6] ,\empty_126_fu_232_reg_n_5_[5] ,\empty_126_fu_232_reg_n_5_[4] ,\empty_126_fu_232_reg_n_5_[3] ,\empty_126_fu_232_reg_n_5_[2] ,\empty_126_fu_232_reg_n_5_[1] ,\empty_126_fu_232_reg_n_5_[0] }),
        .\empty_134_fu_264_reg[0] (\cmp147_reg_3848_reg_n_5_[0] ),
        .\empty_134_fu_264_reg[7] (empty_135_fu_268),
        .\empty_135_fu_268_reg[7] (\empty_135_fu_268_reg[7]_0 ),
        .\empty_135_fu_268_reg[7]_0 (empty_136_fu_272),
        .\empty_136_fu_272_reg[7] (\empty_136_fu_272_reg[7]_0 ),
        .\empty_136_fu_272_reg[7]_0 (zext_ln460_fu_1728_p1),
        .\empty_137_fu_276_reg[7] (\empty_137_fu_276_reg[7]_0 ),
        .\empty_137_fu_276_reg[7]_0 (linebuf_yuv_1_q1),
        .\empty_137_fu_276_reg[7]_1 (empty_138_fu_280),
        .\empty_138_fu_280_reg[7] (\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .\empty_138_fu_280_reg[7]_0 (\empty_138_fu_280_reg[7]_0 ),
        .\empty_138_fu_280_reg[7]_1 (empty_139_fu_284),
        .\empty_139_fu_284_reg[7] (\empty_139_fu_284_reg[7]_0 ),
        .\empty_139_fu_284_reg[7]_0 (empty_128_fu_240),
        .\empty_140_fu_288_reg[7] (\empty_140_fu_288_reg[7]_0 ),
        .\empty_140_fu_288_reg[7]_0 (empty_141_fu_292),
        .\empty_141_fu_292_reg[7] (\empty_141_fu_292_reg[7]_0 ),
        .\empty_141_fu_292_reg[7]_0 (empty_142_fu_296),
        .\empty_142_fu_296_reg[7] (DOUTBDOUT),
        .\empty_142_fu_296_reg[7]_0 (\empty_142_fu_296_reg[7]_0 ),
        .\empty_142_fu_296_reg[7]_1 (zext_ln458_fu_1668_p1),
        .\empty_143_fu_300_reg[7] (\empty_143_fu_300_reg[7]_0 ),
        .\empty_143_fu_300_reg[7]_0 (empty_144_fu_304),
        .\empty_144_fu_304_reg[7] (\empty_144_fu_304_reg[7]_0 ),
        .\empty_144_fu_304_reg[7]_0 (empty_145_fu_308__0),
        .\empty_145_fu_308_reg[7] (\empty_145_fu_308_reg[7]_0 ),
        .\empty_145_fu_308_reg[7]_0 (empty_130_fu_248__0),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_164),
        .\icmp_ln318_reg_3816_reg[0] (\icmp_ln318_reg_3816_reg[0]_0 ),
        .icmp_ln328_reg_3820(icmp_ln328_reg_3820),
        .\icmp_ln328_reg_3820_reg[0]_i_3_0 (\icmp_ln328_reg_3820_reg[0]_i_3 ),
        .icmp_ln439_fu_1006_p2(icmp_ln439_fu_1006_p2),
        .\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 (\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [2:0]),
        .\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_1 (\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 ),
        .\icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0 (\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_3_n_5 ),
        .\icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0_0 (\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_4_n_5 ),
        .or_ln585_fu_1012_p2(or_ln585_fu_1012_p2),
        .out_y_reg_671(out_y_reg_671),
        .\p_lcssa49705003_load_reg_566_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111}),
        .\p_lcssa49725005_load_reg_571_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119}),
        .\p_lcssa49735007_load_reg_576_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125,flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127}),
        .\p_lcssa49765011_load_reg_586_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23}),
        .\p_lcssa49775013_load_reg_591_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31}),
        .\p_lcssa49785015_load_reg_596_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}),
        .\p_lcssa49805017_load_reg_601_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103}),
        .\p_lcssa49815019_load_reg_606_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129,flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133,flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135}),
        .\p_lcssa49825021_load_reg_611_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .\p_lcssa49845023_load_reg_616_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .\p_lcssa49855025_load_reg_621_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55}),
        .\p_lcssa49865027_load_reg_626_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63}),
        .\p_lcssa49885029_load_reg_631_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71}),
        .\p_lcssa49895031_load_reg_636_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79}),
        .\p_lcssa51495159_load_reg_661_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87}),
        .\x_fu_228_reg[16] ({flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149}),
        .\x_fu_228_reg[16]_0 ({flow_control_loop_pipe_sequential_init_U_n_154,flow_control_loop_pipe_sequential_init_U_n_155,flow_control_loop_pipe_sequential_init_U_n_156,flow_control_loop_pipe_sequential_init_U_n_157,flow_control_loop_pipe_sequential_init_U_n_158}),
        .\x_fu_228_reg[16]_1 (icmp_ln328_fu_984_p2));
  CARRY8 g0_b0_i_1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({g0_b0_i_1_n_5,g0_b0_i_1_n_6,g0_b0_i_1_n_7,g0_b0_i_1_n_8,g0_b0_i_1_n_9,g0_b0_i_1_n_10,g0_b0_i_1_n_11,g0_b0_i_1_n_12}),
        .DI({DIV1_TABLE_U_n_57,DIV1_TABLE_U_n_58,DIV1_TABLE_U_n_59,DIV1_TABLE_U_n_60,DIV1_TABLE_U_n_61,g0_b0_i_7_n_5,g0_b0_i_8_n_5,zext_ln488_1_fu_3153_p1[0]}),
        .O({g0_b0_i_1_n_13,g0_b0_i_1_n_14,g0_b0_i_1_n_15,g0_b0_i_1_n_16,g0_b0_i_1_n_17,g0_b0_i_1_n_18,g0_b0_i_1_n_19,g0_b0_i_1_n_20}),
        .S({g0_b0_i_9_n_5,g0_b0_i_10_n_5,g0_b0_i_11_n_5,g0_b0_i_12_n_5,g0_b0_i_13_n_5,g0_b0_i_14_n_5,g0_b0_i_15_n_5,g0_b0_i_16_n_5}));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    g0_b0_i_10
       (.I0(DIV1_TABLE_U_n_58),
        .I1(DIV1_TABLE_U_n_66),
        .I2(zext_ln488_1_fu_3153_p1[6]),
        .I3(zext_ln488_2_fu_3167_p1[5]),
        .I4(zext_ln494_fu_3139_p1[5]),
        .I5(zext_ln488_fu_3181_p1[5]),
        .O(g0_b0_i_10_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    g0_b0_i_11
       (.I0(DIV1_TABLE_U_n_59),
        .I1(DIV1_TABLE_U_n_65),
        .I2(zext_ln488_1_fu_3153_p1[5]),
        .I3(zext_ln488_2_fu_3167_p1[4]),
        .I4(zext_ln494_fu_3139_p1[4]),
        .I5(zext_ln488_fu_3181_p1[4]),
        .O(g0_b0_i_11_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    g0_b0_i_12
       (.I0(DIV1_TABLE_U_n_60),
        .I1(DIV1_TABLE_U_n_64),
        .I2(zext_ln488_1_fu_3153_p1[4]),
        .I3(zext_ln488_2_fu_3167_p1[3]),
        .I4(zext_ln494_fu_3139_p1[3]),
        .I5(zext_ln488_fu_3181_p1[3]),
        .O(g0_b0_i_12_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    g0_b0_i_13
       (.I0(DIV1_TABLE_U_n_61),
        .I1(DIV1_TABLE_U_n_63),
        .I2(zext_ln488_1_fu_3153_p1[3]),
        .I3(zext_ln488_2_fu_3167_p1[2]),
        .I4(zext_ln494_fu_3139_p1[2]),
        .I5(zext_ln488_fu_3181_p1[2]),
        .O(g0_b0_i_13_n_5));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    g0_b0_i_14
       (.I0(DIV1_TABLE_U_n_62),
        .I1(zext_ln488_1_fu_3153_p1[2]),
        .I2(zext_ln488_fu_3181_p1[1]),
        .I3(zext_ln488_2_fu_3167_p1[1]),
        .I4(zext_ln494_fu_3139_p1[1]),
        .I5(zext_ln488_1_fu_3153_p1[1]),
        .O(g0_b0_i_14_n_5));
  LUT4 #(
    .INIT(16'h566A)) 
    g0_b0_i_15
       (.I0(g0_b0_i_8_n_5),
        .I1(zext_ln488_fu_3181_p1[0]),
        .I2(zext_ln494_fu_3139_p1[0]),
        .I3(zext_ln488_2_fu_3167_p1[0]),
        .O(g0_b0_i_15_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    g0_b0_i_16
       (.I0(zext_ln494_fu_3139_p1[0]),
        .I1(zext_ln488_2_fu_3167_p1[0]),
        .I2(zext_ln488_fu_3181_p1[0]),
        .I3(zext_ln488_1_fu_3153_p1[0]),
        .O(g0_b0_i_16_n_5));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    g0_b0_i_7
       (.I0(zext_ln488_fu_3181_p1[1]),
        .I1(zext_ln494_fu_3139_p1[1]),
        .I2(zext_ln488_2_fu_3167_p1[1]),
        .I3(zext_ln488_1_fu_3153_p1[2]),
        .I4(DIV1_TABLE_U_n_62),
        .O(g0_b0_i_7_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    g0_b0_i_8
       (.I0(zext_ln494_fu_3139_p1[1]),
        .I1(zext_ln488_2_fu_3167_p1[1]),
        .I2(zext_ln488_fu_3181_p1[1]),
        .I3(zext_ln488_1_fu_3153_p1[1]),
        .O(g0_b0_i_8_n_5));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    g0_b0_i_9
       (.I0(DIV1_TABLE_U_n_57),
        .I1(DIV1_TABLE_U_n_68),
        .I2(zext_ln488_1_fu_3153_p1[7]),
        .I3(zext_ln488_2_fu_3167_p1[6]),
        .I4(zext_ln494_fu_3139_p1[6]),
        .I5(zext_ln488_fu_3181_p1[6]),
        .O(g0_b0_i_9_n_5));
  LUT3 #(
    .INIT(8'h04)) 
    \g_2_reg_719[7]_i_1 
       (.I0(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001),
        .O(empty_146_reg_651));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[0]_srl5 " *) 
  SRL16E \g_2_reg_719_pp0_iter6_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_719__0[0]),
        .Q(\g_2_reg_719_pp0_iter6_reg_reg[0]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[1]_srl5 " *) 
  SRL16E \g_2_reg_719_pp0_iter6_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_719__0[1]),
        .Q(\g_2_reg_719_pp0_iter6_reg_reg[1]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[2]_srl5 " *) 
  SRL16E \g_2_reg_719_pp0_iter6_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_719__0[2]),
        .Q(\g_2_reg_719_pp0_iter6_reg_reg[2]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[3]_srl5 " *) 
  SRL16E \g_2_reg_719_pp0_iter6_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_719__0[3]),
        .Q(\g_2_reg_719_pp0_iter6_reg_reg[3]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[4]_srl5 " *) 
  SRL16E \g_2_reg_719_pp0_iter6_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_719__0[4]),
        .Q(\g_2_reg_719_pp0_iter6_reg_reg[4]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[5]_srl5 " *) 
  SRL16E \g_2_reg_719_pp0_iter6_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_719__0[5]),
        .Q(\g_2_reg_719_pp0_iter6_reg_reg[5]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[6]_srl5 " *) 
  SRL16E \g_2_reg_719_pp0_iter6_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_719__0[6]),
        .Q(\g_2_reg_719_pp0_iter6_reg_reg[6]_srl5_n_5 ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_719_pp0_iter6_reg_reg[7]_srl5 " *) 
  SRL16E \g_2_reg_719_pp0_iter6_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(g_2_reg_719__0[7]),
        .Q(\g_2_reg_719_pp0_iter6_reg_reg[7]_srl5_n_5 ));
  FDRE \g_2_reg_719_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_719_pp0_iter6_reg_reg[0]_srl5_n_5 ),
        .Q(g_2_reg_719_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter7_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_719_pp0_iter6_reg_reg[1]_srl5_n_5 ),
        .Q(g_2_reg_719_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_719_pp0_iter6_reg_reg[2]_srl5_n_5 ),
        .Q(g_2_reg_719_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter7_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_719_pp0_iter6_reg_reg[3]_srl5_n_5 ),
        .Q(g_2_reg_719_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter7_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_719_pp0_iter6_reg_reg[4]_srl5_n_5 ),
        .Q(g_2_reg_719_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter7_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_719_pp0_iter6_reg_reg[5]_srl5_n_5 ),
        .Q(g_2_reg_719_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter7_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_719_pp0_iter6_reg_reg[6]_srl5_n_5 ),
        .Q(g_2_reg_719_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter7_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\g_2_reg_719_pp0_iter6_reg_reg[7]_srl5_n_5 ),
        .Q(g_2_reg_719_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_719_pp0_iter7_reg[0]),
        .Q(g_2_reg_719_pp0_iter8_reg[0]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter8_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_719_pp0_iter7_reg[1]),
        .Q(g_2_reg_719_pp0_iter8_reg[1]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter8_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_719_pp0_iter7_reg[2]),
        .Q(g_2_reg_719_pp0_iter8_reg[2]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter8_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_719_pp0_iter7_reg[3]),
        .Q(g_2_reg_719_pp0_iter8_reg[3]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter8_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_719_pp0_iter7_reg[4]),
        .Q(g_2_reg_719_pp0_iter8_reg[4]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter8_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_719_pp0_iter7_reg[5]),
        .Q(g_2_reg_719_pp0_iter8_reg[5]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter8_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_719_pp0_iter7_reg[6]),
        .Q(g_2_reg_719_pp0_iter8_reg[6]),
        .R(1'b0));
  FDRE \g_2_reg_719_pp0_iter8_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(g_2_reg_719_pp0_iter7_reg[7]),
        .Q(g_2_reg_719_pp0_iter8_reg[7]),
        .R(1'b0));
  FDRE \g_2_reg_719_reg[0] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_45),
        .Q(g_2_reg_719__0[0]),
        .R(1'b0));
  FDRE \g_2_reg_719_reg[1] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_44),
        .Q(g_2_reg_719__0[1]),
        .R(1'b0));
  FDRE \g_2_reg_719_reg[2] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_43),
        .Q(g_2_reg_719__0[2]),
        .R(1'b0));
  FDRE \g_2_reg_719_reg[3] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_42),
        .Q(g_2_reg_719__0[3]),
        .R(1'b0));
  FDRE \g_2_reg_719_reg[4] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_41),
        .Q(g_2_reg_719__0[4]),
        .R(1'b0));
  FDRE \g_2_reg_719_reg[5] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_40),
        .Q(g_2_reg_719__0[5]),
        .R(1'b0));
  FDRE \g_2_reg_719_reg[6] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_39),
        .Q(g_2_reg_719__0[6]),
        .R(1'b0));
  FDRE \g_2_reg_719_reg[7] 
       (.C(ap_clk),
        .CE(empty_146_reg_651),
        .D(linebuf_yuv_1_U_n_38),
        .Q(g_2_reg_719__0[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3816_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .Q(\icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6_n_5 ));
  FDRE \icmp_ln318_reg_3816_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln318_reg_3816_pp0_iter6_reg_reg[0]_srl6_n_5 ),
        .Q(icmp_ln318_reg_3816_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln318_reg_3816_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln318_fu_954_p2),
        .Q(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln328_reg_3820_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln328_fu_984_p2),
        .Q(icmp_ln328_reg_3820),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3872_pp0_iter6_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7 " *) 
  SRL16E \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln439_fu_1006_p2),
        .Q(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_3 
       (.I0(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [9]),
        .I1(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [10]),
        .I2(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [11]),
        .I3(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [12]),
        .I4(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [13]),
        .I5(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [14]),
        .O(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_4 
       (.I0(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [3]),
        .I1(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [4]),
        .I2(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [5]),
        .I3(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [6]),
        .I4(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [7]),
        .I5(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 [8]),
        .O(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_4_n_5 ));
  FDRE \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_n_5 ),
        .Q(icmp_ln439_reg_3872_pp0_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln439_reg_3872_pp0_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln439_reg_3872_pp0_iter7_reg),
        .Q(icmp_ln439_reg_3872_pp0_iter8_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W linebuf_yuv_1_U
       (.D({flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149}),
        .DINADIN(DINADIN),
        .E(linebuf_yuv_3_U_n_14),
        .Q(linebuf_yuv_addr_reg_3824),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init(ap_loop_init),
        .\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] (\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] (empty_137_fu_276),
        .\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0 (\cmp147_reg_3848_reg_n_5_[0] ),
        .\empty_128_fu_240_reg[7] (\empty_128_fu_240_reg[7]_0 ),
        .\empty_154_reg_709_reg[7] (empty_128_fu_240),
        .\empty_156_reg_729_reg[7] (empty_138_fu_280),
        .\g_2_reg_719_reg[7] (empty_139_fu_284),
        .\icmp_ln318_reg_3816_reg[0] ({linebuf_yuv_1_U_n_30,linebuf_yuv_1_U_n_31,linebuf_yuv_1_U_n_32,linebuf_yuv_1_U_n_33,linebuf_yuv_1_U_n_34,linebuf_yuv_1_U_n_35,linebuf_yuv_1_U_n_36,linebuf_yuv_1_U_n_37}),
        .\icmp_ln318_reg_3816_reg[0]_0 ({linebuf_yuv_1_U_n_38,linebuf_yuv_1_U_n_39,linebuf_yuv_1_U_n_40,linebuf_yuv_1_U_n_41,linebuf_yuv_1_U_n_42,linebuf_yuv_1_U_n_43,linebuf_yuv_1_U_n_44,linebuf_yuv_1_U_n_45}),
        .\icmp_ln318_reg_3816_reg[0]_1 ({linebuf_yuv_1_U_n_46,linebuf_yuv_1_U_n_47,linebuf_yuv_1_U_n_48,linebuf_yuv_1_U_n_49,linebuf_yuv_1_U_n_50,linebuf_yuv_1_U_n_51,linebuf_yuv_1_U_n_52,linebuf_yuv_1_U_n_53}),
        .\icmp_ln318_reg_3816_reg[0]_2 ({linebuf_yuv_1_U_n_54,linebuf_yuv_1_U_n_55,linebuf_yuv_1_U_n_56,linebuf_yuv_1_U_n_57,linebuf_yuv_1_U_n_58,linebuf_yuv_1_U_n_59,linebuf_yuv_1_U_n_60,linebuf_yuv_1_U_n_61}),
        .icmp_ln328_reg_3820(icmp_ln328_reg_3820),
        .linebuf_yuv_1_we0_local(linebuf_yuv_1_we0_local),
        .\p_lcssa51475155_load_reg_651_reg[7] ({linebuf_yuv_1_U_n_14,linebuf_yuv_1_U_n_15,linebuf_yuv_1_U_n_16,linebuf_yuv_1_U_n_17,linebuf_yuv_1_U_n_18,linebuf_yuv_1_U_n_19,linebuf_yuv_1_U_n_20,linebuf_yuv_1_U_n_21}),
        .ram_reg_bram_0_0(linebuf_yuv_1_q1),
        .ram_reg_bram_0_1(select_ln403_1_fu_1269_p3),
        .ram_reg_bram_0_10(ram_reg_bram_0_3),
        .ram_reg_bram_0_11(ram_reg_bram_0_2),
        .ram_reg_bram_0_12(ram_reg_bram_0_1),
        .ram_reg_bram_0_13(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(linebuf_yuv_3_U_n_13),
        .ram_reg_bram_0_3(ap_block_pp0_stage0_11001),
        .ram_reg_bram_0_4(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .ram_reg_bram_0_5(ram_reg_bram_0_7),
        .ram_reg_bram_0_6(ram_reg_bram_0_9),
        .ram_reg_bram_0_7(ram_reg_bram_0_6),
        .ram_reg_bram_0_8(ram_reg_bram_0_5),
        .ram_reg_bram_0_9(ram_reg_bram_0_4));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_149),
        .Q(linebuf_yuv_addr_reg_3824[0]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(linebuf_yuv_addr_reg_3824[10]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(linebuf_yuv_addr_reg_3824[11]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(linebuf_yuv_addr_reg_3824[1]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_147),
        .Q(linebuf_yuv_addr_reg_3824[2]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(linebuf_yuv_addr_reg_3824[3]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(linebuf_yuv_addr_reg_3824[4]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(linebuf_yuv_addr_reg_3824[5]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(linebuf_yuv_addr_reg_3824[6]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(linebuf_yuv_addr_reg_3824[7]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(linebuf_yuv_addr_reg_3824[8]),
        .R(1'b0));
  FDRE \linebuf_yuv_1_addr_reg_3830_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(linebuf_yuv_addr_reg_3824[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_13 linebuf_yuv_2_U
       (.D({linebuf_yuv_2_U_n_13,linebuf_yuv_2_U_n_14,linebuf_yuv_2_U_n_15,linebuf_yuv_2_U_n_16,linebuf_yuv_2_U_n_17,linebuf_yuv_2_U_n_18,linebuf_yuv_2_U_n_19,linebuf_yuv_2_U_n_20}),
        .DINADIN(select_ln403_2_fu_1277_p3),
        .DOUTBDOUT(linebuf_yuv_2_q1),
        .E(linebuf_yuv_3_U_n_14),
        .Q(linebuf_yuv_addr_reg_3824),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] (\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 (empty_134_fu_264),
        .\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 (\cmp147_reg_3848_reg_n_5_[0] ),
        .\empty_127_fu_236_reg[7] (\empty_127_fu_236_reg[7]_0 ),
        .\empty_158_reg_748_reg[7] (empty_136_fu_272),
        .\icmp_ln318_reg_3816_reg[0] ({linebuf_yuv_2_U_n_29,linebuf_yuv_2_U_n_30,linebuf_yuv_2_U_n_31,linebuf_yuv_2_U_n_32,linebuf_yuv_2_U_n_33,linebuf_yuv_2_U_n_34,linebuf_yuv_2_U_n_35,linebuf_yuv_2_U_n_36}),
        .\icmp_ln318_reg_3816_reg[0]_0 ({linebuf_yuv_2_U_n_37,linebuf_yuv_2_U_n_38,linebuf_yuv_2_U_n_39,linebuf_yuv_2_U_n_40,linebuf_yuv_2_U_n_41,linebuf_yuv_2_U_n_42,linebuf_yuv_2_U_n_43,linebuf_yuv_2_U_n_44}),
        .icmp_ln328_reg_3820(icmp_ln328_reg_3820),
        .linebuf_yuv_1_we0_local(linebuf_yuv_1_we0_local),
        .ram_reg_bram_0_0(linebuf_yuv_3_U_n_13),
        .ram_reg_bram_0_1({flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149}),
        .ram_reg_bram_0_10(ram_reg_bram_0_1),
        .ram_reg_bram_0_11(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(select_ln403_1_fu_1269_p3),
        .ram_reg_bram_0_3(ram_reg_bram_0_7),
        .ram_reg_bram_0_4(ram_reg_bram_0_9),
        .ram_reg_bram_0_5(ram_reg_bram_0_6),
        .ram_reg_bram_0_6(ram_reg_bram_0_5),
        .ram_reg_bram_0_7(ram_reg_bram_0_4),
        .ram_reg_bram_0_8(ram_reg_bram_0_3),
        .ram_reg_bram_0_9(ram_reg_bram_0_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 linebuf_yuv_3_U
       (.D({linebuf_yuv_3_U_n_15,linebuf_yuv_3_U_n_16,linebuf_yuv_3_U_n_17,linebuf_yuv_3_U_n_18,linebuf_yuv_3_U_n_19,linebuf_yuv_3_U_n_20,linebuf_yuv_3_U_n_21,linebuf_yuv_3_U_n_22}),
        .DINADIN(select_ln403_2_fu_1277_p3),
        .E(linebuf_yuv_3_U_n_14),
        .Q(linebuf_yuv_addr_reg_3824),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_init(ap_loop_init),
        .\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] (\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 ({\empty_131_fu_252_reg_n_5_[7] ,\empty_131_fu_252_reg_n_5_[6] ,\empty_131_fu_252_reg_n_5_[5] ,\empty_131_fu_252_reg_n_5_[4] ,\empty_131_fu_252_reg_n_5_[3] ,\empty_131_fu_252_reg_n_5_[2] ,\empty_131_fu_252_reg_n_5_[1] ,\empty_131_fu_252_reg_n_5_[0] }),
        .\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 (\cmp147_reg_3848_reg[0]_rep_n_5 ),
        .\empty_126_fu_232_reg[7] (\empty_126_fu_232_reg[7]_0 ),
        .\empty_161_reg_767_reg[7] ({\empty_126_fu_232_reg_n_5_[7] ,\empty_126_fu_232_reg_n_5_[6] ,\empty_126_fu_232_reg_n_5_[5] ,\empty_126_fu_232_reg_n_5_[4] ,\empty_126_fu_232_reg_n_5_[3] ,\empty_126_fu_232_reg_n_5_[2] ,\empty_126_fu_232_reg_n_5_[1] ,\empty_126_fu_232_reg_n_5_[0] }),
        .\empty_162_reg_777_reg[7] (empty_133_fu_260),
        .\empty_164_reg_787_reg[7] (empty_132_fu_256),
        .full_n_reg(ap_block_pp0_stage0_11001),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg(linebuf_yuv_3_U_n_13),
        .\icmp_ln318_reg_3816_reg[0] ({linebuf_yuv_3_U_n_24,linebuf_yuv_3_U_n_25,linebuf_yuv_3_U_n_26,linebuf_yuv_3_U_n_27,linebuf_yuv_3_U_n_28,linebuf_yuv_3_U_n_29,linebuf_yuv_3_U_n_30,linebuf_yuv_3_U_n_31}),
        .\icmp_ln318_reg_3816_reg[0]_0 ({linebuf_yuv_3_U_n_32,linebuf_yuv_3_U_n_33,linebuf_yuv_3_U_n_34,linebuf_yuv_3_U_n_35,linebuf_yuv_3_U_n_36,linebuf_yuv_3_U_n_37,linebuf_yuv_3_U_n_38,linebuf_yuv_3_U_n_39}),
        .\icmp_ln318_reg_3816_reg[0]_1 ({linebuf_yuv_3_U_n_40,linebuf_yuv_3_U_n_41,linebuf_yuv_3_U_n_42,linebuf_yuv_3_U_n_43,linebuf_yuv_3_U_n_44,linebuf_yuv_3_U_n_45,linebuf_yuv_3_U_n_46,linebuf_yuv_3_U_n_47}),
        .\icmp_ln318_reg_3816_reg[0]_2 ({linebuf_yuv_3_U_n_48,linebuf_yuv_3_U_n_49,linebuf_yuv_3_U_n_50,linebuf_yuv_3_U_n_51,linebuf_yuv_3_U_n_52,linebuf_yuv_3_U_n_53,linebuf_yuv_3_U_n_54,linebuf_yuv_3_U_n_55}),
        .icmp_ln328_reg_3820(icmp_ln328_reg_3820),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgG_full_n(imgG_full_n),
        .linebuf_yuv_1_we0_local(linebuf_yuv_1_we0_local),
        .ram_reg_bram_0_0(linebuf_yuv_3_q1),
        .ram_reg_bram_0_1({flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149}),
        .ram_reg_bram_0_i_15_0(ram_reg_bram_0_8),
        .tmp_53_reg_3879_pp0_iter8_reg(tmp_53_reg_3879_pp0_iter8_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 linebuf_yuv_U
       (.D({linebuf_yuv_U_n_13,linebuf_yuv_U_n_14,linebuf_yuv_U_n_15,linebuf_yuv_U_n_16,linebuf_yuv_U_n_17,linebuf_yuv_U_n_18,linebuf_yuv_U_n_19,linebuf_yuv_U_n_20}),
        .E(linebuf_yuv_3_U_n_14),
        .Q(linebuf_yuv_addr_reg_3824),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init(ap_loop_init),
        .\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] (empty_140_fu_288),
        .\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 (\cmp147_reg_3848_reg_n_5_[0] ),
        .\empty_129_fu_244_reg[7] (\empty_129_fu_244_reg[7]_0 ),
        .\empty_151_reg_690_reg[7] (empty_142_fu_296),
        .\icmp_ln318_reg_3816_reg[0] ({linebuf_yuv_U_n_21,linebuf_yuv_U_n_22,linebuf_yuv_U_n_23,linebuf_yuv_U_n_24,linebuf_yuv_U_n_25,linebuf_yuv_U_n_26,linebuf_yuv_U_n_27,linebuf_yuv_U_n_28}),
        .\icmp_ln318_reg_3816_reg[0]_0 ({linebuf_yuv_U_n_29,linebuf_yuv_U_n_30,linebuf_yuv_U_n_31,linebuf_yuv_U_n_32,linebuf_yuv_U_n_33,linebuf_yuv_U_n_34,linebuf_yuv_U_n_35,linebuf_yuv_U_n_36}),
        .icmp_ln328_reg_3820(icmp_ln328_reg_3820),
        .ram_reg_bram_0_0(DOUTBDOUT),
        .ram_reg_bram_0_1(linebuf_yuv_3_U_n_13),
        .ram_reg_bram_0_2({flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141,flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145,flow_control_loop_pipe_sequential_init_U_n_146,flow_control_loop_pipe_sequential_init_U_n_147,flow_control_loop_pipe_sequential_init_U_n_148,flow_control_loop_pipe_sequential_init_U_n_149}),
        .ram_reg_bram_0_3(ram_reg_bram_0),
        .ram_reg_bram_0_4(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .ram_reg_bram_0_5(ram_reg_bram_0_8),
        .ram_reg_bram_0_6(ap_block_pp0_stage0_11001));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    lshr_ln501_1_reg_4193_reg
       (.A({DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_40,DIV1_TABLE_U_n_41,DIV1_TABLE_U_n_42,DIV1_TABLE_U_n_43,DIV1_TABLE_U_n_44,DIV1_TABLE_U_n_45,DIV1_TABLE_U_n_46,DIV1_TABLE_U_n_47,DIV1_TABLE_U_n_48,p_0_out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lshr_ln501_1_reg_4193_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln488_1_fu_3153_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lshr_ln501_1_reg_4193_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lshr_ln501_1_reg_4193_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lshr_ln501_1_reg_4193_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_18s_9ns_18_1_1_U55_n_15),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lshr_ln501_1_reg_4193_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lshr_ln501_1_reg_4193_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lshr_ln501_1_reg_4193_reg_P_UNCONNECTED[47:18],lshr_ln501_1_reg_4193_reg__0,lshr_ln501_1_reg_4193_reg_n_103,lshr_ln501_1_reg_4193_reg_n_104,lshr_ln501_1_reg_4193_reg_n_105,lshr_ln501_1_reg_4193_reg_n_106,lshr_ln501_1_reg_4193_reg_n_107,lshr_ln501_1_reg_4193_reg_n_108,lshr_ln501_1_reg_4193_reg_n_109,lshr_ln501_1_reg_4193_reg_n_110}),
        .PATTERNBDETECT(NLW_lshr_ln501_1_reg_4193_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lshr_ln501_1_reg_4193_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lshr_ln501_1_reg_4193_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lshr_ln501_1_reg_4193_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_lshr_ln501_1_reg_4193_reg_XOROUT_UNCONNECTED[7:0]));
  CARRY8 lshr_ln501_1_reg_4193_reg_i_20
       (.CI(g0_b0_i_1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_lshr_ln501_1_reg_4193_reg_i_20_CO_UNCONNECTED[7:3],lshr_ln501_1_reg_4193_reg_i_20_n_10,NLW_lshr_ln501_1_reg_4193_reg_i_20_CO_UNCONNECTED[1],lshr_ln501_1_reg_4193_reg_i_20_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIV1_TABLE_U_n_67}),
        .O({NLW_lshr_ln501_1_reg_4193_reg_i_20_O_UNCONNECTED[7:2],lshr_ln501_1_reg_4193_reg_i_20_n_19,lshr_ln501_1_reg_4193_reg_i_20_n_20}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,DIV1_TABLE_U_n_69,lshr_ln501_1_reg_4193_reg_i_47_n_5}));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    lshr_ln501_1_reg_4193_reg_i_47
       (.I0(DIV1_TABLE_U_n_67),
        .I1(zext_ln488_fu_3181_p1[8]),
        .I2(zext_ln494_fu_3139_p1[8]),
        .I3(zext_ln488_2_fu_3167_p1[7]),
        .I4(zext_ln494_fu_3139_p1[7]),
        .I5(zext_ln488_fu_3181_p1[7]),
        .O(lshr_ln501_1_reg_4193_reg_i_47_n_5));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    lshr_ln501_2_reg_4198_reg
       (.A({DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_40,DIV1_TABLE_U_n_41,DIV1_TABLE_U_n_42,DIV1_TABLE_U_n_43,DIV1_TABLE_U_n_44,DIV1_TABLE_U_n_45,DIV1_TABLE_U_n_46,DIV1_TABLE_U_n_47,DIV1_TABLE_U_n_48,p_0_out}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_lshr_ln501_2_reg_4198_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln488_2_fu_3167_p1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_lshr_ln501_2_reg_4198_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_lshr_ln501_2_reg_4198_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_lshr_ln501_2_reg_4198_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(mul_18s_9ns_18_1_1_U55_n_15),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_block_pp0_stage0_subdone),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_lshr_ln501_2_reg_4198_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_lshr_ln501_2_reg_4198_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_lshr_ln501_2_reg_4198_reg_P_UNCONNECTED[47:18],lshr_ln501_2_reg_4198_reg__0,lshr_ln501_2_reg_4198_reg_n_103,lshr_ln501_2_reg_4198_reg_n_104,lshr_ln501_2_reg_4198_reg_n_105,lshr_ln501_2_reg_4198_reg_n_106,lshr_ln501_2_reg_4198_reg_n_107,lshr_ln501_2_reg_4198_reg_n_108,lshr_ln501_2_reg_4198_reg_n_109,lshr_ln501_2_reg_4198_reg_n_110}),
        .PATTERNBDETECT(NLW_lshr_ln501_2_reg_4198_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_lshr_ln501_2_reg_4198_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_lshr_ln501_2_reg_4198_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_lshr_ln501_2_reg_4198_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_lshr_ln501_2_reg_4198_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \mOutPtr[2]_i_5 
       (.I0(imgBayer_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\mOutPtr[2]_i_6_n_5 ),
        .I4(ram_reg_bram_0_8),
        .I5(\ap_CS_fsm_reg[1] [1]),
        .O(pop__0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[2]_i_6 
       (.I0(icmp_ln328_reg_3820),
        .I1(\icmp_ln318_reg_3816_reg_n_5_[0] ),
        .O(\mOutPtr[2]_i_6_n_5 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 mac_muladd_12s_10ns_22s_23_4_1_U61
       (.CEP(ap_block_pp0_stage0_subdone),
        .D(select_ln510_fu_3483_p3),
        .DSP_ALU_INST({mul_12s_10ns_22_1_1_U60_n_5,mul_12s_10ns_22_1_1_U60_n_6,mul_12s_10ns_22_1_1_U60_n_7,mul_12s_10ns_22_1_1_U60_n_8,mul_12s_10ns_22_1_1_U60_n_9,mul_12s_10ns_22_1_1_U60_n_10,mul_12s_10ns_22_1_1_U60_n_11,mul_12s_10ns_22_1_1_U60_n_12,mul_12s_10ns_22_1_1_U60_n_13,mul_12s_10ns_22_1_1_U60_n_14,mul_12s_10ns_22_1_1_U60_n_15,mul_12s_10ns_22_1_1_U60_n_16,mul_12s_10ns_22_1_1_U60_n_17,mul_12s_10ns_22_1_1_U60_n_18,mul_12s_10ns_22_1_1_U60_n_19,mul_12s_10ns_22_1_1_U60_n_20,mul_12s_10ns_22_1_1_U60_n_21,mul_12s_10ns_22_1_1_U60_n_22,mul_12s_10ns_22_1_1_U60_n_23,mul_12s_10ns_22_1_1_U60_n_24,mul_12s_10ns_22_1_1_U60_n_25,mul_12s_10ns_22_1_1_U60_n_26}),
        .P({mul_18s_9ns_18_1_1_U58_n_5,mul_18s_9ns_18_1_1_U58_n_6,mul_18s_9ns_18_1_1_U58_n_7,mul_18s_9ns_18_1_1_U58_n_8,mul_18s_9ns_18_1_1_U58_n_9,mul_18s_9ns_18_1_1_U58_n_10,mul_18s_9ns_18_1_1_U58_n_11,mul_18s_9ns_18_1_1_U58_n_12,mul_18s_9ns_18_1_1_U58_n_13,mul_18s_9ns_18_1_1_U58_n_14}),
        .Q(ave_3_reg_4082_pp0_iter3_reg),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter8_reg_reg__0(ap_block_pp0_stage0_11001),
        .icmp_ln439_reg_3872_pp0_iter7_reg(icmp_ln439_reg_3872_pp0_iter7_reg),
        .\select_ln510_reg_4223_reg[7] (g_2_reg_719_pp0_iter7_reg),
        .\select_ln510_reg_4223_reg[7]_i_19 ({mac_muladd_12s_10ns_22s_23_4_1_U62_n_5,mac_muladd_12s_10ns_22s_23_4_1_U62_n_6,mac_muladd_12s_10ns_22s_23_4_1_U62_n_7,mac_muladd_12s_10ns_22s_23_4_1_U62_n_8,mac_muladd_12s_10ns_22s_23_4_1_U62_n_9,mac_muladd_12s_10ns_22s_23_4_1_U62_n_10,mac_muladd_12s_10ns_22s_23_4_1_U62_n_11,mac_muladd_12s_10ns_22s_23_4_1_U62_n_12,mac_muladd_12s_10ns_22s_23_4_1_U62_n_13,mac_muladd_12s_10ns_22s_23_4_1_U62_n_14,mac_muladd_12s_10ns_22s_23_4_1_U62_n_15,mac_muladd_12s_10ns_22s_23_4_1_U62_n_16,mac_muladd_12s_10ns_22s_23_4_1_U62_n_17,mac_muladd_12s_10ns_22s_23_4_1_U62_n_18,mac_muladd_12s_10ns_22s_23_4_1_U62_n_19,mac_muladd_12s_10ns_22s_23_4_1_U62_n_20,mac_muladd_12s_10ns_22s_23_4_1_U62_n_21,mac_muladd_12s_10ns_22s_23_4_1_U62_n_22,mac_muladd_12s_10ns_22s_23_4_1_U62_n_23,mac_muladd_12s_10ns_22s_23_4_1_U62_n_24,mac_muladd_12s_10ns_22s_23_4_1_U62_n_25,mac_muladd_12s_10ns_22s_23_4_1_U62_n_26,mac_muladd_12s_10ns_22s_23_4_1_U62_n_27}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16 mac_muladd_12s_10ns_22s_23_4_1_U62
       (.CEP(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST({mul_18s_9ns_18_1_1_U55_n_5,mul_18s_9ns_18_1_1_U55_n_6,mul_18s_9ns_18_1_1_U55_n_7,mul_18s_9ns_18_1_1_U55_n_8,mul_18s_9ns_18_1_1_U55_n_9,mul_18s_9ns_18_1_1_U55_n_10,mul_18s_9ns_18_1_1_U55_n_11,mul_18s_9ns_18_1_1_U55_n_12,mul_18s_9ns_18_1_1_U55_n_13,mul_18s_9ns_18_1_1_U55_n_14}),
        .DSP_ALU_INST_0({mul_12s_10ns_22_1_1_U59_n_5,mul_12s_10ns_22_1_1_U59_n_6,mul_12s_10ns_22_1_1_U59_n_7,mul_12s_10ns_22_1_1_U59_n_8,mul_12s_10ns_22_1_1_U59_n_9,mul_12s_10ns_22_1_1_U59_n_10,mul_12s_10ns_22_1_1_U59_n_11,mul_12s_10ns_22_1_1_U59_n_12,mul_12s_10ns_22_1_1_U59_n_13,mul_12s_10ns_22_1_1_U59_n_14,mul_12s_10ns_22_1_1_U59_n_15,mul_12s_10ns_22_1_1_U59_n_16,mul_12s_10ns_22_1_1_U59_n_17,mul_12s_10ns_22_1_1_U59_n_18,mul_12s_10ns_22_1_1_U59_n_19,mul_12s_10ns_22_1_1_U59_n_20,mul_12s_10ns_22_1_1_U59_n_21,mul_12s_10ns_22_1_1_U59_n_22,mul_12s_10ns_22_1_1_U59_n_23,mul_12s_10ns_22_1_1_U59_n_24,mul_12s_10ns_22_1_1_U59_n_25,mul_12s_10ns_22_1_1_U59_n_26}),
        .P({mac_muladd_12s_10ns_22s_23_4_1_U62_n_5,mac_muladd_12s_10ns_22s_23_4_1_U62_n_6,mac_muladd_12s_10ns_22s_23_4_1_U62_n_7,mac_muladd_12s_10ns_22s_23_4_1_U62_n_8,mac_muladd_12s_10ns_22s_23_4_1_U62_n_9,mac_muladd_12s_10ns_22s_23_4_1_U62_n_10,mac_muladd_12s_10ns_22s_23_4_1_U62_n_11,mac_muladd_12s_10ns_22s_23_4_1_U62_n_12,mac_muladd_12s_10ns_22s_23_4_1_U62_n_13,mac_muladd_12s_10ns_22s_23_4_1_U62_n_14,mac_muladd_12s_10ns_22s_23_4_1_U62_n_15,mac_muladd_12s_10ns_22s_23_4_1_U62_n_16,mac_muladd_12s_10ns_22s_23_4_1_U62_n_17,mac_muladd_12s_10ns_22s_23_4_1_U62_n_18,mac_muladd_12s_10ns_22s_23_4_1_U62_n_19,mac_muladd_12s_10ns_22s_23_4_1_U62_n_20,mac_muladd_12s_10ns_22s_23_4_1_U62_n_21,mac_muladd_12s_10ns_22s_23_4_1_U62_n_22,mac_muladd_12s_10ns_22s_23_4_1_U62_n_23,mac_muladd_12s_10ns_22s_23_4_1_U62_n_24,mac_muladd_12s_10ns_22s_23_4_1_U62_n_25,mac_muladd_12s_10ns_22s_23_4_1_U62_n_26,mac_muladd_12s_10ns_22s_23_4_1_U62_n_27}),
        .Q(ave_reg_4023_pp0_iter3_reg),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1 mul_12s_10ns_22_1_1_U59
       (.CEP(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(lshr_ln501_1_reg_4193_reg__0),
        .P({mul_12s_10ns_22_1_1_U59_n_5,mul_12s_10ns_22_1_1_U59_n_6,mul_12s_10ns_22_1_1_U59_n_7,mul_12s_10ns_22_1_1_U59_n_8,mul_12s_10ns_22_1_1_U59_n_9,mul_12s_10ns_22_1_1_U59_n_10,mul_12s_10ns_22_1_1_U59_n_11,mul_12s_10ns_22_1_1_U59_n_12,mul_12s_10ns_22_1_1_U59_n_13,mul_12s_10ns_22_1_1_U59_n_14,mul_12s_10ns_22_1_1_U59_n_15,mul_12s_10ns_22_1_1_U59_n_16,mul_12s_10ns_22_1_1_U59_n_17,mul_12s_10ns_22_1_1_U59_n_18,mul_12s_10ns_22_1_1_U59_n_19,mul_12s_10ns_22_1_1_U59_n_20,mul_12s_10ns_22_1_1_U59_n_21,mul_12s_10ns_22_1_1_U59_n_22,mul_12s_10ns_22_1_1_U59_n_23,mul_12s_10ns_22_1_1_U59_n_24,mul_12s_10ns_22_1_1_U59_n_25,mul_12s_10ns_22_1_1_U59_n_26}),
        .Q(ave_1_reg_4050_pp0_iter4_reg),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1_17 mul_12s_10ns_22_1_1_U60
       (.CEP(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(lshr_ln501_2_reg_4198_reg__0),
        .P({mul_12s_10ns_22_1_1_U60_n_5,mul_12s_10ns_22_1_1_U60_n_6,mul_12s_10ns_22_1_1_U60_n_7,mul_12s_10ns_22_1_1_U60_n_8,mul_12s_10ns_22_1_1_U60_n_9,mul_12s_10ns_22_1_1_U60_n_10,mul_12s_10ns_22_1_1_U60_n_11,mul_12s_10ns_22_1_1_U60_n_12,mul_12s_10ns_22_1_1_U60_n_13,mul_12s_10ns_22_1_1_U60_n_14,mul_12s_10ns_22_1_1_U60_n_15,mul_12s_10ns_22_1_1_U60_n_16,mul_12s_10ns_22_1_1_U60_n_17,mul_12s_10ns_22_1_1_U60_n_18,mul_12s_10ns_22_1_1_U60_n_19,mul_12s_10ns_22_1_1_U60_n_20,mul_12s_10ns_22_1_1_U60_n_21,mul_12s_10ns_22_1_1_U60_n_22,mul_12s_10ns_22_1_1_U60_n_23,mul_12s_10ns_22_1_1_U60_n_24,mul_12s_10ns_22_1_1_U60_n_25,mul_12s_10ns_22_1_1_U60_n_26}),
        .Q(ave_2_reg_4066_pp0_iter4_reg),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1 mul_18s_9ns_18_1_1_U55
       (.A({DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_40,DIV1_TABLE_U_n_41,DIV1_TABLE_U_n_42,DIV1_TABLE_U_n_43,DIV1_TABLE_U_n_44,DIV1_TABLE_U_n_45,DIV1_TABLE_U_n_46,DIV1_TABLE_U_n_47,DIV1_TABLE_U_n_48,p_0_out}),
        .B(zext_ln494_fu_3139_p1),
        .CEA2(mul_18s_9ns_18_1_1_U55_n_15),
        .CEP(ap_block_pp0_stage0_subdone),
        .DSP_A_B_DATA_INST(ap_block_pp0_stage0_11001),
        .O({g0_b0_i_1_n_13,g0_b0_i_1_n_14,g0_b0_i_1_n_15,g0_b0_i_1_n_16,g0_b0_i_1_n_17,g0_b0_i_1_n_18,g0_b0_i_1_n_19,g0_b0_i_1_n_20}),
        .P({mul_18s_9ns_18_1_1_U55_n_5,mul_18s_9ns_18_1_1_U55_n_6,mul_18s_9ns_18_1_1_U55_n_7,mul_18s_9ns_18_1_1_U55_n_8,mul_18s_9ns_18_1_1_U55_n_9,mul_18s_9ns_18_1_1_U55_n_10,mul_18s_9ns_18_1_1_U55_n_11,mul_18s_9ns_18_1_1_U55_n_12,mul_18s_9ns_18_1_1_U55_n_13,mul_18s_9ns_18_1_1_U55_n_14}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .q0_reg(mul_18s_9ns_18_1_1_U55_n_16),
        .q0_reg_0(mul_18s_9ns_18_1_1_U55_n_17),
        .q0_reg_1(mul_18s_9ns_18_1_1_U55_n_18),
        .q0_reg_10(mul_18s_9ns_18_1_1_U55_n_27),
        .q0_reg_11(mul_18s_9ns_18_1_1_U55_n_28),
        .q0_reg_12(mul_18s_9ns_18_1_1_U55_n_29),
        .q0_reg_2(mul_18s_9ns_18_1_1_U55_n_19),
        .q0_reg_3(mul_18s_9ns_18_1_1_U55_n_20),
        .q0_reg_4(mul_18s_9ns_18_1_1_U55_n_21),
        .q0_reg_5(mul_18s_9ns_18_1_1_U55_n_22),
        .q0_reg_6(mul_18s_9ns_18_1_1_U55_n_23),
        .q0_reg_7(mul_18s_9ns_18_1_1_U55_n_24),
        .q0_reg_8(mul_18s_9ns_18_1_1_U55_n_25),
        .q0_reg_9(mul_18s_9ns_18_1_1_U55_n_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1_18 mul_18s_9ns_18_1_1_U58
       (.A({DIV1_TABLE_U_n_39,DIV1_TABLE_U_n_40,DIV1_TABLE_U_n_41,DIV1_TABLE_U_n_42,DIV1_TABLE_U_n_43,DIV1_TABLE_U_n_44,DIV1_TABLE_U_n_45,DIV1_TABLE_U_n_46,DIV1_TABLE_U_n_47,DIV1_TABLE_U_n_48,p_0_out}),
        .CEA2(mul_18s_9ns_18_1_1_U55_n_15),
        .CEP(ap_block_pp0_stage0_subdone),
        .DSP_ALU_INST(zext_ln488_fu_3181_p1),
        .O({g0_b0_i_1_n_13,g0_b0_i_1_n_14,g0_b0_i_1_n_15,g0_b0_i_1_n_16,g0_b0_i_1_n_17,g0_b0_i_1_n_18,g0_b0_i_1_n_19,g0_b0_i_1_n_20}),
        .P({mul_18s_9ns_18_1_1_U58_n_5,mul_18s_9ns_18_1_1_U58_n_6,mul_18s_9ns_18_1_1_U58_n_7,mul_18s_9ns_18_1_1_U58_n_8,mul_18s_9ns_18_1_1_U58_n_9,mul_18s_9ns_18_1_1_U58_n_10,mul_18s_9ns_18_1_1_U58_n_11,mul_18s_9ns_18_1_1_U58_n_12,mul_18s_9ns_18_1_1_U58_n_13,mul_18s_9ns_18_1_1_U58_n_14}),
        .ap_clk(ap_clk),
        .lshr_ln501_1_reg_4193_reg_i_36(mul_18s_9ns_18_1_1_U55_n_26),
        .lshr_ln501_1_reg_4193_reg_i_40(mul_18s_9ns_18_1_1_U55_n_25),
        .q0_reg(mul_18s_9ns_18_1_1_U58_n_15),
        .q0_reg_0(mul_18s_9ns_18_1_1_U58_n_16),
        .q0_reg_1(mul_18s_9ns_18_1_1_U58_n_17),
        .q0_reg_10(mul_18s_9ns_18_1_1_U58_n_26),
        .q0_reg_11(mul_18s_9ns_18_1_1_U58_n_27),
        .q0_reg_12(mul_18s_9ns_18_1_1_U58_n_28),
        .q0_reg_13(mul_18s_9ns_18_1_1_U58_n_29),
        .q0_reg_14(mul_18s_9ns_18_1_1_U58_n_30),
        .q0_reg_15(mul_18s_9ns_18_1_1_U58_n_31),
        .q0_reg_16(mul_18s_9ns_18_1_1_U58_n_32),
        .q0_reg_17(mul_18s_9ns_18_1_1_U58_n_33),
        .q0_reg_18(mul_18s_9ns_18_1_1_U58_n_34),
        .q0_reg_19(mul_18s_9ns_18_1_1_U58_n_35),
        .q0_reg_2(mul_18s_9ns_18_1_1_U58_n_18),
        .q0_reg_20(mul_18s_9ns_18_1_1_U58_n_36),
        .q0_reg_21(mul_18s_9ns_18_1_1_U58_n_37),
        .q0_reg_22(mul_18s_9ns_18_1_1_U58_n_38),
        .q0_reg_23(mul_18s_9ns_18_1_1_U58_n_39),
        .q0_reg_24(mul_18s_9ns_18_1_1_U58_n_40),
        .q0_reg_25(mul_18s_9ns_18_1_1_U58_n_41),
        .q0_reg_26(mul_18s_9ns_18_1_1_U58_n_42),
        .q0_reg_27(mul_18s_9ns_18_1_1_U58_n_43),
        .q0_reg_28(mul_18s_9ns_18_1_1_U58_n_44),
        .q0_reg_29(mul_18s_9ns_18_1_1_U58_n_45),
        .q0_reg_3(mul_18s_9ns_18_1_1_U58_n_19),
        .q0_reg_30(mul_18s_9ns_18_1_1_U58_n_46),
        .q0_reg_31(mul_18s_9ns_18_1_1_U58_n_47),
        .q0_reg_32(mul_18s_9ns_18_1_1_U58_n_48),
        .q0_reg_33(mul_18s_9ns_18_1_1_U58_n_49),
        .q0_reg_34(mul_18s_9ns_18_1_1_U58_n_50),
        .q0_reg_35(mul_18s_9ns_18_1_1_U58_n_51),
        .q0_reg_36(mul_18s_9ns_18_1_1_U58_n_52),
        .q0_reg_37(mul_18s_9ns_18_1_1_U58_n_53),
        .q0_reg_38(mul_18s_9ns_18_1_1_U58_n_54),
        .q0_reg_39(mul_18s_9ns_18_1_1_U58_n_55),
        .q0_reg_4(mul_18s_9ns_18_1_1_U58_n_20),
        .q0_reg_40(mul_18s_9ns_18_1_1_U58_n_56),
        .q0_reg_41(mul_18s_9ns_18_1_1_U58_n_57),
        .q0_reg_42(mul_18s_9ns_18_1_1_U58_n_58),
        .q0_reg_43(mul_18s_9ns_18_1_1_U58_n_59),
        .q0_reg_44(mul_18s_9ns_18_1_1_U58_n_60),
        .q0_reg_45(mul_18s_9ns_18_1_1_U58_n_61),
        .q0_reg_46(mul_18s_9ns_18_1_1_U58_n_62),
        .q0_reg_47(mul_18s_9ns_18_1_1_U58_n_63),
        .q0_reg_48(mul_18s_9ns_18_1_1_U58_n_64),
        .q0_reg_49(mul_18s_9ns_18_1_1_U58_n_65),
        .q0_reg_5(mul_18s_9ns_18_1_1_U58_n_21),
        .q0_reg_50(mul_18s_9ns_18_1_1_U58_n_66),
        .q0_reg_51(mul_18s_9ns_18_1_1_U58_n_67),
        .q0_reg_52(mul_18s_9ns_18_1_1_U58_n_68),
        .q0_reg_53(mul_18s_9ns_18_1_1_U58_n_69),
        .q0_reg_54(mul_18s_9ns_18_1_1_U58_n_70),
        .q0_reg_55(mul_18s_9ns_18_1_1_U58_n_71),
        .q0_reg_6(mul_18s_9ns_18_1_1_U58_n_22),
        .q0_reg_7(mul_18s_9ns_18_1_1_U58_n_23),
        .q0_reg_8(mul_18s_9ns_18_1_1_U58_n_24),
        .q0_reg_9(mul_18s_9ns_18_1_1_U58_n_25));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_lcssa51495159_fu_154[7]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(icmp_ln318_reg_3816_pp0_iter7_reg),
        .I2(ap_loop_exit_ready_pp0_iter8_reg),
        .I3(ap_block_pp0_stage0_11001),
        .O(E));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load51_reg_3978_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3978[0]),
        .Q(\p_load51_reg_3978_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load51_reg_3978_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3978[1]),
        .Q(\p_load51_reg_3978_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load51_reg_3978_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3978[2]),
        .Q(\p_load51_reg_3978_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load51_reg_3978_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3978[3]),
        .Q(\p_load51_reg_3978_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load51_reg_3978_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3978[4]),
        .Q(\p_load51_reg_3978_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load51_reg_3978_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3978[5]),
        .Q(\p_load51_reg_3978_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load51_reg_3978_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3978[6]),
        .Q(\p_load51_reg_3978_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3978_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load51_reg_3978_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load51_reg_3978[7]),
        .Q(\p_load51_reg_3978_reg[7]_0 [7]));
  FDRE \p_load51_reg_3978_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_144_fu_304[0]),
        .Q(p_load51_reg_3978[0]),
        .R(1'b0));
  FDRE \p_load51_reg_3978_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_144_fu_304[1]),
        .Q(p_load51_reg_3978[1]),
        .R(1'b0));
  FDRE \p_load51_reg_3978_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_144_fu_304[2]),
        .Q(p_load51_reg_3978[2]),
        .R(1'b0));
  FDRE \p_load51_reg_3978_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_144_fu_304[3]),
        .Q(p_load51_reg_3978[3]),
        .R(1'b0));
  FDRE \p_load51_reg_3978_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_144_fu_304[4]),
        .Q(p_load51_reg_3978[4]),
        .R(1'b0));
  FDRE \p_load51_reg_3978_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_144_fu_304[5]),
        .Q(p_load51_reg_3978[5]),
        .R(1'b0));
  FDRE \p_load51_reg_3978_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_144_fu_304[6]),
        .Q(p_load51_reg_3978[6]),
        .R(1'b0));
  FDRE \p_load51_reg_3978_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_144_fu_304[7]),
        .Q(p_load51_reg_3978[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load52_reg_3972_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3972[0]),
        .Q(\p_load52_reg_3972_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load52_reg_3972_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3972[1]),
        .Q(\p_load52_reg_3972_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load52_reg_3972_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3972[2]),
        .Q(\p_load52_reg_3972_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load52_reg_3972_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3972[3]),
        .Q(\p_load52_reg_3972_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load52_reg_3972_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3972[4]),
        .Q(\p_load52_reg_3972_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load52_reg_3972_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3972[5]),
        .Q(\p_load52_reg_3972_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load52_reg_3972_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3972[6]),
        .Q(\p_load52_reg_3972_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3972_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load52_reg_3972_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load52_reg_3972[7]),
        .Q(\p_load52_reg_3972_reg[7]_0 [7]));
  FDRE \p_load52_reg_3972_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_143_fu_300[0]),
        .Q(p_load52_reg_3972[0]),
        .R(1'b0));
  FDRE \p_load52_reg_3972_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_143_fu_300[1]),
        .Q(p_load52_reg_3972[1]),
        .R(1'b0));
  FDRE \p_load52_reg_3972_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_143_fu_300[2]),
        .Q(p_load52_reg_3972[2]),
        .R(1'b0));
  FDRE \p_load52_reg_3972_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_143_fu_300[3]),
        .Q(p_load52_reg_3972[3]),
        .R(1'b0));
  FDRE \p_load52_reg_3972_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_143_fu_300[4]),
        .Q(p_load52_reg_3972[4]),
        .R(1'b0));
  FDRE \p_load52_reg_3972_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_143_fu_300[5]),
        .Q(p_load52_reg_3972[5]),
        .R(1'b0));
  FDRE \p_load52_reg_3972_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_143_fu_300[6]),
        .Q(p_load52_reg_3972[6]),
        .R(1'b0));
  FDRE \p_load52_reg_3972_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_143_fu_300[7]),
        .Q(p_load52_reg_3972[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load53_reg_3967_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3967[0]),
        .Q(\p_load53_reg_3967_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load53_reg_3967_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3967[1]),
        .Q(\p_load53_reg_3967_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load53_reg_3967_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3967[2]),
        .Q(\p_load53_reg_3967_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load53_reg_3967_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3967[3]),
        .Q(\p_load53_reg_3967_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load53_reg_3967_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3967[4]),
        .Q(\p_load53_reg_3967_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load53_reg_3967_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3967[5]),
        .Q(\p_load53_reg_3967_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load53_reg_3967_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3967[6]),
        .Q(\p_load53_reg_3967_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3967_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load53_reg_3967_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load53_reg_3967[7]),
        .Q(\p_load53_reg_3967_reg[7]_0 [7]));
  FDRE \p_load53_reg_3967_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_142_fu_296[0]),
        .Q(p_load53_reg_3967[0]),
        .R(1'b0));
  FDRE \p_load53_reg_3967_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_142_fu_296[1]),
        .Q(p_load53_reg_3967[1]),
        .R(1'b0));
  FDRE \p_load53_reg_3967_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_142_fu_296[2]),
        .Q(p_load53_reg_3967[2]),
        .R(1'b0));
  FDRE \p_load53_reg_3967_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_142_fu_296[3]),
        .Q(p_load53_reg_3967[3]),
        .R(1'b0));
  FDRE \p_load53_reg_3967_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_142_fu_296[4]),
        .Q(p_load53_reg_3967[4]),
        .R(1'b0));
  FDRE \p_load53_reg_3967_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_142_fu_296[5]),
        .Q(p_load53_reg_3967[5]),
        .R(1'b0));
  FDRE \p_load53_reg_3967_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_142_fu_296[6]),
        .Q(p_load53_reg_3967[6]),
        .R(1'b0));
  FDRE \p_load53_reg_3967_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_142_fu_296[7]),
        .Q(p_load53_reg_3967[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load54_reg_3962_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3962[0]),
        .Q(\p_load54_reg_3962_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load54_reg_3962_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3962[1]),
        .Q(\p_load54_reg_3962_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load54_reg_3962_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3962[2]),
        .Q(\p_load54_reg_3962_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load54_reg_3962_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3962[3]),
        .Q(\p_load54_reg_3962_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load54_reg_3962_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3962[4]),
        .Q(\p_load54_reg_3962_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load54_reg_3962_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3962[5]),
        .Q(\p_load54_reg_3962_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load54_reg_3962_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3962[6]),
        .Q(\p_load54_reg_3962_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3962_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load54_reg_3962_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load54_reg_3962[7]),
        .Q(\p_load54_reg_3962_reg[7]_0 [7]));
  FDRE \p_load54_reg_3962_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_141_fu_292[0]),
        .Q(p_load54_reg_3962[0]),
        .R(1'b0));
  FDRE \p_load54_reg_3962_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_141_fu_292[1]),
        .Q(p_load54_reg_3962[1]),
        .R(1'b0));
  FDRE \p_load54_reg_3962_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_141_fu_292[2]),
        .Q(p_load54_reg_3962[2]),
        .R(1'b0));
  FDRE \p_load54_reg_3962_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_141_fu_292[3]),
        .Q(p_load54_reg_3962[3]),
        .R(1'b0));
  FDRE \p_load54_reg_3962_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_141_fu_292[4]),
        .Q(p_load54_reg_3962[4]),
        .R(1'b0));
  FDRE \p_load54_reg_3962_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_141_fu_292[5]),
        .Q(p_load54_reg_3962[5]),
        .R(1'b0));
  FDRE \p_load54_reg_3962_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_141_fu_292[6]),
        .Q(p_load54_reg_3962[6]),
        .R(1'b0));
  FDRE \p_load54_reg_3962_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_141_fu_292[7]),
        .Q(p_load54_reg_3962[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load55_reg_3956_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3956[0]),
        .Q(\p_load55_reg_3956_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load55_reg_3956_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3956[1]),
        .Q(\p_load55_reg_3956_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load55_reg_3956_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3956[2]),
        .Q(\p_load55_reg_3956_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load55_reg_3956_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3956[3]),
        .Q(\p_load55_reg_3956_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load55_reg_3956_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3956[4]),
        .Q(\p_load55_reg_3956_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load55_reg_3956_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3956[5]),
        .Q(\p_load55_reg_3956_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load55_reg_3956_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3956[6]),
        .Q(\p_load55_reg_3956_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3956_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load55_reg_3956_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load55_reg_3956[7]),
        .Q(\p_load55_reg_3956_reg[7]_0 [7]));
  FDRE \p_load55_reg_3956_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_140_fu_288[0]),
        .Q(p_load55_reg_3956[0]),
        .R(1'b0));
  FDRE \p_load55_reg_3956_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_140_fu_288[1]),
        .Q(p_load55_reg_3956[1]),
        .R(1'b0));
  FDRE \p_load55_reg_3956_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_140_fu_288[2]),
        .Q(p_load55_reg_3956[2]),
        .R(1'b0));
  FDRE \p_load55_reg_3956_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_140_fu_288[3]),
        .Q(p_load55_reg_3956[3]),
        .R(1'b0));
  FDRE \p_load55_reg_3956_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_140_fu_288[4]),
        .Q(p_load55_reg_3956[4]),
        .R(1'b0));
  FDRE \p_load55_reg_3956_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_140_fu_288[5]),
        .Q(p_load55_reg_3956[5]),
        .R(1'b0));
  FDRE \p_load55_reg_3956_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_140_fu_288[6]),
        .Q(p_load55_reg_3956[6]),
        .R(1'b0));
  FDRE \p_load55_reg_3956_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_140_fu_288[7]),
        .Q(p_load55_reg_3956[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load56_reg_3951_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3951[0]),
        .Q(\p_load56_reg_3951_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load56_reg_3951_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3951[1]),
        .Q(\p_load56_reg_3951_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load56_reg_3951_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3951[2]),
        .Q(\p_load56_reg_3951_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load56_reg_3951_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3951[3]),
        .Q(\p_load56_reg_3951_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load56_reg_3951_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3951[4]),
        .Q(\p_load56_reg_3951_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load56_reg_3951_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3951[5]),
        .Q(\p_load56_reg_3951_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load56_reg_3951_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3951[6]),
        .Q(\p_load56_reg_3951_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3951_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load56_reg_3951_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load56_reg_3951[7]),
        .Q(\p_load56_reg_3951_reg[7]_0 [7]));
  FDRE \p_load56_reg_3951_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_139_fu_284[0]),
        .Q(p_load56_reg_3951[0]),
        .R(1'b0));
  FDRE \p_load56_reg_3951_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_139_fu_284[1]),
        .Q(p_load56_reg_3951[1]),
        .R(1'b0));
  FDRE \p_load56_reg_3951_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_139_fu_284[2]),
        .Q(p_load56_reg_3951[2]),
        .R(1'b0));
  FDRE \p_load56_reg_3951_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_139_fu_284[3]),
        .Q(p_load56_reg_3951[3]),
        .R(1'b0));
  FDRE \p_load56_reg_3951_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_139_fu_284[4]),
        .Q(p_load56_reg_3951[4]),
        .R(1'b0));
  FDRE \p_load56_reg_3951_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_139_fu_284[5]),
        .Q(p_load56_reg_3951[5]),
        .R(1'b0));
  FDRE \p_load56_reg_3951_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_139_fu_284[6]),
        .Q(p_load56_reg_3951[6]),
        .R(1'b0));
  FDRE \p_load56_reg_3951_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_139_fu_284[7]),
        .Q(p_load56_reg_3951[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load57_reg_3946_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3946[0]),
        .Q(\p_load57_reg_3946_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load57_reg_3946_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3946[1]),
        .Q(\p_load57_reg_3946_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load57_reg_3946_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3946[2]),
        .Q(\p_load57_reg_3946_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load57_reg_3946_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3946[3]),
        .Q(\p_load57_reg_3946_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load57_reg_3946_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3946[4]),
        .Q(\p_load57_reg_3946_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load57_reg_3946_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3946[5]),
        .Q(\p_load57_reg_3946_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load57_reg_3946_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3946[6]),
        .Q(\p_load57_reg_3946_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3946_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load57_reg_3946_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load57_reg_3946[7]),
        .Q(\p_load57_reg_3946_reg[7]_0 [7]));
  FDRE \p_load57_reg_3946_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_138_fu_280[0]),
        .Q(p_load57_reg_3946[0]),
        .R(1'b0));
  FDRE \p_load57_reg_3946_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_138_fu_280[1]),
        .Q(p_load57_reg_3946[1]),
        .R(1'b0));
  FDRE \p_load57_reg_3946_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_138_fu_280[2]),
        .Q(p_load57_reg_3946[2]),
        .R(1'b0));
  FDRE \p_load57_reg_3946_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_138_fu_280[3]),
        .Q(p_load57_reg_3946[3]),
        .R(1'b0));
  FDRE \p_load57_reg_3946_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_138_fu_280[4]),
        .Q(p_load57_reg_3946[4]),
        .R(1'b0));
  FDRE \p_load57_reg_3946_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_138_fu_280[5]),
        .Q(p_load57_reg_3946[5]),
        .R(1'b0));
  FDRE \p_load57_reg_3946_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_138_fu_280[6]),
        .Q(p_load57_reg_3946[6]),
        .R(1'b0));
  FDRE \p_load57_reg_3946_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_138_fu_280[7]),
        .Q(p_load57_reg_3946[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load58_reg_3940_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3940[0]),
        .Q(\p_load58_reg_3940_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load58_reg_3940_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3940[1]),
        .Q(\p_load58_reg_3940_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load58_reg_3940_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3940[2]),
        .Q(\p_load58_reg_3940_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load58_reg_3940_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3940[3]),
        .Q(\p_load58_reg_3940_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load58_reg_3940_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3940[4]),
        .Q(\p_load58_reg_3940_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load58_reg_3940_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3940[5]),
        .Q(\p_load58_reg_3940_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load58_reg_3940_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3940[6]),
        .Q(\p_load58_reg_3940_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3940_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load58_reg_3940_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load58_reg_3940[7]),
        .Q(\p_load58_reg_3940_reg[7]_0 [7]));
  FDRE \p_load58_reg_3940_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_137_fu_276[0]),
        .Q(p_load58_reg_3940[0]),
        .R(1'b0));
  FDRE \p_load58_reg_3940_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_137_fu_276[1]),
        .Q(p_load58_reg_3940[1]),
        .R(1'b0));
  FDRE \p_load58_reg_3940_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_137_fu_276[2]),
        .Q(p_load58_reg_3940[2]),
        .R(1'b0));
  FDRE \p_load58_reg_3940_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_137_fu_276[3]),
        .Q(p_load58_reg_3940[3]),
        .R(1'b0));
  FDRE \p_load58_reg_3940_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_137_fu_276[4]),
        .Q(p_load58_reg_3940[4]),
        .R(1'b0));
  FDRE \p_load58_reg_3940_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_137_fu_276[5]),
        .Q(p_load58_reg_3940[5]),
        .R(1'b0));
  FDRE \p_load58_reg_3940_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_137_fu_276[6]),
        .Q(p_load58_reg_3940[6]),
        .R(1'b0));
  FDRE \p_load58_reg_3940_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_137_fu_276[7]),
        .Q(p_load58_reg_3940[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load59_reg_3935_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3935[0]),
        .Q(\p_load59_reg_3935_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load59_reg_3935_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3935[1]),
        .Q(\p_load59_reg_3935_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load59_reg_3935_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3935[2]),
        .Q(\p_load59_reg_3935_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load59_reg_3935_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3935[3]),
        .Q(\p_load59_reg_3935_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load59_reg_3935_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3935[4]),
        .Q(\p_load59_reg_3935_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load59_reg_3935_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3935[5]),
        .Q(\p_load59_reg_3935_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load59_reg_3935_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3935[6]),
        .Q(\p_load59_reg_3935_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3935_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load59_reg_3935_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load59_reg_3935[7]),
        .Q(\p_load59_reg_3935_reg[7]_0 [7]));
  FDRE \p_load59_reg_3935_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_136_fu_272[0]),
        .Q(p_load59_reg_3935[0]),
        .R(1'b0));
  FDRE \p_load59_reg_3935_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_136_fu_272[1]),
        .Q(p_load59_reg_3935[1]),
        .R(1'b0));
  FDRE \p_load59_reg_3935_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_136_fu_272[2]),
        .Q(p_load59_reg_3935[2]),
        .R(1'b0));
  FDRE \p_load59_reg_3935_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_136_fu_272[3]),
        .Q(p_load59_reg_3935[3]),
        .R(1'b0));
  FDRE \p_load59_reg_3935_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_136_fu_272[4]),
        .Q(p_load59_reg_3935[4]),
        .R(1'b0));
  FDRE \p_load59_reg_3935_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_136_fu_272[5]),
        .Q(p_load59_reg_3935[5]),
        .R(1'b0));
  FDRE \p_load59_reg_3935_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_136_fu_272[6]),
        .Q(p_load59_reg_3935[6]),
        .R(1'b0));
  FDRE \p_load59_reg_3935_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_136_fu_272[7]),
        .Q(p_load59_reg_3935[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load60_reg_3930_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3930[0]),
        .Q(\p_load60_reg_3930_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load60_reg_3930_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3930[1]),
        .Q(\p_load60_reg_3930_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load60_reg_3930_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3930[2]),
        .Q(\p_load60_reg_3930_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load60_reg_3930_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3930[3]),
        .Q(\p_load60_reg_3930_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load60_reg_3930_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3930[4]),
        .Q(\p_load60_reg_3930_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load60_reg_3930_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3930[5]),
        .Q(\p_load60_reg_3930_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load60_reg_3930_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3930[6]),
        .Q(\p_load60_reg_3930_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3930_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load60_reg_3930_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load60_reg_3930[7]),
        .Q(\p_load60_reg_3930_reg[7]_0 [7]));
  FDRE \p_load60_reg_3930_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_135_fu_268[0]),
        .Q(p_load60_reg_3930[0]),
        .R(1'b0));
  FDRE \p_load60_reg_3930_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_135_fu_268[1]),
        .Q(p_load60_reg_3930[1]),
        .R(1'b0));
  FDRE \p_load60_reg_3930_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_135_fu_268[2]),
        .Q(p_load60_reg_3930[2]),
        .R(1'b0));
  FDRE \p_load60_reg_3930_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_135_fu_268[3]),
        .Q(p_load60_reg_3930[3]),
        .R(1'b0));
  FDRE \p_load60_reg_3930_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_135_fu_268[4]),
        .Q(p_load60_reg_3930[4]),
        .R(1'b0));
  FDRE \p_load60_reg_3930_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_135_fu_268[5]),
        .Q(p_load60_reg_3930[5]),
        .R(1'b0));
  FDRE \p_load60_reg_3930_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_135_fu_268[6]),
        .Q(p_load60_reg_3930[6]),
        .R(1'b0));
  FDRE \p_load60_reg_3930_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_135_fu_268[7]),
        .Q(p_load60_reg_3930[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load61_reg_3924_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3924[0]),
        .Q(\p_load61_reg_3924_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load61_reg_3924_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3924[1]),
        .Q(\p_load61_reg_3924_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load61_reg_3924_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3924[2]),
        .Q(\p_load61_reg_3924_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load61_reg_3924_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3924[3]),
        .Q(\p_load61_reg_3924_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load61_reg_3924_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3924[4]),
        .Q(\p_load61_reg_3924_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load61_reg_3924_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3924[5]),
        .Q(\p_load61_reg_3924_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load61_reg_3924_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3924[6]),
        .Q(\p_load61_reg_3924_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3924_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load61_reg_3924_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load61_reg_3924[7]),
        .Q(\p_load61_reg_3924_reg[7]_0 [7]));
  FDRE \p_load61_reg_3924_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_134_fu_264[0]),
        .Q(p_load61_reg_3924[0]),
        .R(1'b0));
  FDRE \p_load61_reg_3924_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_134_fu_264[1]),
        .Q(p_load61_reg_3924[1]),
        .R(1'b0));
  FDRE \p_load61_reg_3924_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_134_fu_264[2]),
        .Q(p_load61_reg_3924[2]),
        .R(1'b0));
  FDRE \p_load61_reg_3924_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_134_fu_264[3]),
        .Q(p_load61_reg_3924[3]),
        .R(1'b0));
  FDRE \p_load61_reg_3924_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_134_fu_264[4]),
        .Q(p_load61_reg_3924[4]),
        .R(1'b0));
  FDRE \p_load61_reg_3924_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_134_fu_264[5]),
        .Q(p_load61_reg_3924[5]),
        .R(1'b0));
  FDRE \p_load61_reg_3924_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_134_fu_264[6]),
        .Q(p_load61_reg_3924[6]),
        .R(1'b0));
  FDRE \p_load61_reg_3924_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_134_fu_264[7]),
        .Q(p_load61_reg_3924[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load62_reg_3919_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3919[0]),
        .Q(\p_load62_reg_3919_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load62_reg_3919_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3919[1]),
        .Q(\p_load62_reg_3919_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load62_reg_3919_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3919[2]),
        .Q(\p_load62_reg_3919_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load62_reg_3919_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3919[3]),
        .Q(\p_load62_reg_3919_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load62_reg_3919_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3919[4]),
        .Q(\p_load62_reg_3919_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load62_reg_3919_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3919[5]),
        .Q(\p_load62_reg_3919_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load62_reg_3919_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3919[6]),
        .Q(\p_load62_reg_3919_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3919_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load62_reg_3919_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load62_reg_3919[7]),
        .Q(\p_load62_reg_3919_reg[7]_0 [7]));
  FDRE \p_load62_reg_3919_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_133_fu_260[0]),
        .Q(p_load62_reg_3919[0]),
        .R(1'b0));
  FDRE \p_load62_reg_3919_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_133_fu_260[1]),
        .Q(p_load62_reg_3919[1]),
        .R(1'b0));
  FDRE \p_load62_reg_3919_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_133_fu_260[2]),
        .Q(p_load62_reg_3919[2]),
        .R(1'b0));
  FDRE \p_load62_reg_3919_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_133_fu_260[3]),
        .Q(p_load62_reg_3919[3]),
        .R(1'b0));
  FDRE \p_load62_reg_3919_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_133_fu_260[4]),
        .Q(p_load62_reg_3919[4]),
        .R(1'b0));
  FDRE \p_load62_reg_3919_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_133_fu_260[5]),
        .Q(p_load62_reg_3919[5]),
        .R(1'b0));
  FDRE \p_load62_reg_3919_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_133_fu_260[6]),
        .Q(p_load62_reg_3919[6]),
        .R(1'b0));
  FDRE \p_load62_reg_3919_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_133_fu_260[7]),
        .Q(p_load62_reg_3919[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load63_reg_3914_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3914[0]),
        .Q(\p_load63_reg_3914_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load63_reg_3914_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3914[1]),
        .Q(\p_load63_reg_3914_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load63_reg_3914_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3914[2]),
        .Q(\p_load63_reg_3914_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load63_reg_3914_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3914[3]),
        .Q(\p_load63_reg_3914_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load63_reg_3914_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3914[4]),
        .Q(\p_load63_reg_3914_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load63_reg_3914_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3914[5]),
        .Q(\p_load63_reg_3914_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load63_reg_3914_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3914[6]),
        .Q(\p_load63_reg_3914_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3914_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load63_reg_3914_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load63_reg_3914[7]),
        .Q(\p_load63_reg_3914_reg[7]_0 [7]));
  FDRE \p_load63_reg_3914_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_132_fu_256[0]),
        .Q(p_load63_reg_3914[0]),
        .R(1'b0));
  FDRE \p_load63_reg_3914_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_132_fu_256[1]),
        .Q(p_load63_reg_3914[1]),
        .R(1'b0));
  FDRE \p_load63_reg_3914_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_132_fu_256[2]),
        .Q(p_load63_reg_3914[2]),
        .R(1'b0));
  FDRE \p_load63_reg_3914_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_132_fu_256[3]),
        .Q(p_load63_reg_3914[3]),
        .R(1'b0));
  FDRE \p_load63_reg_3914_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_132_fu_256[4]),
        .Q(p_load63_reg_3914[4]),
        .R(1'b0));
  FDRE \p_load63_reg_3914_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_132_fu_256[5]),
        .Q(p_load63_reg_3914[5]),
        .R(1'b0));
  FDRE \p_load63_reg_3914_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_132_fu_256[6]),
        .Q(p_load63_reg_3914[6]),
        .R(1'b0));
  FDRE \p_load63_reg_3914_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_132_fu_256[7]),
        .Q(p_load63_reg_3914[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load64_reg_3908_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3908[0]),
        .Q(\p_load64_reg_3908_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load64_reg_3908_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3908[1]),
        .Q(\p_load64_reg_3908_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load64_reg_3908_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3908[2]),
        .Q(\p_load64_reg_3908_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load64_reg_3908_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3908[3]),
        .Q(\p_load64_reg_3908_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load64_reg_3908_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3908[4]),
        .Q(\p_load64_reg_3908_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load64_reg_3908_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3908[5]),
        .Q(\p_load64_reg_3908_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load64_reg_3908_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3908[6]),
        .Q(\p_load64_reg_3908_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3908_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load64_reg_3908_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load64_reg_3908[7]),
        .Q(\p_load64_reg_3908_reg[7]_0 [7]));
  FDRE \p_load64_reg_3908_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_131_fu_252_reg_n_5_[0] ),
        .Q(p_load64_reg_3908[0]),
        .R(1'b0));
  FDRE \p_load64_reg_3908_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_131_fu_252_reg_n_5_[1] ),
        .Q(p_load64_reg_3908[1]),
        .R(1'b0));
  FDRE \p_load64_reg_3908_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_131_fu_252_reg_n_5_[2] ),
        .Q(p_load64_reg_3908[2]),
        .R(1'b0));
  FDRE \p_load64_reg_3908_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_131_fu_252_reg_n_5_[3] ),
        .Q(p_load64_reg_3908[3]),
        .R(1'b0));
  FDRE \p_load64_reg_3908_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_131_fu_252_reg_n_5_[4] ),
        .Q(p_load64_reg_3908[4]),
        .R(1'b0));
  FDRE \p_load64_reg_3908_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_131_fu_252_reg_n_5_[5] ),
        .Q(p_load64_reg_3908[5]),
        .R(1'b0));
  FDRE \p_load64_reg_3908_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_131_fu_252_reg_n_5_[6] ),
        .Q(p_load64_reg_3908[6]),
        .R(1'b0));
  FDRE \p_load64_reg_3908_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_131_fu_252_reg_n_5_[7] ),
        .Q(p_load64_reg_3908[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load65_reg_3903_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3903[0]),
        .Q(D[0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load65_reg_3903_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3903[1]),
        .Q(D[1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load65_reg_3903_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3903[2]),
        .Q(D[2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load65_reg_3903_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3903[3]),
        .Q(D[3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load65_reg_3903_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3903[4]),
        .Q(D[4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load65_reg_3903_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3903[5]),
        .Q(D[5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load65_reg_3903_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3903[6]),
        .Q(D[6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3903_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load65_reg_3903_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load65_reg_3903[7]),
        .Q(D[7]));
  FDRE \p_load65_reg_3903_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_130_fu_248__0[0]),
        .Q(p_load65_reg_3903[0]),
        .R(1'b0));
  FDRE \p_load65_reg_3903_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_130_fu_248__0[1]),
        .Q(p_load65_reg_3903[1]),
        .R(1'b0));
  FDRE \p_load65_reg_3903_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_130_fu_248__0[2]),
        .Q(p_load65_reg_3903[2]),
        .R(1'b0));
  FDRE \p_load65_reg_3903_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_130_fu_248__0[3]),
        .Q(p_load65_reg_3903[3]),
        .R(1'b0));
  FDRE \p_load65_reg_3903_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_130_fu_248__0[4]),
        .Q(p_load65_reg_3903[4]),
        .R(1'b0));
  FDRE \p_load65_reg_3903_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_130_fu_248__0[5]),
        .Q(p_load65_reg_3903[5]),
        .R(1'b0));
  FDRE \p_load65_reg_3903_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_130_fu_248__0[6]),
        .Q(p_load65_reg_3903[6]),
        .R(1'b0));
  FDRE \p_load65_reg_3903_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_130_fu_248__0[7]),
        .Q(p_load65_reg_3903[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load67_reg_3898_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3898[0]),
        .Q(\p_load67_reg_3898_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load67_reg_3898_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3898[1]),
        .Q(\p_load67_reg_3898_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load67_reg_3898_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3898[2]),
        .Q(\p_load67_reg_3898_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load67_reg_3898_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3898[3]),
        .Q(\p_load67_reg_3898_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load67_reg_3898_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3898[4]),
        .Q(\p_load67_reg_3898_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load67_reg_3898_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3898[5]),
        .Q(\p_load67_reg_3898_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load67_reg_3898_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3898[6]),
        .Q(\p_load67_reg_3898_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3898_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load67_reg_3898_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load67_reg_3898[7]),
        .Q(\p_load67_reg_3898_reg[7]_0 [7]));
  FDRE \p_load67_reg_3898_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln458_fu_1668_p1[1]),
        .Q(p_load67_reg_3898[0]),
        .R(1'b0));
  FDRE \p_load67_reg_3898_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln458_fu_1668_p1[2]),
        .Q(p_load67_reg_3898[1]),
        .R(1'b0));
  FDRE \p_load67_reg_3898_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln458_fu_1668_p1[3]),
        .Q(p_load67_reg_3898[2]),
        .R(1'b0));
  FDRE \p_load67_reg_3898_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln458_fu_1668_p1[4]),
        .Q(p_load67_reg_3898[3]),
        .R(1'b0));
  FDRE \p_load67_reg_3898_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln458_fu_1668_p1[5]),
        .Q(p_load67_reg_3898[4]),
        .R(1'b0));
  FDRE \p_load67_reg_3898_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln458_fu_1668_p1[6]),
        .Q(p_load67_reg_3898[5]),
        .R(1'b0));
  FDRE \p_load67_reg_3898_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln458_fu_1668_p1[7]),
        .Q(p_load67_reg_3898[6]),
        .R(1'b0));
  FDRE \p_load67_reg_3898_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln458_fu_1668_p1[8]),
        .Q(p_load67_reg_3898[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load69_reg_3893_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3893[0]),
        .Q(\p_load69_reg_3893_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load69_reg_3893_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3893[1]),
        .Q(\p_load69_reg_3893_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load69_reg_3893_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3893[2]),
        .Q(\p_load69_reg_3893_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load69_reg_3893_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3893[3]),
        .Q(\p_load69_reg_3893_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load69_reg_3893_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3893[4]),
        .Q(\p_load69_reg_3893_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load69_reg_3893_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3893[5]),
        .Q(\p_load69_reg_3893_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load69_reg_3893_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3893[6]),
        .Q(\p_load69_reg_3893_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3893_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load69_reg_3893_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load69_reg_3893[7]),
        .Q(\p_load69_reg_3893_reg[7]_0 [7]));
  FDRE \p_load69_reg_3893_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_128_fu_240[0]),
        .Q(p_load69_reg_3893[0]),
        .R(1'b0));
  FDRE \p_load69_reg_3893_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_128_fu_240[1]),
        .Q(p_load69_reg_3893[1]),
        .R(1'b0));
  FDRE \p_load69_reg_3893_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_128_fu_240[2]),
        .Q(p_load69_reg_3893[2]),
        .R(1'b0));
  FDRE \p_load69_reg_3893_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_128_fu_240[3]),
        .Q(p_load69_reg_3893[3]),
        .R(1'b0));
  FDRE \p_load69_reg_3893_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_128_fu_240[4]),
        .Q(p_load69_reg_3893[4]),
        .R(1'b0));
  FDRE \p_load69_reg_3893_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_128_fu_240[5]),
        .Q(p_load69_reg_3893[5]),
        .R(1'b0));
  FDRE \p_load69_reg_3893_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_128_fu_240[6]),
        .Q(p_load69_reg_3893[6]),
        .R(1'b0));
  FDRE \p_load69_reg_3893_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_128_fu_240[7]),
        .Q(p_load69_reg_3893[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load71_reg_3888_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3888[0]),
        .Q(\p_load71_reg_3888_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load71_reg_3888_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3888[1]),
        .Q(\p_load71_reg_3888_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load71_reg_3888_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3888[2]),
        .Q(\p_load71_reg_3888_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load71_reg_3888_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3888[3]),
        .Q(\p_load71_reg_3888_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load71_reg_3888_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3888[4]),
        .Q(\p_load71_reg_3888_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load71_reg_3888_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3888[5]),
        .Q(\p_load71_reg_3888_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load71_reg_3888_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3888[6]),
        .Q(\p_load71_reg_3888_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3888_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load71_reg_3888_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load71_reg_3888[7]),
        .Q(\p_load71_reg_3888_reg[7]_0 [7]));
  FDRE \p_load71_reg_3888_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln460_fu_1728_p1[1]),
        .Q(p_load71_reg_3888[0]),
        .R(1'b0));
  FDRE \p_load71_reg_3888_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln460_fu_1728_p1[2]),
        .Q(p_load71_reg_3888[1]),
        .R(1'b0));
  FDRE \p_load71_reg_3888_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln460_fu_1728_p1[3]),
        .Q(p_load71_reg_3888[2]),
        .R(1'b0));
  FDRE \p_load71_reg_3888_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln460_fu_1728_p1[4]),
        .Q(p_load71_reg_3888[3]),
        .R(1'b0));
  FDRE \p_load71_reg_3888_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln460_fu_1728_p1[5]),
        .Q(p_load71_reg_3888[4]),
        .R(1'b0));
  FDRE \p_load71_reg_3888_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln460_fu_1728_p1[6]),
        .Q(p_load71_reg_3888[5]),
        .R(1'b0));
  FDRE \p_load71_reg_3888_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln460_fu_1728_p1[7]),
        .Q(p_load71_reg_3888[6]),
        .R(1'b0));
  FDRE \p_load71_reg_3888_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(zext_ln460_fu_1728_p1[8]),
        .Q(p_load71_reg_3888[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load73_reg_3883_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3883[0]),
        .Q(\p_load73_reg_3883_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load73_reg_3883_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3883[1]),
        .Q(\p_load73_reg_3883_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load73_reg_3883_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3883[2]),
        .Q(\p_load73_reg_3883_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load73_reg_3883_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3883[3]),
        .Q(\p_load73_reg_3883_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load73_reg_3883_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3883[4]),
        .Q(\p_load73_reg_3883_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load73_reg_3883_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3883[5]),
        .Q(\p_load73_reg_3883_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load73_reg_3883_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3883[6]),
        .Q(\p_load73_reg_3883_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3883_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load73_reg_3883_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load73_reg_3883[7]),
        .Q(\p_load73_reg_3883_reg[7]_0 [7]));
  FDRE \p_load73_reg_3883_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_126_fu_232_reg_n_5_[0] ),
        .Q(p_load73_reg_3883[0]),
        .R(1'b0));
  FDRE \p_load73_reg_3883_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_126_fu_232_reg_n_5_[1] ),
        .Q(p_load73_reg_3883[1]),
        .R(1'b0));
  FDRE \p_load73_reg_3883_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_126_fu_232_reg_n_5_[2] ),
        .Q(p_load73_reg_3883[2]),
        .R(1'b0));
  FDRE \p_load73_reg_3883_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_126_fu_232_reg_n_5_[3] ),
        .Q(p_load73_reg_3883[3]),
        .R(1'b0));
  FDRE \p_load73_reg_3883_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_126_fu_232_reg_n_5_[4] ),
        .Q(p_load73_reg_3883[4]),
        .R(1'b0));
  FDRE \p_load73_reg_3883_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_126_fu_232_reg_n_5_[5] ),
        .Q(p_load73_reg_3883[5]),
        .R(1'b0));
  FDRE \p_load73_reg_3883_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_126_fu_232_reg_n_5_[6] ),
        .Q(p_load73_reg_3883[6]),
        .R(1'b0));
  FDRE \p_load73_reg_3883_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(\empty_126_fu_232_reg_n_5_[7] ),
        .Q(p_load73_reg_3883[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[0]_srl6 " *) 
  SRL16E \p_load_reg_3983_pp0_iter7_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3983[0]),
        .Q(\p_load_reg_3983_reg[7]_0 [0]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[1]_srl6 " *) 
  SRL16E \p_load_reg_3983_pp0_iter7_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3983[1]),
        .Q(\p_load_reg_3983_reg[7]_0 [1]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[2]_srl6 " *) 
  SRL16E \p_load_reg_3983_pp0_iter7_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3983[2]),
        .Q(\p_load_reg_3983_reg[7]_0 [2]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[3]_srl6 " *) 
  SRL16E \p_load_reg_3983_pp0_iter7_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3983[3]),
        .Q(\p_load_reg_3983_reg[7]_0 [3]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[4]_srl6 " *) 
  SRL16E \p_load_reg_3983_pp0_iter7_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3983[4]),
        .Q(\p_load_reg_3983_reg[7]_0 [4]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[5]_srl6 " *) 
  SRL16E \p_load_reg_3983_pp0_iter7_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3983[5]),
        .Q(\p_load_reg_3983_reg[7]_0 [5]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[6]_srl6 " *) 
  SRL16E \p_load_reg_3983_pp0_iter7_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3983[6]),
        .Q(\p_load_reg_3983_reg[7]_0 [6]));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3983_pp0_iter7_reg_reg[7]_srl6 " *) 
  SRL16E \p_load_reg_3983_pp0_iter7_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(p_load_reg_3983[7]),
        .Q(\p_load_reg_3983_reg[7]_0 [7]));
  FDRE \p_load_reg_3983_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_145_fu_308__0[0]),
        .Q(p_load_reg_3983[0]),
        .R(1'b0));
  FDRE \p_load_reg_3983_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_145_fu_308__0[1]),
        .Q(p_load_reg_3983[1]),
        .R(1'b0));
  FDRE \p_load_reg_3983_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_145_fu_308__0[2]),
        .Q(p_load_reg_3983[2]),
        .R(1'b0));
  FDRE \p_load_reg_3983_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_145_fu_308__0[3]),
        .Q(p_load_reg_3983[3]),
        .R(1'b0));
  FDRE \p_load_reg_3983_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_145_fu_308__0[4]),
        .Q(p_load_reg_3983[4]),
        .R(1'b0));
  FDRE \p_load_reg_3983_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_145_fu_308__0[5]),
        .Q(p_load_reg_3983[5]),
        .R(1'b0));
  FDRE \p_load_reg_3983_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_145_fu_308__0[6]),
        .Q(p_load_reg_3983[6]),
        .R(1'b0));
  FDRE \p_load_reg_3983_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_yuv_3_U_n_14),
        .D(empty_145_fu_308__0[7]),
        .Q(p_load_reg_3983[7]),
        .R(1'b0));
  FDRE \select_ln510_reg_4223_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln510_fu_3483_p3[0]),
        .Q(\select_ln510_reg_4223_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \select_ln510_reg_4223_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln510_fu_3483_p3[1]),
        .Q(\select_ln510_reg_4223_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \select_ln510_reg_4223_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln510_fu_3483_p3[2]),
        .Q(\select_ln510_reg_4223_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \select_ln510_reg_4223_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln510_fu_3483_p3[3]),
        .Q(\select_ln510_reg_4223_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \select_ln510_reg_4223_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln510_fu_3483_p3[4]),
        .Q(\select_ln510_reg_4223_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \select_ln510_reg_4223_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln510_fu_3483_p3[5]),
        .Q(\select_ln510_reg_4223_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \select_ln510_reg_4223_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln510_fu_3483_p3[6]),
        .Q(\select_ln510_reg_4223_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \select_ln510_reg_4223_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln510_fu_3483_p3[7]),
        .Q(\select_ln510_reg_4223_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4018[7]_i_10 
       (.I0(empty_147_reg_661[6]),
        .I1(g_2_reg_719__0[6]),
        .I2(zext_ln456_fu_1612_p1[6]),
        .I3(\sext_ln465_3_reg_4018[7]_i_3_n_5 ),
        .O(\sext_ln465_3_reg_4018[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4018[7]_i_11 
       (.I0(empty_147_reg_661[5]),
        .I1(g_2_reg_719__0[5]),
        .I2(zext_ln456_fu_1612_p1[5]),
        .I3(\sext_ln465_3_reg_4018[7]_i_4_n_5 ),
        .O(\sext_ln465_3_reg_4018[7]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4018[7]_i_12 
       (.I0(empty_147_reg_661[4]),
        .I1(g_2_reg_719__0[4]),
        .I2(zext_ln456_fu_1612_p1[4]),
        .I3(\sext_ln465_3_reg_4018[7]_i_5_n_5 ),
        .O(\sext_ln465_3_reg_4018[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4018[7]_i_13 
       (.I0(empty_147_reg_661[3]),
        .I1(g_2_reg_719__0[3]),
        .I2(zext_ln456_fu_1612_p1[3]),
        .I3(\sext_ln465_3_reg_4018[7]_i_6_n_5 ),
        .O(\sext_ln465_3_reg_4018[7]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4018[7]_i_14 
       (.I0(empty_147_reg_661[2]),
        .I1(g_2_reg_719__0[2]),
        .I2(zext_ln456_fu_1612_p1[2]),
        .I3(\sext_ln465_3_reg_4018[7]_i_7_n_5 ),
        .O(\sext_ln465_3_reg_4018[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln465_3_reg_4018[7]_i_15 
       (.I0(g_2_reg_719__0[1]),
        .I1(empty_147_reg_661[1]),
        .I2(zext_ln456_fu_1612_p1[1]),
        .O(\sext_ln465_3_reg_4018[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln465_3_reg_4018[7]_i_16 
       (.I0(g_2_reg_719__0[0]),
        .I1(empty_147_reg_661[0]),
        .O(\sext_ln465_3_reg_4018[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_4018[7]_i_2 
       (.I0(empty_147_reg_661[6]),
        .I1(g_2_reg_719__0[6]),
        .I2(zext_ln456_fu_1612_p1[6]),
        .O(\sext_ln465_3_reg_4018[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_4018[7]_i_3 
       (.I0(empty_147_reg_661[5]),
        .I1(g_2_reg_719__0[5]),
        .I2(zext_ln456_fu_1612_p1[5]),
        .O(\sext_ln465_3_reg_4018[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_4018[7]_i_4 
       (.I0(empty_147_reg_661[4]),
        .I1(g_2_reg_719__0[4]),
        .I2(zext_ln456_fu_1612_p1[4]),
        .O(\sext_ln465_3_reg_4018[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_4018[7]_i_5 
       (.I0(empty_147_reg_661[3]),
        .I1(g_2_reg_719__0[3]),
        .I2(zext_ln456_fu_1612_p1[3]),
        .O(\sext_ln465_3_reg_4018[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_3_reg_4018[7]_i_6 
       (.I0(empty_147_reg_661[2]),
        .I1(g_2_reg_719__0[2]),
        .I2(zext_ln456_fu_1612_p1[2]),
        .O(\sext_ln465_3_reg_4018[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln465_3_reg_4018[7]_i_7 
       (.I0(g_2_reg_719__0[1]),
        .I1(empty_147_reg_661[1]),
        .O(\sext_ln465_3_reg_4018[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_3_reg_4018[7]_i_8 
       (.I0(g_2_reg_719__0[0]),
        .O(\sext_ln465_3_reg_4018[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_3_reg_4018[7]_i_9 
       (.I0(\sext_ln465_3_reg_4018[7]_i_2_n_5 ),
        .I1(g_2_reg_719__0[7]),
        .I2(empty_147_reg_661[7]),
        .I3(zext_ln456_fu_1612_p1[7]),
        .O(\sext_ln465_3_reg_4018[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln465_3_reg_4018[8]_i_2 
       (.I0(zext_ln456_fu_1612_p1[7]),
        .I1(g_2_reg_719__0[7]),
        .I2(empty_147_reg_661[7]),
        .I3(zext_ln456_fu_1612_p1[8]),
        .O(\sext_ln465_3_reg_4018[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_3_reg_4018[9]_i_1 
       (.I0(\sext_ln465_3_reg_4018_reg[8]_i_1_n_11 ),
        .O(K_6_fu_1622_p2[9]));
  FDRE \sext_ln465_3_reg_4018_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1622_p2[0]),
        .Q(sext_ln465_3_reg_4018[0]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4018_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1622_p2[1]),
        .Q(sext_ln465_3_reg_4018[1]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4018_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1622_p2[2]),
        .Q(sext_ln465_3_reg_4018[2]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4018_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1622_p2[3]),
        .Q(sext_ln465_3_reg_4018[3]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4018_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1622_p2[4]),
        .Q(sext_ln465_3_reg_4018[4]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4018_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1622_p2[5]),
        .Q(sext_ln465_3_reg_4018[5]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4018_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1622_p2[6]),
        .Q(sext_ln465_3_reg_4018[6]),
        .R(1'b0));
  FDRE \sext_ln465_3_reg_4018_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1622_p2[7]),
        .Q(sext_ln465_3_reg_4018[7]),
        .R(1'b0));
  CARRY8 \sext_ln465_3_reg_4018_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln465_3_reg_4018_reg[7]_i_1_n_5 ,\sext_ln465_3_reg_4018_reg[7]_i_1_n_6 ,\sext_ln465_3_reg_4018_reg[7]_i_1_n_7 ,\sext_ln465_3_reg_4018_reg[7]_i_1_n_8 ,\sext_ln465_3_reg_4018_reg[7]_i_1_n_9 ,\sext_ln465_3_reg_4018_reg[7]_i_1_n_10 ,\sext_ln465_3_reg_4018_reg[7]_i_1_n_11 ,\sext_ln465_3_reg_4018_reg[7]_i_1_n_12 }),
        .DI({\sext_ln465_3_reg_4018[7]_i_2_n_5 ,\sext_ln465_3_reg_4018[7]_i_3_n_5 ,\sext_ln465_3_reg_4018[7]_i_4_n_5 ,\sext_ln465_3_reg_4018[7]_i_5_n_5 ,\sext_ln465_3_reg_4018[7]_i_6_n_5 ,\sext_ln465_3_reg_4018[7]_i_7_n_5 ,zext_ln456_fu_1612_p1[1],\sext_ln465_3_reg_4018[7]_i_8_n_5 }),
        .O(K_6_fu_1622_p2[7:0]),
        .S({\sext_ln465_3_reg_4018[7]_i_9_n_5 ,\sext_ln465_3_reg_4018[7]_i_10_n_5 ,\sext_ln465_3_reg_4018[7]_i_11_n_5 ,\sext_ln465_3_reg_4018[7]_i_12_n_5 ,\sext_ln465_3_reg_4018[7]_i_13_n_5 ,\sext_ln465_3_reg_4018[7]_i_14_n_5 ,\sext_ln465_3_reg_4018[7]_i_15_n_5 ,\sext_ln465_3_reg_4018[7]_i_16_n_5 }));
  FDRE \sext_ln465_3_reg_4018_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1622_p2[8]),
        .Q(sext_ln465_3_reg_4018[8]),
        .R(1'b0));
  CARRY8 \sext_ln465_3_reg_4018_reg[8]_i_1 
       (.CI(\sext_ln465_3_reg_4018_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln465_3_reg_4018_reg[8]_i_1_CO_UNCONNECTED [7:2],\sext_ln465_3_reg_4018_reg[8]_i_1_n_11 ,\NLW_sext_ln465_3_reg_4018_reg[8]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln456_fu_1612_p1[8]}),
        .O({\NLW_sext_ln465_3_reg_4018_reg[8]_i_1_O_UNCONNECTED [7:1],K_6_fu_1622_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln465_3_reg_4018[8]_i_2_n_5 }));
  FDRE \sext_ln465_3_reg_4018_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_6_fu_1622_p2[9]),
        .Q(sext_ln465_3_reg_4018[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4013[7]_i_10 
       (.I0(g_2_reg_719__0[6]),
        .I1(empty_162_reg_777[6]),
        .I2(zext_ln450_fu_1408_p1[6]),
        .I3(\sext_ln465_reg_4013[7]_i_3_n_5 ),
        .O(\sext_ln465_reg_4013[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4013[7]_i_11 
       (.I0(g_2_reg_719__0[5]),
        .I1(empty_162_reg_777[5]),
        .I2(zext_ln450_fu_1408_p1[5]),
        .I3(\sext_ln465_reg_4013[7]_i_4_n_5 ),
        .O(\sext_ln465_reg_4013[7]_i_11_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4013[7]_i_12 
       (.I0(g_2_reg_719__0[4]),
        .I1(empty_162_reg_777[4]),
        .I2(zext_ln450_fu_1408_p1[4]),
        .I3(\sext_ln465_reg_4013[7]_i_5_n_5 ),
        .O(\sext_ln465_reg_4013[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4013[7]_i_13 
       (.I0(g_2_reg_719__0[3]),
        .I1(empty_162_reg_777[3]),
        .I2(zext_ln450_fu_1408_p1[3]),
        .I3(\sext_ln465_reg_4013[7]_i_6_n_5 ),
        .O(\sext_ln465_reg_4013[7]_i_13_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4013[7]_i_14 
       (.I0(g_2_reg_719__0[2]),
        .I1(empty_162_reg_777[2]),
        .I2(zext_ln450_fu_1408_p1[2]),
        .I3(\sext_ln465_reg_4013[7]_i_7_n_5 ),
        .O(\sext_ln465_reg_4013[7]_i_14_n_5 ));
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln465_reg_4013[7]_i_15 
       (.I0(empty_162_reg_777[1]),
        .I1(g_2_reg_719__0[1]),
        .I2(zext_ln450_fu_1408_p1[1]),
        .O(\sext_ln465_reg_4013[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln465_reg_4013[7]_i_16 
       (.I0(g_2_reg_719__0[0]),
        .I1(empty_162_reg_777[0]),
        .O(\sext_ln465_reg_4013[7]_i_16_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_4013[7]_i_2 
       (.I0(g_2_reg_719__0[6]),
        .I1(empty_162_reg_777[6]),
        .I2(zext_ln450_fu_1408_p1[6]),
        .O(\sext_ln465_reg_4013[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_4013[7]_i_3 
       (.I0(g_2_reg_719__0[5]),
        .I1(empty_162_reg_777[5]),
        .I2(zext_ln450_fu_1408_p1[5]),
        .O(\sext_ln465_reg_4013[7]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_4013[7]_i_4 
       (.I0(g_2_reg_719__0[4]),
        .I1(empty_162_reg_777[4]),
        .I2(zext_ln450_fu_1408_p1[4]),
        .O(\sext_ln465_reg_4013[7]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_4013[7]_i_5 
       (.I0(g_2_reg_719__0[3]),
        .I1(empty_162_reg_777[3]),
        .I2(zext_ln450_fu_1408_p1[3]),
        .O(\sext_ln465_reg_4013[7]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln465_reg_4013[7]_i_6 
       (.I0(g_2_reg_719__0[2]),
        .I1(empty_162_reg_777[2]),
        .I2(zext_ln450_fu_1408_p1[2]),
        .O(\sext_ln465_reg_4013[7]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln465_reg_4013[7]_i_7 
       (.I0(empty_162_reg_777[1]),
        .I1(g_2_reg_719__0[1]),
        .O(\sext_ln465_reg_4013[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_reg_4013[7]_i_8 
       (.I0(empty_162_reg_777[0]),
        .O(p_1_out));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln465_reg_4013[7]_i_9 
       (.I0(\sext_ln465_reg_4013[7]_i_2_n_5 ),
        .I1(g_2_reg_719__0[7]),
        .I2(empty_162_reg_777[7]),
        .I3(zext_ln450_fu_1408_p1[7]),
        .O(\sext_ln465_reg_4013[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln465_reg_4013[8]_i_2 
       (.I0(zext_ln450_fu_1408_p1[7]),
        .I1(empty_162_reg_777[7]),
        .I2(g_2_reg_719__0[7]),
        .I3(zext_ln450_fu_1408_p1[8]),
        .O(\sext_ln465_reg_4013[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln465_reg_4013[9]_i_1 
       (.I0(\sext_ln465_reg_4013_reg[8]_i_1_n_11 ),
        .O(K_fu_1434_p2[9]));
  FDRE \sext_ln465_reg_4013_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1434_p2[0]),
        .Q(sext_ln465_reg_4013[0]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4013_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1434_p2[1]),
        .Q(sext_ln465_reg_4013[1]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4013_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1434_p2[2]),
        .Q(sext_ln465_reg_4013[2]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4013_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1434_p2[3]),
        .Q(sext_ln465_reg_4013[3]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4013_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1434_p2[4]),
        .Q(sext_ln465_reg_4013[4]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4013_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1434_p2[5]),
        .Q(sext_ln465_reg_4013[5]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4013_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1434_p2[6]),
        .Q(sext_ln465_reg_4013[6]),
        .R(1'b0));
  FDRE \sext_ln465_reg_4013_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1434_p2[7]),
        .Q(sext_ln465_reg_4013[7]),
        .R(1'b0));
  CARRY8 \sext_ln465_reg_4013_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln465_reg_4013_reg[7]_i_1_n_5 ,\sext_ln465_reg_4013_reg[7]_i_1_n_6 ,\sext_ln465_reg_4013_reg[7]_i_1_n_7 ,\sext_ln465_reg_4013_reg[7]_i_1_n_8 ,\sext_ln465_reg_4013_reg[7]_i_1_n_9 ,\sext_ln465_reg_4013_reg[7]_i_1_n_10 ,\sext_ln465_reg_4013_reg[7]_i_1_n_11 ,\sext_ln465_reg_4013_reg[7]_i_1_n_12 }),
        .DI({\sext_ln465_reg_4013[7]_i_2_n_5 ,\sext_ln465_reg_4013[7]_i_3_n_5 ,\sext_ln465_reg_4013[7]_i_4_n_5 ,\sext_ln465_reg_4013[7]_i_5_n_5 ,\sext_ln465_reg_4013[7]_i_6_n_5 ,\sext_ln465_reg_4013[7]_i_7_n_5 ,zext_ln450_fu_1408_p1[1],p_1_out}),
        .O(K_fu_1434_p2[7:0]),
        .S({\sext_ln465_reg_4013[7]_i_9_n_5 ,\sext_ln465_reg_4013[7]_i_10_n_5 ,\sext_ln465_reg_4013[7]_i_11_n_5 ,\sext_ln465_reg_4013[7]_i_12_n_5 ,\sext_ln465_reg_4013[7]_i_13_n_5 ,\sext_ln465_reg_4013[7]_i_14_n_5 ,\sext_ln465_reg_4013[7]_i_15_n_5 ,\sext_ln465_reg_4013[7]_i_16_n_5 }));
  FDRE \sext_ln465_reg_4013_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1434_p2[8]),
        .Q(sext_ln465_reg_4013[8]),
        .R(1'b0));
  CARRY8 \sext_ln465_reg_4013_reg[8]_i_1 
       (.CI(\sext_ln465_reg_4013_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln465_reg_4013_reg[8]_i_1_CO_UNCONNECTED [7:2],\sext_ln465_reg_4013_reg[8]_i_1_n_11 ,\NLW_sext_ln465_reg_4013_reg[8]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln450_fu_1408_p1[8]}),
        .O({\NLW_sext_ln465_reg_4013_reg[8]_i_1_O_UNCONNECTED [7:1],K_fu_1434_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln465_reg_4013[8]_i_2_n_5 }));
  FDRE \sext_ln465_reg_4013_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_fu_1434_p2[9]),
        .Q(sext_ln465_reg_4013[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4033[7]_i_10 
       (.I0(g_2_reg_719__0[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[6]),
        .I2(zext_ln453_fu_1516_p1[6]),
        .I3(\sext_ln466_1_reg_4033[7]_i_3_n_5 ),
        .O(\sext_ln466_1_reg_4033[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4033[7]_i_11 
       (.I0(g_2_reg_719__0[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .I2(zext_ln453_fu_1516_p1[5]),
        .I3(\sext_ln466_1_reg_4033[7]_i_4_n_5 ),
        .O(\sext_ln466_1_reg_4033[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4033[7]_i_12 
       (.I0(g_2_reg_719__0[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .I2(zext_ln453_fu_1516_p1[4]),
        .I3(\sext_ln466_1_reg_4033[7]_i_5_n_5 ),
        .O(\sext_ln466_1_reg_4033[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4033[7]_i_13 
       (.I0(g_2_reg_719__0[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I2(zext_ln453_fu_1516_p1[3]),
        .I3(\sext_ln466_1_reg_4033[7]_i_6_n_5 ),
        .O(\sext_ln466_1_reg_4033[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4033[7]_i_14 
       (.I0(g_2_reg_719__0[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[2]),
        .I2(zext_ln453_fu_1516_p1[2]),
        .I3(\sext_ln466_1_reg_4033[7]_i_7_n_5 ),
        .O(\sext_ln466_1_reg_4033[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_1_reg_4033[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .I1(g_2_reg_719__0[1]),
        .I2(zext_ln453_fu_1516_p1[1]),
        .O(\sext_ln466_1_reg_4033[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_1_reg_4033[7]_i_16 
       (.I0(g_2_reg_719__0[0]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .O(\sext_ln466_1_reg_4033[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4033[7]_i_2 
       (.I0(g_2_reg_719__0[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[6]),
        .I2(zext_ln453_fu_1516_p1[6]),
        .O(\sext_ln466_1_reg_4033[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4033[7]_i_3 
       (.I0(g_2_reg_719__0[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[5]),
        .I2(zext_ln453_fu_1516_p1[5]),
        .O(\sext_ln466_1_reg_4033[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4033[7]_i_4 
       (.I0(g_2_reg_719__0[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[4]),
        .I2(zext_ln453_fu_1516_p1[4]),
        .O(\sext_ln466_1_reg_4033[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4033[7]_i_5 
       (.I0(g_2_reg_719__0[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[3]),
        .I2(zext_ln453_fu_1516_p1[3]),
        .O(\sext_ln466_1_reg_4033[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_1_reg_4033[7]_i_6 
       (.I0(g_2_reg_719__0[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[2]),
        .I2(zext_ln453_fu_1516_p1[2]),
        .O(\sext_ln466_1_reg_4033[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair61" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_1_reg_4033[7]_i_7 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[1]),
        .I1(g_2_reg_719__0[1]),
        .O(\sext_ln466_1_reg_4033[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_1_reg_4033[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter2_empty_155_reg_815[0]),
        .O(\sext_ln466_1_reg_4033[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_1_reg_4033[7]_i_9 
       (.I0(\sext_ln466_1_reg_4033[7]_i_2_n_5 ),
        .I1(g_2_reg_719__0[7]),
        .I2(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I3(zext_ln453_fu_1516_p1[7]),
        .O(\sext_ln466_1_reg_4033[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln466_1_reg_4033[8]_i_2 
       (.I0(zext_ln453_fu_1516_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_155_reg_815[7]),
        .I2(g_2_reg_719__0[7]),
        .I3(zext_ln453_fu_1516_p1[8]),
        .O(\sext_ln466_1_reg_4033[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_1_reg_4033[9]_i_1 
       (.I0(\sext_ln466_1_reg_4033_reg[8]_i_1_n_11 ),
        .O(K_3_fu_1530_p2[9]));
  FDRE \sext_ln466_1_reg_4033_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1530_p2[0]),
        .Q(sext_ln466_1_reg_4033[0]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4033_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1530_p2[1]),
        .Q(sext_ln466_1_reg_4033[1]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4033_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1530_p2[2]),
        .Q(sext_ln466_1_reg_4033[2]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4033_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1530_p2[3]),
        .Q(sext_ln466_1_reg_4033[3]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4033_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1530_p2[4]),
        .Q(sext_ln466_1_reg_4033[4]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4033_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1530_p2[5]),
        .Q(sext_ln466_1_reg_4033[5]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4033_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1530_p2[6]),
        .Q(sext_ln466_1_reg_4033[6]),
        .R(1'b0));
  FDRE \sext_ln466_1_reg_4033_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1530_p2[7]),
        .Q(sext_ln466_1_reg_4033[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_1_reg_4033_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_1_reg_4033_reg[7]_i_1_n_5 ,\sext_ln466_1_reg_4033_reg[7]_i_1_n_6 ,\sext_ln466_1_reg_4033_reg[7]_i_1_n_7 ,\sext_ln466_1_reg_4033_reg[7]_i_1_n_8 ,\sext_ln466_1_reg_4033_reg[7]_i_1_n_9 ,\sext_ln466_1_reg_4033_reg[7]_i_1_n_10 ,\sext_ln466_1_reg_4033_reg[7]_i_1_n_11 ,\sext_ln466_1_reg_4033_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_1_reg_4033[7]_i_2_n_5 ,\sext_ln466_1_reg_4033[7]_i_3_n_5 ,\sext_ln466_1_reg_4033[7]_i_4_n_5 ,\sext_ln466_1_reg_4033[7]_i_5_n_5 ,\sext_ln466_1_reg_4033[7]_i_6_n_5 ,\sext_ln466_1_reg_4033[7]_i_7_n_5 ,zext_ln453_fu_1516_p1[1],\sext_ln466_1_reg_4033[7]_i_8_n_5 }),
        .O(K_3_fu_1530_p2[7:0]),
        .S({\sext_ln466_1_reg_4033[7]_i_9_n_5 ,\sext_ln466_1_reg_4033[7]_i_10_n_5 ,\sext_ln466_1_reg_4033[7]_i_11_n_5 ,\sext_ln466_1_reg_4033[7]_i_12_n_5 ,\sext_ln466_1_reg_4033[7]_i_13_n_5 ,\sext_ln466_1_reg_4033[7]_i_14_n_5 ,\sext_ln466_1_reg_4033[7]_i_15_n_5 ,\sext_ln466_1_reg_4033[7]_i_16_n_5 }));
  FDRE \sext_ln466_1_reg_4033_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1530_p2[8]),
        .Q(sext_ln466_1_reg_4033[8]),
        .R(1'b0));
  CARRY8 \sext_ln466_1_reg_4033_reg[8]_i_1 
       (.CI(\sext_ln466_1_reg_4033_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_1_reg_4033_reg[8]_i_1_CO_UNCONNECTED [7:2],\sext_ln466_1_reg_4033_reg[8]_i_1_n_11 ,\NLW_sext_ln466_1_reg_4033_reg[8]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln453_fu_1516_p1[8]}),
        .O({\NLW_sext_ln466_1_reg_4033_reg[8]_i_1_O_UNCONNECTED [7:1],K_3_fu_1530_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_1_reg_4033[8]_i_2_n_5 }));
  FDRE \sext_ln466_1_reg_4033_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_3_fu_1530_p2[9]),
        .Q(sext_ln466_1_reg_4033[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4039[7]_i_10 
       (.I0(empty_128_fu_240[6]),
        .I1(g_2_reg_719__0[6]),
        .I2(zext_ln459_fu_1700_p1[6]),
        .I3(\sext_ln466_2_reg_4039[7]_i_3_n_5 ),
        .O(\sext_ln466_2_reg_4039[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4039[7]_i_11 
       (.I0(empty_128_fu_240[5]),
        .I1(g_2_reg_719__0[5]),
        .I2(zext_ln459_fu_1700_p1[5]),
        .I3(\sext_ln466_2_reg_4039[7]_i_4_n_5 ),
        .O(\sext_ln466_2_reg_4039[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4039[7]_i_12 
       (.I0(empty_128_fu_240[4]),
        .I1(g_2_reg_719__0[4]),
        .I2(zext_ln459_fu_1700_p1[4]),
        .I3(\sext_ln466_2_reg_4039[7]_i_5_n_5 ),
        .O(\sext_ln466_2_reg_4039[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4039[7]_i_13 
       (.I0(empty_128_fu_240[3]),
        .I1(g_2_reg_719__0[3]),
        .I2(zext_ln459_fu_1700_p1[3]),
        .I3(\sext_ln466_2_reg_4039[7]_i_6_n_5 ),
        .O(\sext_ln466_2_reg_4039[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4039[7]_i_14 
       (.I0(empty_128_fu_240[2]),
        .I1(g_2_reg_719__0[2]),
        .I2(zext_ln459_fu_1700_p1[2]),
        .I3(\sext_ln466_2_reg_4039[7]_i_7_n_5 ),
        .O(\sext_ln466_2_reg_4039[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_2_reg_4039[7]_i_15 
       (.I0(g_2_reg_719__0[1]),
        .I1(empty_128_fu_240[1]),
        .I2(zext_ln459_fu_1700_p1[1]),
        .O(\sext_ln466_2_reg_4039[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_2_reg_4039[7]_i_16 
       (.I0(g_2_reg_719__0[0]),
        .I1(empty_128_fu_240[0]),
        .O(\sext_ln466_2_reg_4039[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4039[7]_i_2 
       (.I0(empty_128_fu_240[6]),
        .I1(g_2_reg_719__0[6]),
        .I2(zext_ln459_fu_1700_p1[6]),
        .O(\sext_ln466_2_reg_4039[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4039[7]_i_3 
       (.I0(empty_128_fu_240[5]),
        .I1(g_2_reg_719__0[5]),
        .I2(zext_ln459_fu_1700_p1[5]),
        .O(\sext_ln466_2_reg_4039[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4039[7]_i_4 
       (.I0(empty_128_fu_240[4]),
        .I1(g_2_reg_719__0[4]),
        .I2(zext_ln459_fu_1700_p1[4]),
        .O(\sext_ln466_2_reg_4039[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4039[7]_i_5 
       (.I0(empty_128_fu_240[3]),
        .I1(g_2_reg_719__0[3]),
        .I2(zext_ln459_fu_1700_p1[3]),
        .O(\sext_ln466_2_reg_4039[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_2_reg_4039[7]_i_6 
       (.I0(empty_128_fu_240[2]),
        .I1(g_2_reg_719__0[2]),
        .I2(zext_ln459_fu_1700_p1[2]),
        .O(\sext_ln466_2_reg_4039[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair60" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_2_reg_4039[7]_i_7 
       (.I0(g_2_reg_719__0[1]),
        .I1(empty_128_fu_240[1]),
        .O(\sext_ln466_2_reg_4039[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_2_reg_4039[7]_i_8 
       (.I0(g_2_reg_719__0[0]),
        .O(\sext_ln466_2_reg_4039[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_2_reg_4039[7]_i_9 
       (.I0(\sext_ln466_2_reg_4039[7]_i_2_n_5 ),
        .I1(g_2_reg_719__0[7]),
        .I2(empty_128_fu_240[7]),
        .I3(zext_ln459_fu_1700_p1[7]),
        .O(\sext_ln466_2_reg_4039[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln466_2_reg_4039[8]_i_2 
       (.I0(zext_ln459_fu_1700_p1[7]),
        .I1(g_2_reg_719__0[7]),
        .I2(empty_128_fu_240[7]),
        .I3(zext_ln459_fu_1700_p1[8]),
        .O(\sext_ln466_2_reg_4039[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_2_reg_4039[9]_i_1 
       (.I0(\sext_ln466_2_reg_4039_reg[8]_i_1_n_11 ),
        .O(K_9_fu_1714_p2[9]));
  FDRE \sext_ln466_2_reg_4039_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1714_p2[0]),
        .Q(sext_ln466_2_reg_4039[0]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4039_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1714_p2[1]),
        .Q(sext_ln466_2_reg_4039[1]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4039_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1714_p2[2]),
        .Q(sext_ln466_2_reg_4039[2]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4039_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1714_p2[3]),
        .Q(sext_ln466_2_reg_4039[3]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4039_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1714_p2[4]),
        .Q(sext_ln466_2_reg_4039[4]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4039_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1714_p2[5]),
        .Q(sext_ln466_2_reg_4039[5]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4039_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1714_p2[6]),
        .Q(sext_ln466_2_reg_4039[6]),
        .R(1'b0));
  FDRE \sext_ln466_2_reg_4039_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1714_p2[7]),
        .Q(sext_ln466_2_reg_4039[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_2_reg_4039_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_2_reg_4039_reg[7]_i_1_n_5 ,\sext_ln466_2_reg_4039_reg[7]_i_1_n_6 ,\sext_ln466_2_reg_4039_reg[7]_i_1_n_7 ,\sext_ln466_2_reg_4039_reg[7]_i_1_n_8 ,\sext_ln466_2_reg_4039_reg[7]_i_1_n_9 ,\sext_ln466_2_reg_4039_reg[7]_i_1_n_10 ,\sext_ln466_2_reg_4039_reg[7]_i_1_n_11 ,\sext_ln466_2_reg_4039_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_2_reg_4039[7]_i_2_n_5 ,\sext_ln466_2_reg_4039[7]_i_3_n_5 ,\sext_ln466_2_reg_4039[7]_i_4_n_5 ,\sext_ln466_2_reg_4039[7]_i_5_n_5 ,\sext_ln466_2_reg_4039[7]_i_6_n_5 ,\sext_ln466_2_reg_4039[7]_i_7_n_5 ,zext_ln459_fu_1700_p1[1],\sext_ln466_2_reg_4039[7]_i_8_n_5 }),
        .O(K_9_fu_1714_p2[7:0]),
        .S({\sext_ln466_2_reg_4039[7]_i_9_n_5 ,\sext_ln466_2_reg_4039[7]_i_10_n_5 ,\sext_ln466_2_reg_4039[7]_i_11_n_5 ,\sext_ln466_2_reg_4039[7]_i_12_n_5 ,\sext_ln466_2_reg_4039[7]_i_13_n_5 ,\sext_ln466_2_reg_4039[7]_i_14_n_5 ,\sext_ln466_2_reg_4039[7]_i_15_n_5 ,\sext_ln466_2_reg_4039[7]_i_16_n_5 }));
  FDRE \sext_ln466_2_reg_4039_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1714_p2[8]),
        .Q(sext_ln466_2_reg_4039[8]),
        .R(1'b0));
  CARRY8 \sext_ln466_2_reg_4039_reg[8]_i_1 
       (.CI(\sext_ln466_2_reg_4039_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_2_reg_4039_reg[8]_i_1_CO_UNCONNECTED [7:2],\sext_ln466_2_reg_4039_reg[8]_i_1_n_11 ,\NLW_sext_ln466_2_reg_4039_reg[8]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln459_fu_1700_p1[8]}),
        .O({\NLW_sext_ln466_2_reg_4039_reg[8]_i_1_O_UNCONNECTED [7:1],K_9_fu_1714_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_2_reg_4039[8]_i_2_n_5 }));
  FDRE \sext_ln466_2_reg_4039_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_9_fu_1714_p2[9]),
        .Q(sext_ln466_2_reg_4039[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4045[7]_i_10 
       (.I0(\empty_126_fu_232_reg_n_5_[6] ),
        .I1(empty_162_reg_777[6]),
        .I2(zext_ln461_fu_1760_p1[6]),
        .I3(\sext_ln466_3_reg_4045[7]_i_3_n_5 ),
        .O(\sext_ln466_3_reg_4045[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4045[7]_i_11 
       (.I0(\empty_126_fu_232_reg_n_5_[5] ),
        .I1(empty_162_reg_777[5]),
        .I2(zext_ln461_fu_1760_p1[5]),
        .I3(\sext_ln466_3_reg_4045[7]_i_4_n_5 ),
        .O(\sext_ln466_3_reg_4045[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4045[7]_i_12 
       (.I0(\empty_126_fu_232_reg_n_5_[4] ),
        .I1(empty_162_reg_777[4]),
        .I2(zext_ln461_fu_1760_p1[4]),
        .I3(\sext_ln466_3_reg_4045[7]_i_5_n_5 ),
        .O(\sext_ln466_3_reg_4045[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4045[7]_i_13 
       (.I0(\empty_126_fu_232_reg_n_5_[3] ),
        .I1(empty_162_reg_777[3]),
        .I2(zext_ln461_fu_1760_p1[3]),
        .I3(\sext_ln466_3_reg_4045[7]_i_6_n_5 ),
        .O(\sext_ln466_3_reg_4045[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4045[7]_i_14 
       (.I0(\empty_126_fu_232_reg_n_5_[2] ),
        .I1(empty_162_reg_777[2]),
        .I2(zext_ln461_fu_1760_p1[2]),
        .I3(\sext_ln466_3_reg_4045[7]_i_7_n_5 ),
        .O(\sext_ln466_3_reg_4045[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_3_reg_4045[7]_i_15 
       (.I0(empty_162_reg_777[1]),
        .I1(\empty_126_fu_232_reg_n_5_[1] ),
        .I2(zext_ln461_fu_1760_p1[1]),
        .O(\sext_ln466_3_reg_4045[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_3_reg_4045[7]_i_16 
       (.I0(empty_162_reg_777[0]),
        .I1(\empty_126_fu_232_reg_n_5_[0] ),
        .O(\sext_ln466_3_reg_4045[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4045[7]_i_2 
       (.I0(\empty_126_fu_232_reg_n_5_[6] ),
        .I1(empty_162_reg_777[6]),
        .I2(zext_ln461_fu_1760_p1[6]),
        .O(\sext_ln466_3_reg_4045[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4045[7]_i_3 
       (.I0(\empty_126_fu_232_reg_n_5_[5] ),
        .I1(empty_162_reg_777[5]),
        .I2(zext_ln461_fu_1760_p1[5]),
        .O(\sext_ln466_3_reg_4045[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4045[7]_i_4 
       (.I0(\empty_126_fu_232_reg_n_5_[4] ),
        .I1(empty_162_reg_777[4]),
        .I2(zext_ln461_fu_1760_p1[4]),
        .O(\sext_ln466_3_reg_4045[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4045[7]_i_5 
       (.I0(\empty_126_fu_232_reg_n_5_[3] ),
        .I1(empty_162_reg_777[3]),
        .I2(zext_ln461_fu_1760_p1[3]),
        .O(\sext_ln466_3_reg_4045[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_3_reg_4045[7]_i_6 
       (.I0(\empty_126_fu_232_reg_n_5_[2] ),
        .I1(empty_162_reg_777[2]),
        .I2(zext_ln461_fu_1760_p1[2]),
        .O(\sext_ln466_3_reg_4045[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair59" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_3_reg_4045[7]_i_7 
       (.I0(empty_162_reg_777[1]),
        .I1(\empty_126_fu_232_reg_n_5_[1] ),
        .O(\sext_ln466_3_reg_4045[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_3_reg_4045[7]_i_8 
       (.I0(empty_162_reg_777[0]),
        .O(\sext_ln466_3_reg_4045[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_3_reg_4045[7]_i_9 
       (.I0(\sext_ln466_3_reg_4045[7]_i_2_n_5 ),
        .I1(empty_162_reg_777[7]),
        .I2(\empty_126_fu_232_reg_n_5_[7] ),
        .I3(zext_ln461_fu_1760_p1[7]),
        .O(\sext_ln466_3_reg_4045[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln466_3_reg_4045[8]_i_2 
       (.I0(zext_ln461_fu_1760_p1[7]),
        .I1(empty_162_reg_777[7]),
        .I2(\empty_126_fu_232_reg_n_5_[7] ),
        .I3(zext_ln461_fu_1760_p1[8]),
        .O(\sext_ln466_3_reg_4045[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_3_reg_4045[9]_i_1 
       (.I0(\sext_ln466_3_reg_4045_reg[8]_i_1_n_11 ),
        .O(K_11_fu_1774_p2[9]));
  FDRE \sext_ln466_3_reg_4045_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1774_p2[0]),
        .Q(sext_ln466_3_reg_4045[0]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4045_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1774_p2[1]),
        .Q(sext_ln466_3_reg_4045[1]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4045_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1774_p2[2]),
        .Q(sext_ln466_3_reg_4045[2]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4045_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1774_p2[3]),
        .Q(sext_ln466_3_reg_4045[3]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4045_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1774_p2[4]),
        .Q(sext_ln466_3_reg_4045[4]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4045_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1774_p2[5]),
        .Q(sext_ln466_3_reg_4045[5]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4045_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1774_p2[6]),
        .Q(sext_ln466_3_reg_4045[6]),
        .R(1'b0));
  FDRE \sext_ln466_3_reg_4045_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1774_p2[7]),
        .Q(sext_ln466_3_reg_4045[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_3_reg_4045_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_3_reg_4045_reg[7]_i_1_n_5 ,\sext_ln466_3_reg_4045_reg[7]_i_1_n_6 ,\sext_ln466_3_reg_4045_reg[7]_i_1_n_7 ,\sext_ln466_3_reg_4045_reg[7]_i_1_n_8 ,\sext_ln466_3_reg_4045_reg[7]_i_1_n_9 ,\sext_ln466_3_reg_4045_reg[7]_i_1_n_10 ,\sext_ln466_3_reg_4045_reg[7]_i_1_n_11 ,\sext_ln466_3_reg_4045_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_3_reg_4045[7]_i_2_n_5 ,\sext_ln466_3_reg_4045[7]_i_3_n_5 ,\sext_ln466_3_reg_4045[7]_i_4_n_5 ,\sext_ln466_3_reg_4045[7]_i_5_n_5 ,\sext_ln466_3_reg_4045[7]_i_6_n_5 ,\sext_ln466_3_reg_4045[7]_i_7_n_5 ,zext_ln461_fu_1760_p1[1],\sext_ln466_3_reg_4045[7]_i_8_n_5 }),
        .O(K_11_fu_1774_p2[7:0]),
        .S({\sext_ln466_3_reg_4045[7]_i_9_n_5 ,\sext_ln466_3_reg_4045[7]_i_10_n_5 ,\sext_ln466_3_reg_4045[7]_i_11_n_5 ,\sext_ln466_3_reg_4045[7]_i_12_n_5 ,\sext_ln466_3_reg_4045[7]_i_13_n_5 ,\sext_ln466_3_reg_4045[7]_i_14_n_5 ,\sext_ln466_3_reg_4045[7]_i_15_n_5 ,\sext_ln466_3_reg_4045[7]_i_16_n_5 }));
  FDRE \sext_ln466_3_reg_4045_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1774_p2[8]),
        .Q(sext_ln466_3_reg_4045[8]),
        .R(1'b0));
  CARRY8 \sext_ln466_3_reg_4045_reg[8]_i_1 
       (.CI(\sext_ln466_3_reg_4045_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_3_reg_4045_reg[8]_i_1_CO_UNCONNECTED [7:2],\sext_ln466_3_reg_4045_reg[8]_i_1_n_11 ,\NLW_sext_ln466_3_reg_4045_reg[8]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln461_fu_1760_p1[8]}),
        .O({\NLW_sext_ln466_3_reg_4045_reg[8]_i_1_O_UNCONNECTED [7:1],K_11_fu_1774_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_3_reg_4045[8]_i_2_n_5 }));
  FDRE \sext_ln466_3_reg_4045_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_11_fu_1774_p2[9]),
        .Q(sext_ln466_3_reg_4045[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4028[7]_i_10 
       (.I0(empty_162_reg_777[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[6]),
        .I2(zext_ln451_fu_1448_p1[6]),
        .I3(\sext_ln466_reg_4028[7]_i_3_n_5 ),
        .O(\sext_ln466_reg_4028[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4028[7]_i_11 
       (.I0(empty_162_reg_777[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[5]),
        .I2(zext_ln451_fu_1448_p1[5]),
        .I3(\sext_ln466_reg_4028[7]_i_4_n_5 ),
        .O(\sext_ln466_reg_4028[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4028[7]_i_12 
       (.I0(empty_162_reg_777[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[4]),
        .I2(zext_ln451_fu_1448_p1[4]),
        .I3(\sext_ln466_reg_4028[7]_i_5_n_5 ),
        .O(\sext_ln466_reg_4028[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4028[7]_i_13 
       (.I0(empty_162_reg_777[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[3]),
        .I2(zext_ln451_fu_1448_p1[3]),
        .I3(\sext_ln466_reg_4028[7]_i_6_n_5 ),
        .O(\sext_ln466_reg_4028[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4028[7]_i_14 
       (.I0(empty_162_reg_777[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[2]),
        .I2(zext_ln451_fu_1448_p1[2]),
        .I3(\sext_ln466_reg_4028[7]_i_7_n_5 ),
        .O(\sext_ln466_reg_4028[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln466_reg_4028[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter2_empty_163_reg_833[1]),
        .I1(empty_162_reg_777[1]),
        .I2(zext_ln451_fu_1448_p1[1]),
        .O(\sext_ln466_reg_4028[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln466_reg_4028[7]_i_16 
       (.I0(ap_phi_reg_pp0_iter2_empty_163_reg_833[0]),
        .I1(empty_162_reg_777[0]),
        .O(\sext_ln466_reg_4028[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4028[7]_i_2 
       (.I0(empty_162_reg_777[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[6]),
        .I2(zext_ln451_fu_1448_p1[6]),
        .O(\sext_ln466_reg_4028[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4028[7]_i_3 
       (.I0(empty_162_reg_777[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[5]),
        .I2(zext_ln451_fu_1448_p1[5]),
        .O(\sext_ln466_reg_4028[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4028[7]_i_4 
       (.I0(empty_162_reg_777[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[4]),
        .I2(zext_ln451_fu_1448_p1[4]),
        .O(\sext_ln466_reg_4028[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4028[7]_i_5 
       (.I0(empty_162_reg_777[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[3]),
        .I2(zext_ln451_fu_1448_p1[3]),
        .O(\sext_ln466_reg_4028[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln466_reg_4028[7]_i_6 
       (.I0(empty_162_reg_777[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[2]),
        .I2(zext_ln451_fu_1448_p1[2]),
        .O(\sext_ln466_reg_4028[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair58" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln466_reg_4028[7]_i_7 
       (.I0(ap_phi_reg_pp0_iter2_empty_163_reg_833[1]),
        .I1(empty_162_reg_777[1]),
        .O(\sext_ln466_reg_4028[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_reg_4028[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter2_empty_163_reg_833[0]),
        .O(\sext_ln466_reg_4028[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln466_reg_4028[7]_i_9 
       (.I0(\sext_ln466_reg_4028[7]_i_2_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[7]),
        .I2(empty_162_reg_777[7]),
        .I3(zext_ln451_fu_1448_p1[7]),
        .O(\sext_ln466_reg_4028[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln466_reg_4028[8]_i_2 
       (.I0(zext_ln451_fu_1448_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_163_reg_833[7]),
        .I2(empty_162_reg_777[7]),
        .I3(zext_ln451_fu_1448_p1[8]),
        .O(\sext_ln466_reg_4028[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln466_reg_4028[9]_i_1 
       (.I0(\sext_ln466_reg_4028_reg[8]_i_1_n_11 ),
        .O(K_1_fu_1470_p2[9]));
  FDRE \sext_ln466_reg_4028_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1470_p2[0]),
        .Q(sext_ln466_reg_4028[0]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4028_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1470_p2[1]),
        .Q(sext_ln466_reg_4028[1]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4028_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1470_p2[2]),
        .Q(sext_ln466_reg_4028[2]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4028_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1470_p2[3]),
        .Q(sext_ln466_reg_4028[3]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4028_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1470_p2[4]),
        .Q(sext_ln466_reg_4028[4]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4028_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1470_p2[5]),
        .Q(sext_ln466_reg_4028[5]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4028_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1470_p2[6]),
        .Q(sext_ln466_reg_4028[6]),
        .R(1'b0));
  FDRE \sext_ln466_reg_4028_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1470_p2[7]),
        .Q(sext_ln466_reg_4028[7]),
        .R(1'b0));
  CARRY8 \sext_ln466_reg_4028_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln466_reg_4028_reg[7]_i_1_n_5 ,\sext_ln466_reg_4028_reg[7]_i_1_n_6 ,\sext_ln466_reg_4028_reg[7]_i_1_n_7 ,\sext_ln466_reg_4028_reg[7]_i_1_n_8 ,\sext_ln466_reg_4028_reg[7]_i_1_n_9 ,\sext_ln466_reg_4028_reg[7]_i_1_n_10 ,\sext_ln466_reg_4028_reg[7]_i_1_n_11 ,\sext_ln466_reg_4028_reg[7]_i_1_n_12 }),
        .DI({\sext_ln466_reg_4028[7]_i_2_n_5 ,\sext_ln466_reg_4028[7]_i_3_n_5 ,\sext_ln466_reg_4028[7]_i_4_n_5 ,\sext_ln466_reg_4028[7]_i_5_n_5 ,\sext_ln466_reg_4028[7]_i_6_n_5 ,\sext_ln466_reg_4028[7]_i_7_n_5 ,zext_ln451_fu_1448_p1[1],\sext_ln466_reg_4028[7]_i_8_n_5 }),
        .O(K_1_fu_1470_p2[7:0]),
        .S({\sext_ln466_reg_4028[7]_i_9_n_5 ,\sext_ln466_reg_4028[7]_i_10_n_5 ,\sext_ln466_reg_4028[7]_i_11_n_5 ,\sext_ln466_reg_4028[7]_i_12_n_5 ,\sext_ln466_reg_4028[7]_i_13_n_5 ,\sext_ln466_reg_4028[7]_i_14_n_5 ,\sext_ln466_reg_4028[7]_i_15_n_5 ,\sext_ln466_reg_4028[7]_i_16_n_5 }));
  FDRE \sext_ln466_reg_4028_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1470_p2[8]),
        .Q(sext_ln466_reg_4028[8]),
        .R(1'b0));
  CARRY8 \sext_ln466_reg_4028_reg[8]_i_1 
       (.CI(\sext_ln466_reg_4028_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln466_reg_4028_reg[8]_i_1_CO_UNCONNECTED [7:2],\sext_ln466_reg_4028_reg[8]_i_1_n_11 ,\NLW_sext_ln466_reg_4028_reg[8]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln451_fu_1448_p1[8]}),
        .O({\NLW_sext_ln466_reg_4028_reg[8]_i_1_O_UNCONNECTED [7:1],K_1_fu_1470_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln466_reg_4028[8]_i_2_n_5 }));
  FDRE \sext_ln466_reg_4028_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_1_fu_1470_p2[9]),
        .Q(sext_ln466_reg_4028[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4061[7]_i_10 
       (.I0(empty_130_fu_248__0[6]),
        .I1(empty_147_reg_661[6]),
        .I2(zext_ln457_fu_1636_p1[6]),
        .I3(\sext_ln467_1_reg_4061[7]_i_3_n_5 ),
        .O(\sext_ln467_1_reg_4061[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4061[7]_i_11 
       (.I0(empty_130_fu_248__0[5]),
        .I1(empty_147_reg_661[5]),
        .I2(zext_ln457_fu_1636_p1[5]),
        .I3(\sext_ln467_1_reg_4061[7]_i_4_n_5 ),
        .O(\sext_ln467_1_reg_4061[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4061[7]_i_12 
       (.I0(empty_130_fu_248__0[4]),
        .I1(empty_147_reg_661[4]),
        .I2(zext_ln457_fu_1636_p1[4]),
        .I3(\sext_ln467_1_reg_4061[7]_i_5_n_5 ),
        .O(\sext_ln467_1_reg_4061[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4061[7]_i_13 
       (.I0(empty_130_fu_248__0[3]),
        .I1(empty_147_reg_661[3]),
        .I2(zext_ln457_fu_1636_p1[3]),
        .I3(\sext_ln467_1_reg_4061[7]_i_6_n_5 ),
        .O(\sext_ln467_1_reg_4061[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4061[7]_i_14 
       (.I0(empty_130_fu_248__0[2]),
        .I1(empty_147_reg_661[2]),
        .I2(zext_ln457_fu_1636_p1[2]),
        .I3(\sext_ln467_1_reg_4061[7]_i_7_n_5 ),
        .O(\sext_ln467_1_reg_4061[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln467_1_reg_4061[7]_i_15 
       (.I0(empty_147_reg_661[1]),
        .I1(empty_130_fu_248__0[1]),
        .I2(zext_ln457_fu_1636_p1[1]),
        .O(\sext_ln467_1_reg_4061[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln467_1_reg_4061[7]_i_16 
       (.I0(empty_147_reg_661[0]),
        .I1(empty_130_fu_248__0[0]),
        .O(\sext_ln467_1_reg_4061[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4061[7]_i_2 
       (.I0(empty_130_fu_248__0[6]),
        .I1(empty_147_reg_661[6]),
        .I2(zext_ln457_fu_1636_p1[6]),
        .O(\sext_ln467_1_reg_4061[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4061[7]_i_3 
       (.I0(empty_130_fu_248__0[5]),
        .I1(empty_147_reg_661[5]),
        .I2(zext_ln457_fu_1636_p1[5]),
        .O(\sext_ln467_1_reg_4061[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4061[7]_i_4 
       (.I0(empty_130_fu_248__0[4]),
        .I1(empty_147_reg_661[4]),
        .I2(zext_ln457_fu_1636_p1[4]),
        .O(\sext_ln467_1_reg_4061[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4061[7]_i_5 
       (.I0(empty_130_fu_248__0[3]),
        .I1(empty_147_reg_661[3]),
        .I2(zext_ln457_fu_1636_p1[3]),
        .O(\sext_ln467_1_reg_4061[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_1_reg_4061[7]_i_6 
       (.I0(empty_130_fu_248__0[2]),
        .I1(empty_147_reg_661[2]),
        .I2(zext_ln457_fu_1636_p1[2]),
        .O(\sext_ln467_1_reg_4061[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair62" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln467_1_reg_4061[7]_i_7 
       (.I0(empty_147_reg_661[1]),
        .I1(empty_130_fu_248__0[1]),
        .O(\sext_ln467_1_reg_4061[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_1_reg_4061[7]_i_8 
       (.I0(empty_147_reg_661[0]),
        .O(\sext_ln467_1_reg_4061[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_1_reg_4061[7]_i_9 
       (.I0(\sext_ln467_1_reg_4061[7]_i_2_n_5 ),
        .I1(empty_147_reg_661[7]),
        .I2(empty_130_fu_248__0[7]),
        .I3(zext_ln457_fu_1636_p1[7]),
        .O(\sext_ln467_1_reg_4061[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln467_1_reg_4061[8]_i_2 
       (.I0(zext_ln457_fu_1636_p1[7]),
        .I1(empty_147_reg_661[7]),
        .I2(empty_130_fu_248__0[7]),
        .I3(zext_ln457_fu_1636_p1[8]),
        .O(\sext_ln467_1_reg_4061[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_1_reg_4061[9]_i_1 
       (.I0(\sext_ln467_1_reg_4061_reg[8]_i_1_n_11 ),
        .O(K_7_fu_1654_p2[9]));
  FDRE \sext_ln467_1_reg_4061_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1654_p2[0]),
        .Q(sext_ln467_1_reg_4061[0]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4061_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1654_p2[1]),
        .Q(sext_ln467_1_reg_4061[1]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4061_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1654_p2[2]),
        .Q(sext_ln467_1_reg_4061[2]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4061_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1654_p2[3]),
        .Q(sext_ln467_1_reg_4061[3]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4061_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1654_p2[4]),
        .Q(sext_ln467_1_reg_4061[4]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4061_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1654_p2[5]),
        .Q(sext_ln467_1_reg_4061[5]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4061_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1654_p2[6]),
        .Q(sext_ln467_1_reg_4061[6]),
        .R(1'b0));
  FDRE \sext_ln467_1_reg_4061_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1654_p2[7]),
        .Q(sext_ln467_1_reg_4061[7]),
        .R(1'b0));
  CARRY8 \sext_ln467_1_reg_4061_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln467_1_reg_4061_reg[7]_i_1_n_5 ,\sext_ln467_1_reg_4061_reg[7]_i_1_n_6 ,\sext_ln467_1_reg_4061_reg[7]_i_1_n_7 ,\sext_ln467_1_reg_4061_reg[7]_i_1_n_8 ,\sext_ln467_1_reg_4061_reg[7]_i_1_n_9 ,\sext_ln467_1_reg_4061_reg[7]_i_1_n_10 ,\sext_ln467_1_reg_4061_reg[7]_i_1_n_11 ,\sext_ln467_1_reg_4061_reg[7]_i_1_n_12 }),
        .DI({\sext_ln467_1_reg_4061[7]_i_2_n_5 ,\sext_ln467_1_reg_4061[7]_i_3_n_5 ,\sext_ln467_1_reg_4061[7]_i_4_n_5 ,\sext_ln467_1_reg_4061[7]_i_5_n_5 ,\sext_ln467_1_reg_4061[7]_i_6_n_5 ,\sext_ln467_1_reg_4061[7]_i_7_n_5 ,zext_ln457_fu_1636_p1[1],\sext_ln467_1_reg_4061[7]_i_8_n_5 }),
        .O(K_7_fu_1654_p2[7:0]),
        .S({\sext_ln467_1_reg_4061[7]_i_9_n_5 ,\sext_ln467_1_reg_4061[7]_i_10_n_5 ,\sext_ln467_1_reg_4061[7]_i_11_n_5 ,\sext_ln467_1_reg_4061[7]_i_12_n_5 ,\sext_ln467_1_reg_4061[7]_i_13_n_5 ,\sext_ln467_1_reg_4061[7]_i_14_n_5 ,\sext_ln467_1_reg_4061[7]_i_15_n_5 ,\sext_ln467_1_reg_4061[7]_i_16_n_5 }));
  FDRE \sext_ln467_1_reg_4061_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1654_p2[8]),
        .Q(sext_ln467_1_reg_4061[8]),
        .R(1'b0));
  CARRY8 \sext_ln467_1_reg_4061_reg[8]_i_1 
       (.CI(\sext_ln467_1_reg_4061_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln467_1_reg_4061_reg[8]_i_1_CO_UNCONNECTED [7:2],\sext_ln467_1_reg_4061_reg[8]_i_1_n_11 ,\NLW_sext_ln467_1_reg_4061_reg[8]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln457_fu_1636_p1[8]}),
        .O({\NLW_sext_ln467_1_reg_4061_reg[8]_i_1_O_UNCONNECTED [7:1],K_7_fu_1654_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln467_1_reg_4061[8]_i_2_n_5 }));
  FDRE \sext_ln467_1_reg_4061_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_7_fu_1654_p2[9]),
        .Q(sext_ln467_1_reg_4061[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4056[7]_i_10 
       (.I0(empty_147_reg_661[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[6]),
        .I2(zext_ln455_fu_1576_p1[6]),
        .I3(\sext_ln467_reg_4056[7]_i_3_n_5 ),
        .O(\sext_ln467_reg_4056[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4056[7]_i_11 
       (.I0(empty_147_reg_661[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[5]),
        .I2(zext_ln455_fu_1576_p1[5]),
        .I3(\sext_ln467_reg_4056[7]_i_4_n_5 ),
        .O(\sext_ln467_reg_4056[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4056[7]_i_12 
       (.I0(empty_147_reg_661[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[4]),
        .I2(zext_ln455_fu_1576_p1[4]),
        .I3(\sext_ln467_reg_4056[7]_i_5_n_5 ),
        .O(\sext_ln467_reg_4056[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4056[7]_i_13 
       (.I0(empty_147_reg_661[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[3]),
        .I2(zext_ln455_fu_1576_p1[3]),
        .I3(\sext_ln467_reg_4056[7]_i_6_n_5 ),
        .O(\sext_ln467_reg_4056[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4056[7]_i_14 
       (.I0(empty_147_reg_661[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[2]),
        .I2(zext_ln455_fu_1576_p1[2]),
        .I3(\sext_ln467_reg_4056[7]_i_7_n_5 ),
        .O(\sext_ln467_reg_4056[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln467_reg_4056[7]_i_15 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[1]),
        .I1(empty_147_reg_661[1]),
        .I2(zext_ln455_fu_1576_p1[1]),
        .O(\sext_ln467_reg_4056[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln467_reg_4056[7]_i_16 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[0]),
        .I1(empty_147_reg_661[0]),
        .O(\sext_ln467_reg_4056[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4056[7]_i_2 
       (.I0(empty_147_reg_661[6]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[6]),
        .I2(zext_ln455_fu_1576_p1[6]),
        .O(\sext_ln467_reg_4056[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4056[7]_i_3 
       (.I0(empty_147_reg_661[5]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[5]),
        .I2(zext_ln455_fu_1576_p1[5]),
        .O(\sext_ln467_reg_4056[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4056[7]_i_4 
       (.I0(empty_147_reg_661[4]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[4]),
        .I2(zext_ln455_fu_1576_p1[4]),
        .O(\sext_ln467_reg_4056[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4056[7]_i_5 
       (.I0(empty_147_reg_661[3]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[3]),
        .I2(zext_ln455_fu_1576_p1[3]),
        .O(\sext_ln467_reg_4056[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln467_reg_4056[7]_i_6 
       (.I0(empty_147_reg_661[2]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[2]),
        .I2(zext_ln455_fu_1576_p1[2]),
        .O(\sext_ln467_reg_4056[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair63" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln467_reg_4056[7]_i_7 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[1]),
        .I1(empty_147_reg_661[1]),
        .O(\sext_ln467_reg_4056[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_reg_4056[7]_i_8 
       (.I0(ap_phi_reg_pp0_iter2_empty_148_reg_797[0]),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln467_reg_4056[7]_i_9 
       (.I0(\sext_ln467_reg_4056[7]_i_2_n_5 ),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[7]),
        .I2(empty_147_reg_661[7]),
        .I3(zext_ln455_fu_1576_p1[7]),
        .O(\sext_ln467_reg_4056[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln467_reg_4056[8]_i_2 
       (.I0(zext_ln455_fu_1576_p1[7]),
        .I1(ap_phi_reg_pp0_iter2_empty_148_reg_797[7]),
        .I2(empty_147_reg_661[7]),
        .I3(zext_ln455_fu_1576_p1[8]),
        .O(\sext_ln467_reg_4056[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln467_reg_4056[9]_i_1 
       (.I0(\sext_ln467_reg_4056_reg[8]_i_1_n_11 ),
        .O(K_5_fu_1598_p2[9]));
  FDRE \sext_ln467_reg_4056_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1598_p2[0]),
        .Q(sext_ln467_reg_4056[0]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4056_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1598_p2[1]),
        .Q(sext_ln467_reg_4056[1]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4056_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1598_p2[2]),
        .Q(sext_ln467_reg_4056[2]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4056_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1598_p2[3]),
        .Q(sext_ln467_reg_4056[3]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4056_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1598_p2[4]),
        .Q(sext_ln467_reg_4056[4]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4056_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1598_p2[5]),
        .Q(sext_ln467_reg_4056[5]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4056_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1598_p2[6]),
        .Q(sext_ln467_reg_4056[6]),
        .R(1'b0));
  FDRE \sext_ln467_reg_4056_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1598_p2[7]),
        .Q(sext_ln467_reg_4056[7]),
        .R(1'b0));
  CARRY8 \sext_ln467_reg_4056_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln467_reg_4056_reg[7]_i_1_n_5 ,\sext_ln467_reg_4056_reg[7]_i_1_n_6 ,\sext_ln467_reg_4056_reg[7]_i_1_n_7 ,\sext_ln467_reg_4056_reg[7]_i_1_n_8 ,\sext_ln467_reg_4056_reg[7]_i_1_n_9 ,\sext_ln467_reg_4056_reg[7]_i_1_n_10 ,\sext_ln467_reg_4056_reg[7]_i_1_n_11 ,\sext_ln467_reg_4056_reg[7]_i_1_n_12 }),
        .DI({\sext_ln467_reg_4056[7]_i_2_n_5 ,\sext_ln467_reg_4056[7]_i_3_n_5 ,\sext_ln467_reg_4056[7]_i_4_n_5 ,\sext_ln467_reg_4056[7]_i_5_n_5 ,\sext_ln467_reg_4056[7]_i_6_n_5 ,\sext_ln467_reg_4056[7]_i_7_n_5 ,zext_ln455_fu_1576_p1[1],p_1_in}),
        .O(K_5_fu_1598_p2[7:0]),
        .S({\sext_ln467_reg_4056[7]_i_9_n_5 ,\sext_ln467_reg_4056[7]_i_10_n_5 ,\sext_ln467_reg_4056[7]_i_11_n_5 ,\sext_ln467_reg_4056[7]_i_12_n_5 ,\sext_ln467_reg_4056[7]_i_13_n_5 ,\sext_ln467_reg_4056[7]_i_14_n_5 ,\sext_ln467_reg_4056[7]_i_15_n_5 ,\sext_ln467_reg_4056[7]_i_16_n_5 }));
  FDRE \sext_ln467_reg_4056_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1598_p2[8]),
        .Q(sext_ln467_reg_4056[8]),
        .R(1'b0));
  CARRY8 \sext_ln467_reg_4056_reg[8]_i_1 
       (.CI(\sext_ln467_reg_4056_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln467_reg_4056_reg[8]_i_1_CO_UNCONNECTED [7:2],\sext_ln467_reg_4056_reg[8]_i_1_n_11 ,\NLW_sext_ln467_reg_4056_reg[8]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln455_fu_1576_p1[8]}),
        .O({\NLW_sext_ln467_reg_4056_reg[8]_i_1_O_UNCONNECTED [7:1],K_5_fu_1598_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln467_reg_4056[8]_i_2_n_5 }));
  FDRE \sext_ln467_reg_4056_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_5_fu_1598_p2[9]),
        .Q(sext_ln467_reg_4056[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4077[7]_i_10 
       (.I0(\empty_126_fu_232_reg_n_5_[6] ),
        .I1(empty_128_fu_240[6]),
        .I2(zext_ln460_fu_1728_p1[6]),
        .I3(\sext_ln468_1_reg_4077[7]_i_3_n_5 ),
        .O(\sext_ln468_1_reg_4077[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4077[7]_i_11 
       (.I0(\empty_126_fu_232_reg_n_5_[5] ),
        .I1(empty_128_fu_240[5]),
        .I2(zext_ln460_fu_1728_p1[5]),
        .I3(\sext_ln468_1_reg_4077[7]_i_4_n_5 ),
        .O(\sext_ln468_1_reg_4077[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4077[7]_i_12 
       (.I0(\empty_126_fu_232_reg_n_5_[4] ),
        .I1(empty_128_fu_240[4]),
        .I2(zext_ln460_fu_1728_p1[4]),
        .I3(\sext_ln468_1_reg_4077[7]_i_5_n_5 ),
        .O(\sext_ln468_1_reg_4077[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4077[7]_i_13 
       (.I0(\empty_126_fu_232_reg_n_5_[3] ),
        .I1(empty_128_fu_240[3]),
        .I2(zext_ln460_fu_1728_p1[3]),
        .I3(\sext_ln468_1_reg_4077[7]_i_6_n_5 ),
        .O(\sext_ln468_1_reg_4077[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4077[7]_i_14 
       (.I0(\empty_126_fu_232_reg_n_5_[2] ),
        .I1(empty_128_fu_240[2]),
        .I2(zext_ln460_fu_1728_p1[2]),
        .I3(\sext_ln468_1_reg_4077[7]_i_7_n_5 ),
        .O(\sext_ln468_1_reg_4077[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln468_1_reg_4077[7]_i_15 
       (.I0(empty_128_fu_240[1]),
        .I1(\empty_126_fu_232_reg_n_5_[1] ),
        .I2(zext_ln460_fu_1728_p1[1]),
        .O(\sext_ln468_1_reg_4077[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln468_1_reg_4077[7]_i_16 
       (.I0(empty_128_fu_240[0]),
        .I1(\empty_126_fu_232_reg_n_5_[0] ),
        .O(\sext_ln468_1_reg_4077[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4077[7]_i_2 
       (.I0(\empty_126_fu_232_reg_n_5_[6] ),
        .I1(empty_128_fu_240[6]),
        .I2(zext_ln460_fu_1728_p1[6]),
        .O(\sext_ln468_1_reg_4077[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4077[7]_i_3 
       (.I0(\empty_126_fu_232_reg_n_5_[5] ),
        .I1(empty_128_fu_240[5]),
        .I2(zext_ln460_fu_1728_p1[5]),
        .O(\sext_ln468_1_reg_4077[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4077[7]_i_4 
       (.I0(\empty_126_fu_232_reg_n_5_[4] ),
        .I1(empty_128_fu_240[4]),
        .I2(zext_ln460_fu_1728_p1[4]),
        .O(\sext_ln468_1_reg_4077[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4077[7]_i_5 
       (.I0(\empty_126_fu_232_reg_n_5_[3] ),
        .I1(empty_128_fu_240[3]),
        .I2(zext_ln460_fu_1728_p1[3]),
        .O(\sext_ln468_1_reg_4077[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_1_reg_4077[7]_i_6 
       (.I0(\empty_126_fu_232_reg_n_5_[2] ),
        .I1(empty_128_fu_240[2]),
        .I2(zext_ln460_fu_1728_p1[2]),
        .O(\sext_ln468_1_reg_4077[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair64" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln468_1_reg_4077[7]_i_7 
       (.I0(empty_128_fu_240[1]),
        .I1(\empty_126_fu_232_reg_n_5_[1] ),
        .O(\sext_ln468_1_reg_4077[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_1_reg_4077[7]_i_8 
       (.I0(empty_128_fu_240[0]),
        .O(\sext_ln468_1_reg_4077[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_1_reg_4077[7]_i_9 
       (.I0(\sext_ln468_1_reg_4077[7]_i_2_n_5 ),
        .I1(empty_128_fu_240[7]),
        .I2(\empty_126_fu_232_reg_n_5_[7] ),
        .I3(zext_ln460_fu_1728_p1[7]),
        .O(\sext_ln468_1_reg_4077[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln468_1_reg_4077[8]_i_2 
       (.I0(zext_ln460_fu_1728_p1[7]),
        .I1(empty_128_fu_240[7]),
        .I2(\empty_126_fu_232_reg_n_5_[7] ),
        .I3(zext_ln460_fu_1728_p1[8]),
        .O(\sext_ln468_1_reg_4077[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_1_reg_4077[9]_i_1 
       (.I0(\sext_ln468_1_reg_4077_reg[8]_i_1_n_11 ),
        .O(K_10_fu_1746_p2[9]));
  FDRE \sext_ln468_1_reg_4077_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1746_p2[0]),
        .Q(sext_ln468_1_reg_4077[0]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4077_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1746_p2[1]),
        .Q(sext_ln468_1_reg_4077[1]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4077_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1746_p2[2]),
        .Q(sext_ln468_1_reg_4077[2]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4077_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1746_p2[3]),
        .Q(sext_ln468_1_reg_4077[3]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4077_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1746_p2[4]),
        .Q(sext_ln468_1_reg_4077[4]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4077_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1746_p2[5]),
        .Q(sext_ln468_1_reg_4077[5]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4077_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1746_p2[6]),
        .Q(sext_ln468_1_reg_4077[6]),
        .R(1'b0));
  FDRE \sext_ln468_1_reg_4077_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1746_p2[7]),
        .Q(sext_ln468_1_reg_4077[7]),
        .R(1'b0));
  CARRY8 \sext_ln468_1_reg_4077_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln468_1_reg_4077_reg[7]_i_1_n_5 ,\sext_ln468_1_reg_4077_reg[7]_i_1_n_6 ,\sext_ln468_1_reg_4077_reg[7]_i_1_n_7 ,\sext_ln468_1_reg_4077_reg[7]_i_1_n_8 ,\sext_ln468_1_reg_4077_reg[7]_i_1_n_9 ,\sext_ln468_1_reg_4077_reg[7]_i_1_n_10 ,\sext_ln468_1_reg_4077_reg[7]_i_1_n_11 ,\sext_ln468_1_reg_4077_reg[7]_i_1_n_12 }),
        .DI({\sext_ln468_1_reg_4077[7]_i_2_n_5 ,\sext_ln468_1_reg_4077[7]_i_3_n_5 ,\sext_ln468_1_reg_4077[7]_i_4_n_5 ,\sext_ln468_1_reg_4077[7]_i_5_n_5 ,\sext_ln468_1_reg_4077[7]_i_6_n_5 ,\sext_ln468_1_reg_4077[7]_i_7_n_5 ,zext_ln460_fu_1728_p1[1],\sext_ln468_1_reg_4077[7]_i_8_n_5 }),
        .O(K_10_fu_1746_p2[7:0]),
        .S({\sext_ln468_1_reg_4077[7]_i_9_n_5 ,\sext_ln468_1_reg_4077[7]_i_10_n_5 ,\sext_ln468_1_reg_4077[7]_i_11_n_5 ,\sext_ln468_1_reg_4077[7]_i_12_n_5 ,\sext_ln468_1_reg_4077[7]_i_13_n_5 ,\sext_ln468_1_reg_4077[7]_i_14_n_5 ,\sext_ln468_1_reg_4077[7]_i_15_n_5 ,\sext_ln468_1_reg_4077[7]_i_16_n_5 }));
  FDRE \sext_ln468_1_reg_4077_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1746_p2[8]),
        .Q(sext_ln468_1_reg_4077[8]),
        .R(1'b0));
  CARRY8 \sext_ln468_1_reg_4077_reg[8]_i_1 
       (.CI(\sext_ln468_1_reg_4077_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln468_1_reg_4077_reg[8]_i_1_CO_UNCONNECTED [7:2],\sext_ln468_1_reg_4077_reg[8]_i_1_n_11 ,\NLW_sext_ln468_1_reg_4077_reg[8]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln460_fu_1728_p1[8]}),
        .O({\NLW_sext_ln468_1_reg_4077_reg[8]_i_1_O_UNCONNECTED [7:1],K_10_fu_1746_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln468_1_reg_4077[8]_i_2_n_5 }));
  FDRE \sext_ln468_1_reg_4077_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_10_fu_1746_p2[9]),
        .Q(sext_ln468_1_reg_4077[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4072[7]_i_10 
       (.I0(empty_130_fu_248__0[6]),
        .I1(empty_128_fu_240[6]),
        .I2(zext_ln458_fu_1668_p1[6]),
        .I3(\sext_ln468_reg_4072[7]_i_3_n_5 ),
        .O(\sext_ln468_reg_4072[7]_i_10_n_5 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4072[7]_i_11 
       (.I0(empty_130_fu_248__0[5]),
        .I1(empty_128_fu_240[5]),
        .I2(zext_ln458_fu_1668_p1[5]),
        .I3(\sext_ln468_reg_4072[7]_i_4_n_5 ),
        .O(\sext_ln468_reg_4072[7]_i_11_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4072[7]_i_12 
       (.I0(empty_130_fu_248__0[4]),
        .I1(empty_128_fu_240[4]),
        .I2(zext_ln458_fu_1668_p1[4]),
        .I3(\sext_ln468_reg_4072[7]_i_5_n_5 ),
        .O(\sext_ln468_reg_4072[7]_i_12_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4072[7]_i_13 
       (.I0(empty_130_fu_248__0[3]),
        .I1(empty_128_fu_240[3]),
        .I2(zext_ln458_fu_1668_p1[3]),
        .I3(\sext_ln468_reg_4072[7]_i_6_n_5 ),
        .O(\sext_ln468_reg_4072[7]_i_13_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4072[7]_i_14 
       (.I0(empty_130_fu_248__0[2]),
        .I1(empty_128_fu_240[2]),
        .I2(zext_ln458_fu_1668_p1[2]),
        .I3(\sext_ln468_reg_4072[7]_i_7_n_5 ),
        .O(\sext_ln468_reg_4072[7]_i_14_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \sext_ln468_reg_4072[7]_i_15 
       (.I0(empty_128_fu_240[1]),
        .I1(empty_130_fu_248__0[1]),
        .I2(zext_ln458_fu_1668_p1[1]),
        .O(\sext_ln468_reg_4072[7]_i_15_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sext_ln468_reg_4072[7]_i_16 
       (.I0(empty_128_fu_240[0]),
        .I1(empty_130_fu_248__0[0]),
        .O(\sext_ln468_reg_4072[7]_i_16_n_5 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4072[7]_i_2 
       (.I0(empty_130_fu_248__0[6]),
        .I1(empty_128_fu_240[6]),
        .I2(zext_ln458_fu_1668_p1[6]),
        .O(\sext_ln468_reg_4072[7]_i_2_n_5 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4072[7]_i_3 
       (.I0(empty_130_fu_248__0[5]),
        .I1(empty_128_fu_240[5]),
        .I2(zext_ln458_fu_1668_p1[5]),
        .O(\sext_ln468_reg_4072[7]_i_3_n_5 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4072[7]_i_4 
       (.I0(empty_130_fu_248__0[4]),
        .I1(empty_128_fu_240[4]),
        .I2(zext_ln458_fu_1668_p1[4]),
        .O(\sext_ln468_reg_4072[7]_i_4_n_5 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4072[7]_i_5 
       (.I0(empty_130_fu_248__0[3]),
        .I1(empty_128_fu_240[3]),
        .I2(zext_ln458_fu_1668_p1[3]),
        .O(\sext_ln468_reg_4072[7]_i_5_n_5 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'h71)) 
    \sext_ln468_reg_4072[7]_i_6 
       (.I0(empty_130_fu_248__0[2]),
        .I1(empty_128_fu_240[2]),
        .I2(zext_ln458_fu_1668_p1[2]),
        .O(\sext_ln468_reg_4072[7]_i_6_n_5 ));
  (* HLUTNM = "lutpair65" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sext_ln468_reg_4072[7]_i_7 
       (.I0(empty_128_fu_240[1]),
        .I1(empty_130_fu_248__0[1]),
        .O(\sext_ln468_reg_4072[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_reg_4072[7]_i_8 
       (.I0(empty_128_fu_240[0]),
        .O(\sext_ln468_reg_4072[7]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \sext_ln468_reg_4072[7]_i_9 
       (.I0(\sext_ln468_reg_4072[7]_i_2_n_5 ),
        .I1(empty_128_fu_240[7]),
        .I2(empty_130_fu_248__0[7]),
        .I3(zext_ln458_fu_1668_p1[7]),
        .O(\sext_ln468_reg_4072[7]_i_9_n_5 ));
  LUT4 #(
    .INIT(16'hD42B)) 
    \sext_ln468_reg_4072[8]_i_2 
       (.I0(zext_ln458_fu_1668_p1[7]),
        .I1(empty_128_fu_240[7]),
        .I2(empty_130_fu_248__0[7]),
        .I3(zext_ln458_fu_1668_p1[8]),
        .O(\sext_ln468_reg_4072[8]_i_2_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sext_ln468_reg_4072[9]_i_1 
       (.I0(\sext_ln468_reg_4072_reg[8]_i_1_n_11 ),
        .O(K_8_fu_1686_p2[9]));
  FDRE \sext_ln468_reg_4072_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1686_p2[0]),
        .Q(sext_ln468_reg_4072[0]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4072_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1686_p2[1]),
        .Q(sext_ln468_reg_4072[1]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4072_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1686_p2[2]),
        .Q(sext_ln468_reg_4072[2]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4072_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1686_p2[3]),
        .Q(sext_ln468_reg_4072[3]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4072_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1686_p2[4]),
        .Q(sext_ln468_reg_4072[4]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4072_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1686_p2[5]),
        .Q(sext_ln468_reg_4072[5]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4072_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1686_p2[6]),
        .Q(sext_ln468_reg_4072[6]),
        .R(1'b0));
  FDRE \sext_ln468_reg_4072_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1686_p2[7]),
        .Q(sext_ln468_reg_4072[7]),
        .R(1'b0));
  CARRY8 \sext_ln468_reg_4072_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sext_ln468_reg_4072_reg[7]_i_1_n_5 ,\sext_ln468_reg_4072_reg[7]_i_1_n_6 ,\sext_ln468_reg_4072_reg[7]_i_1_n_7 ,\sext_ln468_reg_4072_reg[7]_i_1_n_8 ,\sext_ln468_reg_4072_reg[7]_i_1_n_9 ,\sext_ln468_reg_4072_reg[7]_i_1_n_10 ,\sext_ln468_reg_4072_reg[7]_i_1_n_11 ,\sext_ln468_reg_4072_reg[7]_i_1_n_12 }),
        .DI({\sext_ln468_reg_4072[7]_i_2_n_5 ,\sext_ln468_reg_4072[7]_i_3_n_5 ,\sext_ln468_reg_4072[7]_i_4_n_5 ,\sext_ln468_reg_4072[7]_i_5_n_5 ,\sext_ln468_reg_4072[7]_i_6_n_5 ,\sext_ln468_reg_4072[7]_i_7_n_5 ,zext_ln458_fu_1668_p1[1],\sext_ln468_reg_4072[7]_i_8_n_5 }),
        .O(K_8_fu_1686_p2[7:0]),
        .S({\sext_ln468_reg_4072[7]_i_9_n_5 ,\sext_ln468_reg_4072[7]_i_10_n_5 ,\sext_ln468_reg_4072[7]_i_11_n_5 ,\sext_ln468_reg_4072[7]_i_12_n_5 ,\sext_ln468_reg_4072[7]_i_13_n_5 ,\sext_ln468_reg_4072[7]_i_14_n_5 ,\sext_ln468_reg_4072[7]_i_15_n_5 ,\sext_ln468_reg_4072[7]_i_16_n_5 }));
  FDRE \sext_ln468_reg_4072_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1686_p2[8]),
        .Q(sext_ln468_reg_4072[8]),
        .R(1'b0));
  CARRY8 \sext_ln468_reg_4072_reg[8]_i_1 
       (.CI(\sext_ln468_reg_4072_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sext_ln468_reg_4072_reg[8]_i_1_CO_UNCONNECTED [7:2],\sext_ln468_reg_4072_reg[8]_i_1_n_11 ,\NLW_sext_ln468_reg_4072_reg[8]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln458_fu_1668_p1[8]}),
        .O({\NLW_sext_ln468_reg_4072_reg[8]_i_1_O_UNCONNECTED [7:1],K_8_fu_1686_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sext_ln468_reg_4072[8]_i_2_n_5 }));
  FDRE \sext_ln468_reg_4072_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(K_8_fu_1686_p2[9]),
        .Q(sext_ln468_reg_4072[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4088[0]_i_3 
       (.I0(\tmp_27_reg_4088_reg[0]_i_2_n_10 ),
        .I1(\tmp_28_reg_4098_reg[0]_i_2_n_10 ),
        .O(\tmp_27_reg_4088[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4088[0]_i_4 
       (.I0(sext_ln466_5_fu_1854_p1[9]),
        .I1(sext_ln466_4_fu_1844_p1[9]),
        .O(\tmp_27_reg_4088[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4088[0]_i_5 
       (.I0(sext_ln466_5_fu_1854_p1[8]),
        .I1(sext_ln466_4_fu_1844_p1[8]),
        .O(\tmp_27_reg_4088[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4088[0]_i_6 
       (.I0(\sext_ln466_3_reg_4045_reg[8]_i_1_n_11 ),
        .I1(\sext_ln466_reg_4028_reg[8]_i_1_n_11 ),
        .O(\tmp_27_reg_4088[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_27_reg_4088[0]_i_7 
       (.I0(K_11_fu_1774_p2[8]),
        .I1(K_1_fu_1470_p2[8]),
        .O(\tmp_27_reg_4088[0]_i_7_n_5 ));
  FDRE \tmp_27_reg_4088_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_1_fu_1858_p2[11]),
        .Q(tmp_27_reg_4088),
        .R(1'b0));
  CARRY8 \tmp_27_reg_4088_reg[0]_i_1 
       (.CI(\ave_1_reg_4050_reg[1]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_27_reg_4088_reg[0]_i_1_CO_UNCONNECTED [7:3],\tmp_27_reg_4088_reg[0]_i_1_n_10 ,\tmp_27_reg_4088_reg[0]_i_1_n_11 ,\tmp_27_reg_4088_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_27_reg_4088_reg[0]_i_2_n_10 ,sext_ln466_5_fu_1854_p1[9:8]}),
        .O({\NLW_tmp_27_reg_4088_reg[0]_i_1_O_UNCONNECTED [7:4],ave_1_fu_1858_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_27_reg_4088[0]_i_3_n_5 ,\tmp_27_reg_4088[0]_i_4_n_5 ,\tmp_27_reg_4088[0]_i_5_n_5 }));
  CARRY8 \tmp_27_reg_4088_reg[0]_i_2 
       (.CI(\ave_1_reg_4050_reg[1]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_27_reg_4088_reg[0]_i_2_CO_UNCONNECTED [7:3],\tmp_27_reg_4088_reg[0]_i_2_n_10 ,\NLW_tmp_27_reg_4088_reg[0]_i_2_CO_UNCONNECTED [1],\tmp_27_reg_4088_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sext_ln466_3_reg_4045_reg[8]_i_1_n_11 ,K_11_fu_1774_p2[8]}),
        .O({\NLW_tmp_27_reg_4088_reg[0]_i_2_O_UNCONNECTED [7:2],sext_ln466_5_fu_1854_p1[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_27_reg_4088[0]_i_6_n_5 ,\tmp_27_reg_4088[0]_i_7_n_5 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4098[0]_i_10 
       (.I0(K_5_fu_1598_p2[8]),
        .I1(K_7_fu_1654_p2[8]),
        .O(\tmp_28_reg_4098[0]_i_10_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4098[0]_i_3 
       (.I0(\tmp_28_reg_4098_reg[0]_i_2_n_10 ),
        .I1(\tmp_28_reg_4098_reg[0]_i_8_n_10 ),
        .O(\tmp_28_reg_4098[0]_i_3_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4098[0]_i_4 
       (.I0(sext_ln466_4_fu_1844_p1[9]),
        .I1(sext_ln467_2_fu_1878_p1[9]),
        .O(\tmp_28_reg_4098[0]_i_4_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4098[0]_i_5 
       (.I0(sext_ln466_4_fu_1844_p1[8]),
        .I1(sext_ln467_2_fu_1878_p1[8]),
        .O(\tmp_28_reg_4098[0]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4098[0]_i_6 
       (.I0(\sext_ln466_1_reg_4033_reg[8]_i_1_n_11 ),
        .I1(\sext_ln466_2_reg_4039_reg[8]_i_1_n_11 ),
        .O(\tmp_28_reg_4098[0]_i_6_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4098[0]_i_7 
       (.I0(K_3_fu_1530_p2[8]),
        .I1(K_9_fu_1714_p2[8]),
        .O(\tmp_28_reg_4098[0]_i_7_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_28_reg_4098[0]_i_9 
       (.I0(\sext_ln467_reg_4056_reg[8]_i_1_n_11 ),
        .I1(\sext_ln467_1_reg_4061_reg[8]_i_1_n_11 ),
        .O(\tmp_28_reg_4098[0]_i_9_n_5 ));
  FDRE \tmp_28_reg_4098_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ave_2_fu_1882_p2[11]),
        .Q(tmp_28_reg_4098),
        .R(1'b0));
  CARRY8 \tmp_28_reg_4098_reg[0]_i_1 
       (.CI(\ave_2_reg_4066_reg[1]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_28_reg_4098_reg[0]_i_1_CO_UNCONNECTED [7:3],\tmp_28_reg_4098_reg[0]_i_1_n_10 ,\tmp_28_reg_4098_reg[0]_i_1_n_11 ,\tmp_28_reg_4098_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_28_reg_4098_reg[0]_i_2_n_10 ,sext_ln466_4_fu_1844_p1[9:8]}),
        .O({\NLW_tmp_28_reg_4098_reg[0]_i_1_O_UNCONNECTED [7:4],ave_2_fu_1882_p2[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_28_reg_4098[0]_i_3_n_5 ,\tmp_28_reg_4098[0]_i_4_n_5 ,\tmp_28_reg_4098[0]_i_5_n_5 }));
  CARRY8 \tmp_28_reg_4098_reg[0]_i_2 
       (.CI(\ave_2_reg_4066_reg[1]_i_2_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_28_reg_4098_reg[0]_i_2_CO_UNCONNECTED [7:3],\tmp_28_reg_4098_reg[0]_i_2_n_10 ,\NLW_tmp_28_reg_4098_reg[0]_i_2_CO_UNCONNECTED [1],\tmp_28_reg_4098_reg[0]_i_2_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sext_ln466_1_reg_4033_reg[8]_i_1_n_11 ,K_3_fu_1530_p2[8]}),
        .O({\NLW_tmp_28_reg_4098_reg[0]_i_2_O_UNCONNECTED [7:2],sext_ln466_4_fu_1844_p1[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_28_reg_4098[0]_i_6_n_5 ,\tmp_28_reg_4098[0]_i_7_n_5 }));
  CARRY8 \tmp_28_reg_4098_reg[0]_i_8 
       (.CI(\ave_2_reg_4066_reg[1]_i_19_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_28_reg_4098_reg[0]_i_8_CO_UNCONNECTED [7:3],\tmp_28_reg_4098_reg[0]_i_8_n_10 ,\NLW_tmp_28_reg_4098_reg[0]_i_8_CO_UNCONNECTED [1],\tmp_28_reg_4098_reg[0]_i_8_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sext_ln467_reg_4056_reg[8]_i_1_n_11 ,K_5_fu_1598_p2[8]}),
        .O({\NLW_tmp_28_reg_4098_reg[0]_i_8_O_UNCONNECTED [7:2],sext_ln467_2_fu_1878_p1[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\tmp_28_reg_4098[0]_i_9_n_5 ,\tmp_28_reg_4098[0]_i_10_n_5 }));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3879_pp0_iter7_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8 " *) 
  SRL16E \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(or_ln585_fu_1012_p2),
        .Q(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_n_5 ));
  FDRE \tmp_53_reg_3879_pp0_iter8_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_n_5 ),
        .Q(tmp_53_reg_3879_pp0_iter8_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[0] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_149),
        .Q(\x_fu_228_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[10] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_139),
        .Q(\x_fu_228_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[11] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_138),
        .Q(\x_fu_228_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[12] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_158),
        .Q(\x_fu_228_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[13] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_157),
        .Q(\x_fu_228_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[14] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_156),
        .Q(\x_fu_228_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[15] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_155),
        .Q(\x_fu_228_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[16] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_154),
        .Q(\x_fu_228_reg_n_5_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[1] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(\x_fu_228_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[2] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_147),
        .Q(\x_fu_228_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[3] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_146),
        .Q(\x_fu_228_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[4] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_145),
        .Q(\x_fu_228_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[5] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_144),
        .Q(\x_fu_228_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[6] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_143),
        .Q(\x_fu_228_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[7] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_142),
        .Q(\x_fu_228_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[8] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_141),
        .Q(\x_fu_228_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_228_reg[9] 
       (.C(ap_clk),
        .CE(flow_control_loop_pipe_sequential_init_U_n_164),
        .D(flow_control_loop_pipe_sequential_init_U_n_140),
        .Q(\x_fu_228_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_163));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV1_TABLE_ROM_AUTO_1R
   (DOUTADOUT,
    B,
    q0_reg_0,
    q0_reg_1,
    A,
    DI,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    S,
    ap_clk,
    DSP_A_B_DATA_INST,
    O,
    DSP_A_B_DATA_INST_0,
    CO,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2,
    DSP_A_B_DATA_INST_3,
    lshr_ln501_1_reg_4193_reg_i_9_0,
    lshr_ln501_1_reg_4193_reg_i_13_0,
    DSP_A_B_DATA_INST_4,
    ap_enable_reg_pp0_iter3,
    q0_reg_9,
    lshr_ln501_1_reg_4193_reg_i_12_0,
    DSP_A_B_DATA_INST_5,
    DSP_A_B_DATA_INST_6,
    DSP_A_B_DATA_INST_7,
    DSP_A_B_DATA_INST_8,
    DSP_A_B_DATA_INST_9,
    DSP_A_B_DATA_INST_10,
    ave_1_reg_4050,
    tmp_27_reg_4088,
    Q,
    q0_reg_i_167_0,
    q1_reg_i_101_0,
    q1_reg_i_72_0,
    ave_2_reg_4066,
    tmp_28_reg_4098,
    q1_reg_i_103_0,
    q1_reg_i_99_0,
    ave_3_reg_4082,
    q0_reg_i_97_0,
    q0_reg_i_128_0,
    q0_reg_i_130_0,
    q0_reg_i_126_0,
    lshr_ln501_1_reg_4193_reg_i_19_0,
    lshr_ln501_1_reg_4193_reg_i_19_1,
    lshr_ln501_1_reg_4193_reg_i_19_2,
    lshr_ln501_1_reg_4193_reg_i_19_3,
    lshr_ln501_1_reg_4193_reg_i_19_4,
    lshr_ln501_1_reg_4193_reg_i_19_5,
    lshr_ln501_1_reg_4193_reg_i_19_6,
    lshr_ln501_1_reg_4193_reg_i_19_7,
    lshr_ln501_1_reg_4193_reg_i_18_0,
    lshr_ln501_1_reg_4193_reg_i_18_1,
    lshr_ln501_1_reg_4193_reg_i_18_2,
    lshr_ln501_1_reg_4193_reg_i_18_3,
    lshr_ln501_1_reg_4193_reg_i_18_4,
    lshr_ln501_1_reg_4193_reg_i_18_5,
    lshr_ln501_1_reg_4193_reg_i_18_6,
    lshr_ln501_1_reg_4193_reg_i_18_7,
    lshr_ln501_1_reg_4193_reg_i_17_0,
    lshr_ln501_1_reg_4193_reg_i_17_1,
    lshr_ln501_1_reg_4193_reg_i_17_2,
    lshr_ln501_1_reg_4193_reg_i_17_3,
    lshr_ln501_1_reg_4193_reg_i_17_4,
    lshr_ln501_1_reg_4193_reg_i_17_5,
    lshr_ln501_1_reg_4193_reg_i_17_6,
    lshr_ln501_1_reg_4193_reg_i_17_7,
    lshr_ln501_1_reg_4193_reg_i_16_0,
    lshr_ln501_1_reg_4193_reg_i_16_1,
    lshr_ln501_1_reg_4193_reg_i_16_2,
    lshr_ln501_1_reg_4193_reg_i_16_3,
    lshr_ln501_1_reg_4193_reg_i_16_4,
    lshr_ln501_1_reg_4193_reg_i_16_5,
    lshr_ln501_1_reg_4193_reg_i_16_6,
    lshr_ln501_1_reg_4193_reg_i_16_7,
    lshr_ln501_1_reg_4193_reg_i_15_0,
    lshr_ln501_1_reg_4193_reg_i_15_1,
    lshr_ln501_1_reg_4193_reg_i_15_2,
    lshr_ln501_1_reg_4193_reg_i_15_3,
    lshr_ln501_1_reg_4193_reg_i_15_4,
    lshr_ln501_1_reg_4193_reg_i_31_0,
    lshr_ln501_1_reg_4193_reg_i_15_5,
    lshr_ln501_1_reg_4193_reg_i_15_6,
    lshr_ln501_1_reg_4193_reg_i_15_7,
    lshr_ln501_1_reg_4193_reg_i_14_0,
    lshr_ln501_1_reg_4193_reg_i_14_1,
    lshr_ln501_1_reg_4193_reg_i_14_2,
    lshr_ln501_1_reg_4193_reg_i_14_3,
    lshr_ln501_1_reg_4193_reg_i_14_4,
    lshr_ln501_1_reg_4193_reg_i_14_5,
    lshr_ln501_1_reg_4193_reg_i_14_6,
    lshr_ln501_1_reg_4193_reg_i_14_7,
    lshr_ln501_1_reg_4193_reg_i_31_1,
    lshr_ln501_1_reg_4193_reg_i_13_1,
    lshr_ln501_1_reg_4193_reg_i_13_2,
    lshr_ln501_1_reg_4193_reg_i_29_0,
    lshr_ln501_1_reg_4193_reg_i_29_1,
    lshr_ln501_1_reg_4193_reg_i_29_2,
    DSP_A_B_DATA_INST_11,
    DSP_A_B_DATA_INST_12,
    q0_reg_10,
    q1_reg_0,
    q1_reg_i_15_0,
    q0_reg_11);
  output [7:0]DOUTADOUT;
  output [8:0]B;
  output [8:0]q0_reg_0;
  output [7:0]q0_reg_1;
  output [17:0]A;
  output [4:0]DI;
  output q0_reg_2;
  output q0_reg_3;
  output q0_reg_4;
  output q0_reg_5;
  output q0_reg_6;
  output [0:0]q0_reg_7;
  output q0_reg_8;
  output [0:0]S;
  input ap_clk;
  input DSP_A_B_DATA_INST;
  input [1:0]O;
  input DSP_A_B_DATA_INST_0;
  input [0:0]CO;
  input DSP_A_B_DATA_INST_1;
  input [1:0]DSP_A_B_DATA_INST_2;
  input DSP_A_B_DATA_INST_3;
  input lshr_ln501_1_reg_4193_reg_i_9_0;
  input lshr_ln501_1_reg_4193_reg_i_13_0;
  input DSP_A_B_DATA_INST_4;
  input ap_enable_reg_pp0_iter3;
  input q0_reg_9;
  input lshr_ln501_1_reg_4193_reg_i_12_0;
  input DSP_A_B_DATA_INST_5;
  input DSP_A_B_DATA_INST_6;
  input DSP_A_B_DATA_INST_7;
  input DSP_A_B_DATA_INST_8;
  input DSP_A_B_DATA_INST_9;
  input DSP_A_B_DATA_INST_10;
  input [10:0]ave_1_reg_4050;
  input tmp_27_reg_4088;
  input [9:0]Q;
  input [9:0]q0_reg_i_167_0;
  input [9:0]q1_reg_i_101_0;
  input [9:0]q1_reg_i_72_0;
  input [10:0]ave_2_reg_4066;
  input tmp_28_reg_4098;
  input [9:0]q1_reg_i_103_0;
  input [9:0]q1_reg_i_99_0;
  input [11:0]ave_3_reg_4082;
  input [9:0]q0_reg_i_97_0;
  input [9:0]q0_reg_i_128_0;
  input [9:0]q0_reg_i_130_0;
  input [9:0]q0_reg_i_126_0;
  input lshr_ln501_1_reg_4193_reg_i_19_0;
  input lshr_ln501_1_reg_4193_reg_i_19_1;
  input lshr_ln501_1_reg_4193_reg_i_19_2;
  input lshr_ln501_1_reg_4193_reg_i_19_3;
  input lshr_ln501_1_reg_4193_reg_i_19_4;
  input lshr_ln501_1_reg_4193_reg_i_19_5;
  input lshr_ln501_1_reg_4193_reg_i_19_6;
  input lshr_ln501_1_reg_4193_reg_i_19_7;
  input lshr_ln501_1_reg_4193_reg_i_18_0;
  input lshr_ln501_1_reg_4193_reg_i_18_1;
  input lshr_ln501_1_reg_4193_reg_i_18_2;
  input lshr_ln501_1_reg_4193_reg_i_18_3;
  input lshr_ln501_1_reg_4193_reg_i_18_4;
  input lshr_ln501_1_reg_4193_reg_i_18_5;
  input lshr_ln501_1_reg_4193_reg_i_18_6;
  input lshr_ln501_1_reg_4193_reg_i_18_7;
  input lshr_ln501_1_reg_4193_reg_i_17_0;
  input lshr_ln501_1_reg_4193_reg_i_17_1;
  input lshr_ln501_1_reg_4193_reg_i_17_2;
  input lshr_ln501_1_reg_4193_reg_i_17_3;
  input lshr_ln501_1_reg_4193_reg_i_17_4;
  input lshr_ln501_1_reg_4193_reg_i_17_5;
  input lshr_ln501_1_reg_4193_reg_i_17_6;
  input lshr_ln501_1_reg_4193_reg_i_17_7;
  input lshr_ln501_1_reg_4193_reg_i_16_0;
  input lshr_ln501_1_reg_4193_reg_i_16_1;
  input lshr_ln501_1_reg_4193_reg_i_16_2;
  input lshr_ln501_1_reg_4193_reg_i_16_3;
  input lshr_ln501_1_reg_4193_reg_i_16_4;
  input lshr_ln501_1_reg_4193_reg_i_16_5;
  input lshr_ln501_1_reg_4193_reg_i_16_6;
  input lshr_ln501_1_reg_4193_reg_i_16_7;
  input lshr_ln501_1_reg_4193_reg_i_15_0;
  input lshr_ln501_1_reg_4193_reg_i_15_1;
  input lshr_ln501_1_reg_4193_reg_i_15_2;
  input lshr_ln501_1_reg_4193_reg_i_15_3;
  input lshr_ln501_1_reg_4193_reg_i_15_4;
  input lshr_ln501_1_reg_4193_reg_i_31_0;
  input lshr_ln501_1_reg_4193_reg_i_15_5;
  input lshr_ln501_1_reg_4193_reg_i_15_6;
  input lshr_ln501_1_reg_4193_reg_i_15_7;
  input lshr_ln501_1_reg_4193_reg_i_14_0;
  input lshr_ln501_1_reg_4193_reg_i_14_1;
  input lshr_ln501_1_reg_4193_reg_i_14_2;
  input lshr_ln501_1_reg_4193_reg_i_14_3;
  input lshr_ln501_1_reg_4193_reg_i_14_4;
  input lshr_ln501_1_reg_4193_reg_i_14_5;
  input lshr_ln501_1_reg_4193_reg_i_14_6;
  input lshr_ln501_1_reg_4193_reg_i_14_7;
  input lshr_ln501_1_reg_4193_reg_i_31_1;
  input lshr_ln501_1_reg_4193_reg_i_13_1;
  input lshr_ln501_1_reg_4193_reg_i_13_2;
  input lshr_ln501_1_reg_4193_reg_i_29_0;
  input lshr_ln501_1_reg_4193_reg_i_29_1;
  input lshr_ln501_1_reg_4193_reg_i_29_2;
  input DSP_A_B_DATA_INST_11;
  input DSP_A_B_DATA_INST_12;
  input [7:0]q0_reg_10;
  input [10:0]q1_reg_0;
  input [10:0]q1_reg_i_15_0;
  input [7:0]q0_reg_11;

  wire [17:0]A;
  wire [8:0]B;
  wire [0:0]CO;
  wire [4:0]DI;
  wire [7:0]DOUTADOUT;
  wire DSP_A_B_DATA_INST;
  wire DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire DSP_A_B_DATA_INST_10;
  wire DSP_A_B_DATA_INST_11;
  wire DSP_A_B_DATA_INST_12;
  wire [1:0]DSP_A_B_DATA_INST_2;
  wire DSP_A_B_DATA_INST_3;
  wire DSP_A_B_DATA_INST_4;
  wire DSP_A_B_DATA_INST_5;
  wire DSP_A_B_DATA_INST_6;
  wire DSP_A_B_DATA_INST_7;
  wire DSP_A_B_DATA_INST_8;
  wire DSP_A_B_DATA_INST_9;
  wire [1:0]O;
  wire [9:0]Q;
  wire [0:0]S;
  wire [10:1]add_ln492_1_fu_3035_p2;
  wire [10:1]add_ln492_3_fu_3066_p2;
  wire [10:1]add_ln492_4_fu_3087_p2;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire [10:0]ave_1_reg_4050;
  wire [10:0]ave_2_reg_4066;
  wire [11:0]ave_3_reg_4082;
  wire lshr_ln501_1_reg_4193_reg_i_12_0;
  wire lshr_ln501_1_reg_4193_reg_i_13_0;
  wire lshr_ln501_1_reg_4193_reg_i_13_1;
  wire lshr_ln501_1_reg_4193_reg_i_13_2;
  wire lshr_ln501_1_reg_4193_reg_i_14_0;
  wire lshr_ln501_1_reg_4193_reg_i_14_1;
  wire lshr_ln501_1_reg_4193_reg_i_14_2;
  wire lshr_ln501_1_reg_4193_reg_i_14_3;
  wire lshr_ln501_1_reg_4193_reg_i_14_4;
  wire lshr_ln501_1_reg_4193_reg_i_14_5;
  wire lshr_ln501_1_reg_4193_reg_i_14_6;
  wire lshr_ln501_1_reg_4193_reg_i_14_7;
  wire lshr_ln501_1_reg_4193_reg_i_15_0;
  wire lshr_ln501_1_reg_4193_reg_i_15_1;
  wire lshr_ln501_1_reg_4193_reg_i_15_2;
  wire lshr_ln501_1_reg_4193_reg_i_15_3;
  wire lshr_ln501_1_reg_4193_reg_i_15_4;
  wire lshr_ln501_1_reg_4193_reg_i_15_5;
  wire lshr_ln501_1_reg_4193_reg_i_15_6;
  wire lshr_ln501_1_reg_4193_reg_i_15_7;
  wire lshr_ln501_1_reg_4193_reg_i_16_0;
  wire lshr_ln501_1_reg_4193_reg_i_16_1;
  wire lshr_ln501_1_reg_4193_reg_i_16_2;
  wire lshr_ln501_1_reg_4193_reg_i_16_3;
  wire lshr_ln501_1_reg_4193_reg_i_16_4;
  wire lshr_ln501_1_reg_4193_reg_i_16_5;
  wire lshr_ln501_1_reg_4193_reg_i_16_6;
  wire lshr_ln501_1_reg_4193_reg_i_16_7;
  wire lshr_ln501_1_reg_4193_reg_i_17_0;
  wire lshr_ln501_1_reg_4193_reg_i_17_1;
  wire lshr_ln501_1_reg_4193_reg_i_17_2;
  wire lshr_ln501_1_reg_4193_reg_i_17_3;
  wire lshr_ln501_1_reg_4193_reg_i_17_4;
  wire lshr_ln501_1_reg_4193_reg_i_17_5;
  wire lshr_ln501_1_reg_4193_reg_i_17_6;
  wire lshr_ln501_1_reg_4193_reg_i_17_7;
  wire lshr_ln501_1_reg_4193_reg_i_18_0;
  wire lshr_ln501_1_reg_4193_reg_i_18_1;
  wire lshr_ln501_1_reg_4193_reg_i_18_2;
  wire lshr_ln501_1_reg_4193_reg_i_18_3;
  wire lshr_ln501_1_reg_4193_reg_i_18_4;
  wire lshr_ln501_1_reg_4193_reg_i_18_5;
  wire lshr_ln501_1_reg_4193_reg_i_18_6;
  wire lshr_ln501_1_reg_4193_reg_i_18_7;
  wire lshr_ln501_1_reg_4193_reg_i_19_0;
  wire lshr_ln501_1_reg_4193_reg_i_19_1;
  wire lshr_ln501_1_reg_4193_reg_i_19_2;
  wire lshr_ln501_1_reg_4193_reg_i_19_3;
  wire lshr_ln501_1_reg_4193_reg_i_19_4;
  wire lshr_ln501_1_reg_4193_reg_i_19_5;
  wire lshr_ln501_1_reg_4193_reg_i_19_6;
  wire lshr_ln501_1_reg_4193_reg_i_19_7;
  wire lshr_ln501_1_reg_4193_reg_i_21_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_28_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_29_0;
  wire lshr_ln501_1_reg_4193_reg_i_29_1;
  wire lshr_ln501_1_reg_4193_reg_i_29_2;
  wire lshr_ln501_1_reg_4193_reg_i_29_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_30_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_31_0;
  wire lshr_ln501_1_reg_4193_reg_i_31_1;
  wire lshr_ln501_1_reg_4193_reg_i_31_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_32_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_33_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_34_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_35_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_36_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_37_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_38_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_39_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_40_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_41_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_42_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_43_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_44_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_52_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_55_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_9_0;
  wire [9:9]mean_1_fu_2392_p3;
  wire [9:9]mean_2_fu_2427_p3;
  wire [9:9]mean_3_fu_2462_p3;
  wire [8:0]q0_reg_0;
  wire [7:0]q0_reg_1;
  wire [7:0]q0_reg_10;
  wire [7:0]q0_reg_11;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire [0:0]q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire q0_reg_i_100_n_5;
  wire q0_reg_i_101_n_5;
  wire q0_reg_i_102_n_5;
  wire q0_reg_i_103_n_5;
  wire q0_reg_i_104_n_5;
  wire q0_reg_i_105_n_5;
  wire q0_reg_i_106_n_5;
  wire q0_reg_i_107_n_5;
  wire q0_reg_i_108_n_5;
  wire q0_reg_i_109_n_5;
  wire q0_reg_i_10_n_5;
  wire q0_reg_i_110_n_5;
  wire q0_reg_i_111_n_5;
  wire q0_reg_i_112_n_5;
  wire q0_reg_i_113_n_5;
  wire q0_reg_i_114_n_5;
  wire q0_reg_i_115_n_5;
  wire q0_reg_i_116_n_5;
  wire q0_reg_i_117_n_5;
  wire q0_reg_i_118_n_5;
  wire q0_reg_i_119_n_5;
  wire q0_reg_i_11_n_5;
  wire q0_reg_i_120_n_5;
  wire q0_reg_i_121_n_5;
  wire q0_reg_i_122_n_5;
  wire q0_reg_i_123_n_10;
  wire q0_reg_i_123_n_11;
  wire q0_reg_i_123_n_12;
  wire q0_reg_i_123_n_5;
  wire q0_reg_i_123_n_6;
  wire q0_reg_i_123_n_7;
  wire q0_reg_i_123_n_8;
  wire q0_reg_i_123_n_9;
  wire q0_reg_i_124_n_10;
  wire q0_reg_i_124_n_11;
  wire q0_reg_i_124_n_12;
  wire q0_reg_i_124_n_5;
  wire q0_reg_i_124_n_6;
  wire q0_reg_i_124_n_7;
  wire q0_reg_i_124_n_8;
  wire q0_reg_i_124_n_9;
  wire q0_reg_i_125_n_10;
  wire q0_reg_i_125_n_11;
  wire q0_reg_i_125_n_12;
  wire q0_reg_i_125_n_5;
  wire q0_reg_i_125_n_6;
  wire q0_reg_i_125_n_7;
  wire q0_reg_i_125_n_8;
  wire q0_reg_i_125_n_9;
  wire [9:0]q0_reg_i_126_0;
  wire q0_reg_i_126_n_11;
  wire q0_reg_i_126_n_12;
  wire q0_reg_i_127_n_5;
  wire [9:0]q0_reg_i_128_0;
  wire q0_reg_i_128_n_11;
  wire q0_reg_i_128_n_12;
  wire q0_reg_i_129_n_5;
  wire q0_reg_i_12_n_5;
  wire [9:0]q0_reg_i_130_0;
  wire q0_reg_i_130_n_11;
  wire q0_reg_i_130_n_12;
  wire q0_reg_i_131_n_5;
  wire q0_reg_i_132_n_5;
  wire q0_reg_i_133_n_5;
  wire q0_reg_i_134_n_5;
  wire q0_reg_i_135_n_5;
  wire q0_reg_i_136_n_11;
  wire q0_reg_i_136_n_12;
  wire q0_reg_i_137_n_5;
  wire q0_reg_i_138_n_5;
  wire q0_reg_i_139_n_5;
  wire q0_reg_i_13_n_5;
  wire q0_reg_i_140_n_5;
  wire q0_reg_i_141_n_5;
  wire q0_reg_i_142_n_5;
  wire q0_reg_i_143_n_5;
  wire q0_reg_i_144_n_5;
  wire q0_reg_i_145_n_5;
  wire q0_reg_i_146_n_5;
  wire q0_reg_i_147_n_5;
  wire q0_reg_i_148_n_5;
  wire q0_reg_i_149_n_5;
  wire q0_reg_i_14_n_11;
  wire q0_reg_i_14_n_12;
  wire q0_reg_i_150_n_5;
  wire q0_reg_i_151_n_5;
  wire q0_reg_i_152_n_5;
  wire q0_reg_i_153_n_5;
  wire q0_reg_i_154_n_5;
  wire q0_reg_i_155_n_5;
  wire q0_reg_i_156_n_5;
  wire q0_reg_i_157_n_5;
  wire q0_reg_i_158_n_5;
  wire q0_reg_i_159_n_5;
  wire q0_reg_i_15_n_5;
  wire q0_reg_i_160_n_5;
  wire q0_reg_i_161_n_5;
  wire q0_reg_i_162_n_10;
  wire q0_reg_i_162_n_11;
  wire q0_reg_i_162_n_12;
  wire q0_reg_i_162_n_5;
  wire q0_reg_i_162_n_6;
  wire q0_reg_i_162_n_7;
  wire q0_reg_i_162_n_8;
  wire q0_reg_i_162_n_9;
  wire q0_reg_i_163_n_10;
  wire q0_reg_i_163_n_11;
  wire q0_reg_i_163_n_12;
  wire q0_reg_i_163_n_5;
  wire q0_reg_i_163_n_6;
  wire q0_reg_i_163_n_7;
  wire q0_reg_i_163_n_8;
  wire q0_reg_i_163_n_9;
  wire q0_reg_i_164_n_10;
  wire q0_reg_i_164_n_11;
  wire q0_reg_i_164_n_12;
  wire q0_reg_i_164_n_5;
  wire q0_reg_i_164_n_6;
  wire q0_reg_i_164_n_7;
  wire q0_reg_i_164_n_8;
  wire q0_reg_i_164_n_9;
  wire q0_reg_i_165_n_11;
  wire q0_reg_i_165_n_12;
  wire q0_reg_i_166_n_5;
  wire [9:0]q0_reg_i_167_0;
  wire q0_reg_i_167_n_11;
  wire q0_reg_i_167_n_12;
  wire q0_reg_i_168_n_5;
  wire q0_reg_i_169_n_11;
  wire q0_reg_i_169_n_12;
  wire q0_reg_i_16_n_5;
  wire q0_reg_i_170_n_5;
  wire q0_reg_i_171_n_5;
  wire q0_reg_i_172_n_5;
  wire q0_reg_i_173_n_5;
  wire q0_reg_i_174_n_5;
  wire q0_reg_i_175_n_5;
  wire q0_reg_i_176_n_5;
  wire q0_reg_i_177_n_5;
  wire q0_reg_i_179_n_5;
  wire q0_reg_i_17_n_5;
  wire q0_reg_i_180_n_5;
  wire q0_reg_i_181_n_5;
  wire q0_reg_i_182_n_5;
  wire q0_reg_i_183_n_5;
  wire q0_reg_i_184_n_5;
  wire q0_reg_i_185_n_5;
  wire q0_reg_i_186_n_5;
  wire q0_reg_i_187_n_5;
  wire q0_reg_i_188_n_5;
  wire q0_reg_i_189_n_5;
  wire q0_reg_i_18_n_5;
  wire q0_reg_i_190_n_5;
  wire q0_reg_i_191_n_5;
  wire q0_reg_i_192_n_5;
  wire q0_reg_i_193_n_5;
  wire q0_reg_i_194_n_5;
  wire q0_reg_i_195_n_5;
  wire q0_reg_i_196_n_5;
  wire q0_reg_i_197_n_5;
  wire q0_reg_i_198_n_5;
  wire q0_reg_i_199_n_5;
  wire q0_reg_i_19_n_5;
  wire q0_reg_i_1_n_11;
  wire q0_reg_i_1_n_12;
  wire q0_reg_i_200_n_5;
  wire q0_reg_i_201_n_5;
  wire q0_reg_i_202_n_5;
  wire q0_reg_i_203_n_5;
  wire q0_reg_i_204_n_5;
  wire q0_reg_i_205_n_5;
  wire q0_reg_i_206_n_5;
  wire q0_reg_i_207_n_5;
  wire q0_reg_i_208_n_5;
  wire q0_reg_i_209_n_5;
  wire q0_reg_i_20_n_5;
  wire q0_reg_i_210_n_5;
  wire q0_reg_i_211_n_5;
  wire q0_reg_i_212_n_5;
  wire q0_reg_i_213_n_5;
  wire q0_reg_i_214_n_5;
  wire q0_reg_i_215_n_5;
  wire q0_reg_i_216_n_5;
  wire q0_reg_i_217_n_5;
  wire q0_reg_i_218_n_5;
  wire q0_reg_i_219_n_5;
  wire q0_reg_i_21_n_5;
  wire q0_reg_i_220_n_5;
  wire q0_reg_i_221_n_5;
  wire q0_reg_i_222_n_5;
  wire q0_reg_i_223_n_5;
  wire q0_reg_i_224_n_5;
  wire q0_reg_i_226_n_5;
  wire q0_reg_i_227_n_5;
  wire q0_reg_i_228_n_5;
  wire q0_reg_i_229_n_5;
  wire q0_reg_i_22_n_5;
  wire q0_reg_i_230_n_5;
  wire q0_reg_i_231_n_5;
  wire q0_reg_i_232_n_5;
  wire q0_reg_i_233_n_5;
  wire q0_reg_i_234_n_5;
  wire q0_reg_i_235_n_5;
  wire q0_reg_i_236_n_5;
  wire q0_reg_i_237_n_5;
  wire q0_reg_i_238_n_5;
  wire q0_reg_i_239_n_5;
  wire q0_reg_i_23_n_10;
  wire q0_reg_i_23_n_11;
  wire q0_reg_i_23_n_12;
  wire q0_reg_i_23_n_5;
  wire q0_reg_i_23_n_6;
  wire q0_reg_i_23_n_7;
  wire q0_reg_i_23_n_8;
  wire q0_reg_i_23_n_9;
  wire q0_reg_i_240_n_5;
  wire q0_reg_i_241_n_5;
  wire q0_reg_i_242_n_5;
  wire q0_reg_i_243_n_5;
  wire q0_reg_i_244_n_5;
  wire q0_reg_i_245_n_5;
  wire q0_reg_i_246_n_5;
  wire q0_reg_i_247_n_5;
  wire q0_reg_i_248_n_5;
  wire q0_reg_i_249_n_5;
  wire q0_reg_i_24_n_5;
  wire q0_reg_i_250_n_5;
  wire q0_reg_i_251_n_5;
  wire q0_reg_i_252_n_5;
  wire q0_reg_i_253_n_5;
  wire q0_reg_i_254_n_5;
  wire q0_reg_i_255_n_5;
  wire q0_reg_i_256_n_5;
  wire q0_reg_i_257_n_5;
  wire q0_reg_i_258_n_5;
  wire q0_reg_i_259_n_5;
  wire q0_reg_i_25_n_5;
  wire q0_reg_i_260_n_5;
  wire q0_reg_i_261_n_5;
  wire q0_reg_i_262_n_5;
  wire q0_reg_i_263_n_5;
  wire q0_reg_i_264_n_5;
  wire q0_reg_i_265_n_5;
  wire q0_reg_i_266_n_5;
  wire q0_reg_i_267_n_5;
  wire q0_reg_i_268_n_5;
  wire q0_reg_i_269_n_5;
  wire q0_reg_i_26_n_5;
  wire q0_reg_i_270_n_5;
  wire q0_reg_i_271_n_5;
  wire q0_reg_i_272_n_5;
  wire q0_reg_i_273_n_5;
  wire q0_reg_i_274_n_5;
  wire q0_reg_i_275_n_5;
  wire q0_reg_i_276_n_5;
  wire q0_reg_i_277_n_5;
  wire q0_reg_i_278_n_5;
  wire q0_reg_i_279_n_5;
  wire q0_reg_i_27_n_5;
  wire q0_reg_i_280_n_5;
  wire q0_reg_i_281_n_5;
  wire q0_reg_i_282_n_5;
  wire q0_reg_i_283_n_5;
  wire q0_reg_i_284_n_5;
  wire q0_reg_i_285_n_5;
  wire q0_reg_i_286_n_5;
  wire q0_reg_i_287_n_5;
  wire q0_reg_i_288_n_5;
  wire q0_reg_i_289_n_5;
  wire q0_reg_i_28_n_5;
  wire q0_reg_i_290_n_5;
  wire q0_reg_i_291_n_5;
  wire q0_reg_i_292_n_5;
  wire q0_reg_i_293_n_5;
  wire q0_reg_i_294_n_5;
  wire q0_reg_i_29_n_5;
  wire q0_reg_i_2_n_10;
  wire q0_reg_i_2_n_11;
  wire q0_reg_i_2_n_12;
  wire q0_reg_i_2_n_5;
  wire q0_reg_i_2_n_6;
  wire q0_reg_i_2_n_7;
  wire q0_reg_i_2_n_8;
  wire q0_reg_i_2_n_9;
  wire q0_reg_i_30_n_10;
  wire q0_reg_i_30_n_11;
  wire q0_reg_i_30_n_12;
  wire q0_reg_i_30_n_5;
  wire q0_reg_i_30_n_6;
  wire q0_reg_i_30_n_7;
  wire q0_reg_i_30_n_8;
  wire q0_reg_i_30_n_9;
  wire q0_reg_i_31_n_5;
  wire q0_reg_i_32_n_5;
  wire q0_reg_i_33_n_5;
  wire q0_reg_i_34_n_5;
  wire q0_reg_i_35_n_5;
  wire q0_reg_i_36_n_5;
  wire q0_reg_i_37_n_5;
  wire q0_reg_i_38_n_5;
  wire q0_reg_i_39_n_5;
  wire q0_reg_i_3_n_11;
  wire q0_reg_i_3_n_12;
  wire q0_reg_i_40_n_5;
  wire q0_reg_i_41_n_5;
  wire q0_reg_i_42_n_5;
  wire q0_reg_i_43_n_5;
  wire q0_reg_i_44_n_10;
  wire q0_reg_i_44_n_11;
  wire q0_reg_i_44_n_12;
  wire q0_reg_i_44_n_5;
  wire q0_reg_i_44_n_6;
  wire q0_reg_i_44_n_7;
  wire q0_reg_i_44_n_8;
  wire q0_reg_i_44_n_9;
  wire q0_reg_i_45_n_5;
  wire q0_reg_i_46_n_5;
  wire q0_reg_i_47_n_5;
  wire q0_reg_i_48_n_5;
  wire q0_reg_i_49_n_5;
  wire q0_reg_i_4_n_10;
  wire q0_reg_i_4_n_11;
  wire q0_reg_i_4_n_12;
  wire q0_reg_i_4_n_5;
  wire q0_reg_i_4_n_6;
  wire q0_reg_i_4_n_7;
  wire q0_reg_i_4_n_8;
  wire q0_reg_i_4_n_9;
  wire q0_reg_i_50_n_5;
  wire q0_reg_i_51_n_5;
  wire q0_reg_i_52_n_5;
  wire q0_reg_i_53_n_5;
  wire q0_reg_i_54_n_5;
  wire q0_reg_i_55_n_5;
  wire q0_reg_i_56_n_5;
  wire q0_reg_i_57_n_5;
  wire q0_reg_i_58_n_5;
  wire q0_reg_i_59_n_5;
  wire q0_reg_i_5_n_11;
  wire q0_reg_i_5_n_12;
  wire q0_reg_i_60_n_5;
  wire q0_reg_i_61_n_5;
  wire q0_reg_i_62_n_5;
  wire q0_reg_i_63_n_5;
  wire q0_reg_i_64_n_5;
  wire q0_reg_i_65_n_5;
  wire q0_reg_i_66_n_5;
  wire q0_reg_i_67_n_5;
  wire q0_reg_i_68_n_5;
  wire q0_reg_i_69_n_5;
  wire q0_reg_i_6_n_5;
  wire q0_reg_i_70_n_5;
  wire q0_reg_i_71_n_5;
  wire q0_reg_i_72_n_5;
  wire q0_reg_i_73_n_10;
  wire q0_reg_i_73_n_11;
  wire q0_reg_i_73_n_12;
  wire q0_reg_i_73_n_5;
  wire q0_reg_i_73_n_6;
  wire q0_reg_i_73_n_7;
  wire q0_reg_i_73_n_8;
  wire q0_reg_i_73_n_9;
  wire q0_reg_i_74_n_5;
  wire q0_reg_i_75_n_5;
  wire q0_reg_i_76_n_5;
  wire q0_reg_i_77_n_5;
  wire q0_reg_i_78_n_5;
  wire q0_reg_i_79_n_5;
  wire q0_reg_i_7_n_5;
  wire q0_reg_i_80_n_5;
  wire q0_reg_i_81_n_5;
  wire q0_reg_i_82_n_5;
  wire q0_reg_i_83_n_5;
  wire q0_reg_i_84_n_5;
  wire q0_reg_i_85_n_5;
  wire q0_reg_i_86_n_5;
  wire q0_reg_i_87_n_5;
  wire q0_reg_i_88_n_5;
  wire q0_reg_i_89_n_5;
  wire q0_reg_i_8_n_5;
  wire q0_reg_i_90_n_5;
  wire q0_reg_i_91_n_5;
  wire q0_reg_i_92_n_5;
  wire q0_reg_i_93_n_5;
  wire q0_reg_i_94_n_5;
  wire q0_reg_i_95_n_5;
  wire q0_reg_i_96_n_5;
  wire [9:0]q0_reg_i_97_0;
  wire q0_reg_i_97_n_11;
  wire q0_reg_i_97_n_12;
  wire q0_reg_i_98_n_5;
  wire q0_reg_i_99_n_5;
  wire q0_reg_i_9_n_5;
  wire q0_reg_n_52;
  wire [10:0]q1_reg_0;
  wire q1_reg_i_100_n_5;
  wire [9:0]q1_reg_i_101_0;
  wire q1_reg_i_101_n_11;
  wire q1_reg_i_101_n_12;
  wire q1_reg_i_102_n_5;
  wire [9:0]q1_reg_i_103_0;
  wire q1_reg_i_103_n_11;
  wire q1_reg_i_103_n_12;
  wire q1_reg_i_104_n_5;
  wire q1_reg_i_105_n_5;
  wire q1_reg_i_106_n_5;
  wire q1_reg_i_107_n_5;
  wire q1_reg_i_108_n_5;
  wire q1_reg_i_10_n_5;
  wire q1_reg_i_110_n_5;
  wire q1_reg_i_111_n_5;
  wire q1_reg_i_112_n_5;
  wire q1_reg_i_113_n_5;
  wire q1_reg_i_114_n_5;
  wire q1_reg_i_115_n_5;
  wire q1_reg_i_116_n_5;
  wire q1_reg_i_117_n_5;
  wire q1_reg_i_118_n_5;
  wire q1_reg_i_119_n_5;
  wire q1_reg_i_11_n_5;
  wire q1_reg_i_120_n_5;
  wire q1_reg_i_121_n_5;
  wire q1_reg_i_122_n_5;
  wire q1_reg_i_123_n_5;
  wire q1_reg_i_124_n_5;
  wire q1_reg_i_125_n_5;
  wire q1_reg_i_126_n_5;
  wire q1_reg_i_127_n_5;
  wire q1_reg_i_128_n_5;
  wire q1_reg_i_129_n_5;
  wire q1_reg_i_12_n_5;
  wire q1_reg_i_130_n_5;
  wire q1_reg_i_131_n_5;
  wire q1_reg_i_132_n_5;
  wire q1_reg_i_133_n_5;
  wire q1_reg_i_134_n_5;
  wire q1_reg_i_135_n_5;
  wire q1_reg_i_136_n_5;
  wire q1_reg_i_137_n_5;
  wire q1_reg_i_138_n_5;
  wire q1_reg_i_139_n_5;
  wire q1_reg_i_13_n_5;
  wire q1_reg_i_140_n_5;
  wire q1_reg_i_141_n_5;
  wire q1_reg_i_142_n_5;
  wire q1_reg_i_143_n_5;
  wire q1_reg_i_144_n_5;
  wire q1_reg_i_145_n_5;
  wire q1_reg_i_146_n_5;
  wire q1_reg_i_147_n_5;
  wire q1_reg_i_148_n_5;
  wire q1_reg_i_149_n_5;
  wire q1_reg_i_14_n_5;
  wire q1_reg_i_150_n_5;
  wire q1_reg_i_151_n_5;
  wire q1_reg_i_152_n_5;
  wire q1_reg_i_153_n_5;
  wire q1_reg_i_154_n_5;
  wire q1_reg_i_155_n_5;
  wire q1_reg_i_156_n_5;
  wire q1_reg_i_157_n_5;
  wire q1_reg_i_158_n_5;
  wire q1_reg_i_159_n_5;
  wire [10:0]q1_reg_i_15_0;
  wire q1_reg_i_15_n_11;
  wire q1_reg_i_15_n_12;
  wire q1_reg_i_160_n_5;
  wire q1_reg_i_161_n_5;
  wire q1_reg_i_162_n_5;
  wire q1_reg_i_163_n_5;
  wire q1_reg_i_164_n_5;
  wire q1_reg_i_165_n_5;
  wire q1_reg_i_166_n_5;
  wire q1_reg_i_167_n_5;
  wire q1_reg_i_168_n_5;
  wire q1_reg_i_169_n_5;
  wire q1_reg_i_16_n_5;
  wire q1_reg_i_170_n_5;
  wire q1_reg_i_171_n_5;
  wire q1_reg_i_172_n_5;
  wire q1_reg_i_17_n_5;
  wire q1_reg_i_18_n_5;
  wire q1_reg_i_19_n_5;
  wire q1_reg_i_1_n_5;
  wire q1_reg_i_20_n_5;
  wire q1_reg_i_21_n_5;
  wire q1_reg_i_22_n_5;
  wire q1_reg_i_23_n_5;
  wire q1_reg_i_24_n_10;
  wire q1_reg_i_24_n_11;
  wire q1_reg_i_24_n_12;
  wire q1_reg_i_24_n_5;
  wire q1_reg_i_24_n_6;
  wire q1_reg_i_24_n_7;
  wire q1_reg_i_24_n_8;
  wire q1_reg_i_24_n_9;
  wire q1_reg_i_25_n_5;
  wire q1_reg_i_26_n_5;
  wire q1_reg_i_27_n_5;
  wire q1_reg_i_28_n_5;
  wire q1_reg_i_29_n_5;
  wire q1_reg_i_2_n_11;
  wire q1_reg_i_2_n_12;
  wire q1_reg_i_30_n_5;
  wire q1_reg_i_31_n_10;
  wire q1_reg_i_31_n_11;
  wire q1_reg_i_31_n_12;
  wire q1_reg_i_31_n_5;
  wire q1_reg_i_31_n_6;
  wire q1_reg_i_31_n_7;
  wire q1_reg_i_31_n_8;
  wire q1_reg_i_31_n_9;
  wire q1_reg_i_32_n_5;
  wire q1_reg_i_33_n_5;
  wire q1_reg_i_34_n_5;
  wire q1_reg_i_35_n_5;
  wire q1_reg_i_36_n_5;
  wire q1_reg_i_37_n_5;
  wire q1_reg_i_38_n_5;
  wire q1_reg_i_39_n_5;
  wire q1_reg_i_3_n_10;
  wire q1_reg_i_3_n_11;
  wire q1_reg_i_3_n_12;
  wire q1_reg_i_3_n_5;
  wire q1_reg_i_3_n_6;
  wire q1_reg_i_3_n_7;
  wire q1_reg_i_3_n_8;
  wire q1_reg_i_3_n_9;
  wire q1_reg_i_40_n_5;
  wire q1_reg_i_41_n_5;
  wire q1_reg_i_42_n_10;
  wire q1_reg_i_42_n_11;
  wire q1_reg_i_42_n_12;
  wire q1_reg_i_42_n_5;
  wire q1_reg_i_42_n_6;
  wire q1_reg_i_42_n_7;
  wire q1_reg_i_42_n_8;
  wire q1_reg_i_42_n_9;
  wire q1_reg_i_43_n_5;
  wire q1_reg_i_44_n_5;
  wire q1_reg_i_45_n_5;
  wire q1_reg_i_46_n_5;
  wire q1_reg_i_47_n_5;
  wire q1_reg_i_48_n_5;
  wire q1_reg_i_49_n_5;
  wire q1_reg_i_4_n_11;
  wire q1_reg_i_4_n_12;
  wire q1_reg_i_50_n_5;
  wire q1_reg_i_51_n_5;
  wire q1_reg_i_52_n_5;
  wire q1_reg_i_53_n_5;
  wire q1_reg_i_54_n_5;
  wire q1_reg_i_55_n_5;
  wire q1_reg_i_56_n_5;
  wire q1_reg_i_57_n_5;
  wire q1_reg_i_58_n_5;
  wire q1_reg_i_59_n_5;
  wire q1_reg_i_5_n_10;
  wire q1_reg_i_5_n_11;
  wire q1_reg_i_5_n_12;
  wire q1_reg_i_5_n_5;
  wire q1_reg_i_5_n_6;
  wire q1_reg_i_5_n_7;
  wire q1_reg_i_5_n_8;
  wire q1_reg_i_5_n_9;
  wire q1_reg_i_60_n_5;
  wire q1_reg_i_61_n_5;
  wire q1_reg_i_62_n_5;
  wire q1_reg_i_63_n_5;
  wire q1_reg_i_64_n_5;
  wire q1_reg_i_65_n_5;
  wire q1_reg_i_66_n_5;
  wire q1_reg_i_67_n_5;
  wire q1_reg_i_68_n_5;
  wire q1_reg_i_69_n_5;
  wire q1_reg_i_6_n_11;
  wire q1_reg_i_6_n_12;
  wire q1_reg_i_70_n_5;
  wire q1_reg_i_71_n_5;
  wire [9:0]q1_reg_i_72_0;
  wire q1_reg_i_72_n_11;
  wire q1_reg_i_72_n_12;
  wire q1_reg_i_73_n_5;
  wire q1_reg_i_74_n_5;
  wire q1_reg_i_75_n_5;
  wire q1_reg_i_76_n_5;
  wire q1_reg_i_77_n_5;
  wire q1_reg_i_78_n_5;
  wire q1_reg_i_79_n_5;
  wire q1_reg_i_7_n_5;
  wire q1_reg_i_80_n_5;
  wire q1_reg_i_81_n_5;
  wire q1_reg_i_82_n_5;
  wire q1_reg_i_83_n_5;
  wire q1_reg_i_84_n_5;
  wire q1_reg_i_85_n_5;
  wire q1_reg_i_86_n_5;
  wire q1_reg_i_87_n_5;
  wire q1_reg_i_88_n_5;
  wire q1_reg_i_89_n_5;
  wire q1_reg_i_8_n_5;
  wire q1_reg_i_90_n_5;
  wire q1_reg_i_91_n_5;
  wire q1_reg_i_92_n_5;
  wire q1_reg_i_93_n_5;
  wire q1_reg_i_94_n_5;
  wire q1_reg_i_95_n_5;
  wire q1_reg_i_96_n_10;
  wire q1_reg_i_96_n_11;
  wire q1_reg_i_96_n_12;
  wire q1_reg_i_96_n_5;
  wire q1_reg_i_96_n_6;
  wire q1_reg_i_96_n_7;
  wire q1_reg_i_96_n_8;
  wire q1_reg_i_96_n_9;
  wire q1_reg_i_97_n_10;
  wire q1_reg_i_97_n_11;
  wire q1_reg_i_97_n_12;
  wire q1_reg_i_97_n_5;
  wire q1_reg_i_97_n_6;
  wire q1_reg_i_97_n_7;
  wire q1_reg_i_97_n_8;
  wire q1_reg_i_97_n_9;
  wire q1_reg_i_98_n_10;
  wire q1_reg_i_98_n_11;
  wire q1_reg_i_98_n_12;
  wire q1_reg_i_98_n_5;
  wire q1_reg_i_98_n_6;
  wire q1_reg_i_98_n_7;
  wire q1_reg_i_98_n_8;
  wire q1_reg_i_98_n_9;
  wire [9:0]q1_reg_i_99_0;
  wire q1_reg_i_99_n_11;
  wire q1_reg_i_99_n_12;
  wire q1_reg_i_9_n_5;
  wire q1_reg_n_51;
  wire q1_reg_n_52;
  wire [9:0]sel;
  wire [10:0]sub_ln477_1_fu_2526_p2;
  wire [10:0]sub_ln477_2_fu_2561_p2;
  wire [10:0]sub_ln477_3_fu_2596_p2;
  wire [10:0]sub_ln477_fu_2491_p2;
  wire [10:0]sub_ln478_1_fu_2702_p2;
  wire [10:0]sub_ln478_2_fu_2737_p2;
  wire [10:0]sub_ln478_3_fu_2772_p2;
  wire [10:0]sub_ln478_fu_2667_p2;
  wire [10:0]sub_ln479_1_fu_2878_p2;
  wire [10:0]sub_ln479_2_fu_2913_p2;
  wire [10:0]sub_ln479_3_fu_2948_p2;
  wire [10:0]sub_ln479_fu_2843_p2;
  wire tmp_27_reg_4088;
  wire tmp_28_reg_4098;
  wire [10:0]var_1_fu_2657_p4;
  wire [10:0]var_2_fu_2833_p4;
  wire [10:0]var_3_fu_3009_p4;
  wire [10:0]var_fu_2481_p4;
  wire [15:0]NLW_q0_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q0_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q0_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q0_reg_CASDOUTPB_UNCONNECTED;
  wire [15:10]NLW_q0_reg_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_q0_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_q0_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_1_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_1_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_126_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_126_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_128_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_128_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_130_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_130_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_136_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_136_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_14_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_14_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_165_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_165_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_167_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_167_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_169_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_169_O_UNCONNECTED;
  wire [0:0]NLW_q0_reg_i_2_O_UNCONNECTED;
  wire [0:0]NLW_q0_reg_i_23_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_3_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_3_O_UNCONNECTED;
  wire [0:0]NLW_q0_reg_i_30_O_UNCONNECTED;
  wire [0:0]NLW_q0_reg_i_4_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_5_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_5_O_UNCONNECTED;
  wire [7:2]NLW_q0_reg_i_97_CO_UNCONNECTED;
  wire [7:3]NLW_q0_reg_i_97_O_UNCONNECTED;
  wire [15:0]NLW_q1_reg_CASDOUTA_UNCONNECTED;
  wire [15:0]NLW_q1_reg_CASDOUTB_UNCONNECTED;
  wire [1:0]NLW_q1_reg_CASDOUTPA_UNCONNECTED;
  wire [1:0]NLW_q1_reg_CASDOUTPB_UNCONNECTED;
  wire [15:10]NLW_q1_reg_DOUTADOUT_UNCONNECTED;
  wire [15:0]NLW_q1_reg_DOUTBDOUT_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOUTPADOUTP_UNCONNECTED;
  wire [1:0]NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED;
  wire [7:2]NLW_q1_reg_i_101_CO_UNCONNECTED;
  wire [7:3]NLW_q1_reg_i_101_O_UNCONNECTED;
  wire [7:2]NLW_q1_reg_i_103_CO_UNCONNECTED;
  wire [7:3]NLW_q1_reg_i_103_O_UNCONNECTED;
  wire [7:2]NLW_q1_reg_i_15_CO_UNCONNECTED;
  wire [7:3]NLW_q1_reg_i_15_O_UNCONNECTED;
  wire [7:2]NLW_q1_reg_i_2_CO_UNCONNECTED;
  wire [7:3]NLW_q1_reg_i_2_O_UNCONNECTED;
  wire [0:0]NLW_q1_reg_i_24_O_UNCONNECTED;
  wire [0:0]NLW_q1_reg_i_3_O_UNCONNECTED;
  wire [0:0]NLW_q1_reg_i_31_O_UNCONNECTED;
  wire [7:2]NLW_q1_reg_i_4_CO_UNCONNECTED;
  wire [7:3]NLW_q1_reg_i_4_O_UNCONNECTED;
  wire [0:0]NLW_q1_reg_i_5_O_UNCONNECTED;
  wire [7:2]NLW_q1_reg_i_6_CO_UNCONNECTED;
  wire [7:3]NLW_q1_reg_i_6_O_UNCONNECTED;
  wire [7:2]NLW_q1_reg_i_72_CO_UNCONNECTED;
  wire [7:3]NLW_q1_reg_i_72_O_UNCONNECTED;
  wire [7:2]NLW_q1_reg_i_99_CO_UNCONNECTED;
  wire [7:3]NLW_q1_reg_i_99_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_17
       (.I0(q0_reg_0[6]),
        .I1(DOUTADOUT[6]),
        .I2(B[6]),
        .O(q0_reg_6));
  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_18
       (.I0(q0_reg_0[5]),
        .I1(DOUTADOUT[5]),
        .I2(B[5]),
        .O(q0_reg_5));
  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_19
       (.I0(q0_reg_0[4]),
        .I1(DOUTADOUT[4]),
        .I2(B[4]),
        .O(q0_reg_4));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    g0_b0_i_2
       (.I0(q0_reg_1[6]),
        .I1(q0_reg_6),
        .I2(q0_reg_0[5]),
        .I3(B[5]),
        .I4(DOUTADOUT[5]),
        .O(DI[4]));
  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_20
       (.I0(q0_reg_0[3]),
        .I1(DOUTADOUT[3]),
        .I2(B[3]),
        .O(q0_reg_3));
  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_21
       (.I0(q0_reg_0[2]),
        .I1(DOUTADOUT[2]),
        .I2(B[2]),
        .O(q0_reg_2));
  LUT3 #(
    .INIT(8'h96)) 
    g0_b0_i_22
       (.I0(q0_reg_0[7]),
        .I1(DOUTADOUT[7]),
        .I2(B[7]),
        .O(q0_reg_8));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    g0_b0_i_3
       (.I0(q0_reg_1[5]),
        .I1(q0_reg_5),
        .I2(q0_reg_0[4]),
        .I3(B[4]),
        .I4(DOUTADOUT[4]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    g0_b0_i_4
       (.I0(q0_reg_1[4]),
        .I1(q0_reg_4),
        .I2(q0_reg_0[3]),
        .I3(B[3]),
        .I4(DOUTADOUT[3]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    g0_b0_i_5
       (.I0(q0_reg_1[3]),
        .I1(q0_reg_3),
        .I2(q0_reg_0[2]),
        .I3(B[2]),
        .I4(DOUTADOUT[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    g0_b0_i_6
       (.I0(q0_reg_1[2]),
        .I1(q0_reg_2),
        .I2(q0_reg_0[1]),
        .I3(B[1]),
        .I4(DOUTADOUT[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0000000055544454)) 
    lshr_ln501_1_reg_4193_reg_i_10
       (.I0(O[1]),
        .I1(O[0]),
        .I2(DSP_A_B_DATA_INST_1),
        .I3(DSP_A_B_DATA_INST_2[1]),
        .I4(DSP_A_B_DATA_INST_3),
        .I5(CO),
        .O(A[9]));
  LUT5 #(
    .INIT(32'h0000FFB8)) 
    lshr_ln501_1_reg_4193_reg_i_11
       (.I0(DSP_A_B_DATA_INST),
        .I1(O[0]),
        .I2(DSP_A_B_DATA_INST_0),
        .I3(O[1]),
        .I4(CO),
        .O(A[8]));
  LUT6 #(
    .INIT(64'hFFFFFEAEAAAAFEAE)) 
    lshr_ln501_1_reg_4193_reg_i_12
       (.I0(CO),
        .I1(DSP_A_B_DATA_INST_11),
        .I2(O[0]),
        .I3(DSP_A_B_DATA_INST_12),
        .I4(O[1]),
        .I5(lshr_ln501_1_reg_4193_reg_i_28_n_5),
        .O(A[7]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_13
       (.I0(lshr_ln501_1_reg_4193_reg_i_29_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_30_n_5),
        .O(A[6]),
        .S(CO));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    lshr_ln501_1_reg_4193_reg_i_14
       (.I0(lshr_ln501_1_reg_4193_reg_i_31_n_5),
        .I1(CO),
        .I2(lshr_ln501_1_reg_4193_reg_i_32_n_5),
        .I3(O[1]),
        .I4(lshr_ln501_1_reg_4193_reg_i_33_n_5),
        .O(A[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    lshr_ln501_1_reg_4193_reg_i_15
       (.I0(lshr_ln501_1_reg_4193_reg_i_34_n_5),
        .I1(O[1]),
        .I2(lshr_ln501_1_reg_4193_reg_i_35_n_5),
        .I3(CO),
        .I4(lshr_ln501_1_reg_4193_reg_i_36_n_5),
        .O(A[4]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_16
       (.I0(lshr_ln501_1_reg_4193_reg_i_37_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_38_n_5),
        .O(A[3]),
        .S(CO));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_17
       (.I0(lshr_ln501_1_reg_4193_reg_i_39_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_40_n_5),
        .O(A[2]),
        .S(CO));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_18
       (.I0(lshr_ln501_1_reg_4193_reg_i_41_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_42_n_5),
        .O(A[1]),
        .S(CO));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_19
       (.I0(lshr_ln501_1_reg_4193_reg_i_43_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_44_n_5),
        .O(A[0]),
        .S(CO));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4193_reg_i_2
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_10),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[17]));
  LUT6 #(
    .INIT(64'h0000000055544454)) 
    lshr_ln501_1_reg_4193_reg_i_21
       (.I0(O[0]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(lshr_ln501_1_reg_4193_reg_i_9_0),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(lshr_ln501_1_reg_4193_reg_i_13_0),
        .I5(O[1]),
        .O(lshr_ln501_1_reg_4193_reg_i_21_n_5));
  LUT4 #(
    .INIT(16'h005D)) 
    lshr_ln501_1_reg_4193_reg_i_28
       (.I0(DSP_A_B_DATA_INST_2[1]),
        .I1(lshr_ln501_1_reg_4193_reg_i_12_0),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(O[0]),
        .O(lshr_ln501_1_reg_4193_reg_i_28_n_5));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    lshr_ln501_1_reg_4193_reg_i_29
       (.I0(lshr_ln501_1_reg_4193_reg_i_52_n_5),
        .I1(O[1]),
        .I2(lshr_ln501_1_reg_4193_reg_i_13_1),
        .I3(O[0]),
        .I4(lshr_ln501_1_reg_4193_reg_i_13_2),
        .O(lshr_ln501_1_reg_4193_reg_i_29_n_5));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4193_reg_i_3
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_9),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[16]));
  LUT5 #(
    .INIT(32'h000055F7)) 
    lshr_ln501_1_reg_4193_reg_i_30
       (.I0(O[0]),
        .I1(DSP_A_B_DATA_INST_2[0]),
        .I2(lshr_ln501_1_reg_4193_reg_i_13_0),
        .I3(DSP_A_B_DATA_INST_2[1]),
        .I4(O[1]),
        .O(lshr_ln501_1_reg_4193_reg_i_30_n_5));
  LUT6 #(
    .INIT(64'h0045FFFF00450000)) 
    lshr_ln501_1_reg_4193_reg_i_31
       (.I0(DSP_A_B_DATA_INST_2[1]),
        .I1(lshr_ln501_1_reg_4193_reg_i_14_7),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(O[0]),
        .I4(O[1]),
        .I5(lshr_ln501_1_reg_4193_reg_i_55_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_31_n_5));
  LUT6 #(
    .INIT(64'h3B38FFFF3B380000)) 
    lshr_ln501_1_reg_4193_reg_i_32
       (.I0(lshr_ln501_1_reg_4193_reg_i_14_4),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(lshr_ln501_1_reg_4193_reg_i_14_5),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_14_6),
        .O(lshr_ln501_1_reg_4193_reg_i_32_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_33
       (.I0(lshr_ln501_1_reg_4193_reg_i_14_0),
        .I1(lshr_ln501_1_reg_4193_reg_i_14_1),
        .I2(O[0]),
        .I3(lshr_ln501_1_reg_4193_reg_i_14_2),
        .I4(DSP_A_B_DATA_INST_2[1]),
        .I5(lshr_ln501_1_reg_4193_reg_i_14_3),
        .O(lshr_ln501_1_reg_4193_reg_i_33_n_5));
  LUT5 #(
    .INIT(32'h33303838)) 
    lshr_ln501_1_reg_4193_reg_i_34
       (.I0(lshr_ln501_1_reg_4193_reg_i_15_6),
        .I1(O[0]),
        .I2(DSP_A_B_DATA_INST_2[1]),
        .I3(lshr_ln501_1_reg_4193_reg_i_15_7),
        .I4(DSP_A_B_DATA_INST_2[0]),
        .O(lshr_ln501_1_reg_4193_reg_i_34_n_5));
  LUT6 #(
    .INIT(64'hBC8CFFFFBC8C0000)) 
    lshr_ln501_1_reg_4193_reg_i_35
       (.I0(lshr_ln501_1_reg_4193_reg_i_15_4),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(lshr_ln501_1_reg_4193_reg_i_31_0),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_15_5),
        .O(lshr_ln501_1_reg_4193_reg_i_35_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_36
       (.I0(lshr_ln501_1_reg_4193_reg_i_15_0),
        .I1(lshr_ln501_1_reg_4193_reg_i_15_1),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4193_reg_i_15_2),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_15_3),
        .O(lshr_ln501_1_reg_4193_reg_i_36_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_37
       (.I0(lshr_ln501_1_reg_4193_reg_i_16_0),
        .I1(lshr_ln501_1_reg_4193_reg_i_16_1),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4193_reg_i_16_2),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_16_3),
        .O(lshr_ln501_1_reg_4193_reg_i_37_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_38
       (.I0(lshr_ln501_1_reg_4193_reg_i_16_4),
        .I1(lshr_ln501_1_reg_4193_reg_i_16_5),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4193_reg_i_16_6),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_16_7),
        .O(lshr_ln501_1_reg_4193_reg_i_38_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_39
       (.I0(lshr_ln501_1_reg_4193_reg_i_17_0),
        .I1(lshr_ln501_1_reg_4193_reg_i_17_1),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4193_reg_i_17_2),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_17_3),
        .O(lshr_ln501_1_reg_4193_reg_i_39_n_5));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4193_reg_i_4
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_8),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_40
       (.I0(lshr_ln501_1_reg_4193_reg_i_17_4),
        .I1(lshr_ln501_1_reg_4193_reg_i_17_5),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4193_reg_i_17_6),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_17_7),
        .O(lshr_ln501_1_reg_4193_reg_i_40_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_41
       (.I0(lshr_ln501_1_reg_4193_reg_i_18_0),
        .I1(lshr_ln501_1_reg_4193_reg_i_18_1),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4193_reg_i_18_2),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_18_3),
        .O(lshr_ln501_1_reg_4193_reg_i_41_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_42
       (.I0(lshr_ln501_1_reg_4193_reg_i_18_4),
        .I1(lshr_ln501_1_reg_4193_reg_i_18_5),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4193_reg_i_18_6),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_18_7),
        .O(lshr_ln501_1_reg_4193_reg_i_42_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_43
       (.I0(lshr_ln501_1_reg_4193_reg_i_19_0),
        .I1(lshr_ln501_1_reg_4193_reg_i_19_1),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4193_reg_i_19_2),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_19_3),
        .O(lshr_ln501_1_reg_4193_reg_i_43_n_5));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_44
       (.I0(lshr_ln501_1_reg_4193_reg_i_19_4),
        .I1(lshr_ln501_1_reg_4193_reg_i_19_5),
        .I2(O[1]),
        .I3(lshr_ln501_1_reg_4193_reg_i_19_6),
        .I4(O[0]),
        .I5(lshr_ln501_1_reg_4193_reg_i_19_7),
        .O(lshr_ln501_1_reg_4193_reg_i_44_n_5));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    lshr_ln501_1_reg_4193_reg_i_45
       (.I0(q0_reg_1[7]),
        .I1(q0_reg_8),
        .I2(q0_reg_0[6]),
        .I3(B[6]),
        .I4(DOUTADOUT[6]),
        .O(q0_reg_7));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    lshr_ln501_1_reg_4193_reg_i_46
       (.I0(B[8]),
        .I1(q0_reg_0[8]),
        .I2(q0_reg_0[7]),
        .I3(B[7]),
        .I4(DOUTADOUT[7]),
        .O(S));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4193_reg_i_5
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_7),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[14]));
  LUT6 #(
    .INIT(64'h3333330030BB30BB)) 
    lshr_ln501_1_reg_4193_reg_i_52
       (.I0(lshr_ln501_1_reg_4193_reg_i_29_0),
        .I1(O[0]),
        .I2(lshr_ln501_1_reg_4193_reg_i_29_1),
        .I3(DSP_A_B_DATA_INST_2[1]),
        .I4(lshr_ln501_1_reg_4193_reg_i_29_2),
        .I5(DSP_A_B_DATA_INST_2[0]),
        .O(lshr_ln501_1_reg_4193_reg_i_52_n_5));
  LUT5 #(
    .INIT(32'hCFCCB3B3)) 
    lshr_ln501_1_reg_4193_reg_i_55
       (.I0(lshr_ln501_1_reg_4193_reg_i_31_0),
        .I1(O[0]),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(lshr_ln501_1_reg_4193_reg_i_31_1),
        .I4(DSP_A_B_DATA_INST_2[1]),
        .O(lshr_ln501_1_reg_4193_reg_i_55_n_5));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4193_reg_i_6
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_6),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[13]));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    lshr_ln501_1_reg_4193_reg_i_7
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_5),
        .I3(DSP_A_B_DATA_INST_2[0]),
        .I4(O[0]),
        .I5(CO),
        .O(A[12]));
  LUT6 #(
    .INIT(64'h0000000000001110)) 
    lshr_ln501_1_reg_4193_reg_i_8
       (.I0(O[1]),
        .I1(DSP_A_B_DATA_INST_2[1]),
        .I2(DSP_A_B_DATA_INST_2[0]),
        .I3(DSP_A_B_DATA_INST_4),
        .I4(O[0]),
        .I5(CO),
        .O(A[11]));
  LUT2 #(
    .INIT(4'h2)) 
    lshr_ln501_1_reg_4193_reg_i_9
       (.I0(lshr_ln501_1_reg_4193_reg_i_21_n_5),
        .I1(CO),
        .O(A[10]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV1_TABLE_U/q0_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF),
    .INIT_01(256'h0021002200230024002500270028002A002C002E0030003300350038003C003F),
    .INIT_02(256'h00150016001600170017001800180019001A001A001B001C001D001E001F001F),
    .INIT_03(256'h0010001000100011001100110011001200120012001300130014001400140015),
    .INIT_04(256'h000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F),
    .INIT_05(256'h000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C),
    .INIT_06(256'h000900090009000900090009000900090009000A000A000A000A000A000A000A),
    .INIT_07(256'h0008000800080008000800080008000800080008000800080008000800090009),
    .INIT_08(256'h0007000700070007000700070007000700070007000700070007000700070007),
    .INIT_09(256'h0006000600060006000600060006000600060006000600060006000700070007),
    .INIT_0A(256'h0005000500050005000500060006000600060006000600060006000600060006),
    .INIT_0B(256'h0005000500050005000500050005000500050005000500050005000500050005),
    .INIT_0C(256'h0004000400040005000500050005000500050005000500050005000500050005),
    .INIT_0D(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0E(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0F(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_10(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_11(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_12(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_13(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_14(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_15(256'h0002000200020002000200020002000200020002000300030003000300030003),
    .INIT_16(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_17(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_18(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_19(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1A(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1B(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1C(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1D(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1E(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1F(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_20(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_21(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_22(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_23(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_24(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_25(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_26(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_27(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_28(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_29(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_30(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_31(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_32(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_33(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_34(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_35(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_36(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_37(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_38(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_39(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q0_reg
       (.ADDRARDADDR({sel,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({add_ln492_3_fu_3066_p2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q0_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q0_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q0_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q0_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q0_reg_DOUTADOUT_UNCONNECTED[15:10],q0_reg_0,q0_reg_n_52}),
        .DOUTBDOUT({NLW_q0_reg_DOUTBDOUT_UNCONNECTED[15:10],q0_reg_1,NLW_q0_reg_DOUTBDOUT_UNCONNECTED[1:0]}),
        .DOUTPADOUTP(NLW_q0_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_q0_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(q1_reg_i_1_n_5),
        .ENBWREN(q1_reg_i_1_n_5),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_1
       (.CI(q0_reg_i_2_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_1_CO_UNCONNECTED[7:2],q0_reg_i_1_n_11,q0_reg_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_1_O_UNCONNECTED[7:3],sel[9:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,var_3_fu_3009_p4[10:8]}));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_10
       (.I0(q0_reg_11[3]),
        .I1(var_3_fu_3009_p4[3]),
        .O(q0_reg_i_10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    q0_reg_i_100
       (.I0(sub_ln479_2_fu_2913_p2[10]),
        .I1(q0_reg_i_177_n_5),
        .I2(sub_ln479_2_fu_2913_p2[5]),
        .I3(q0_reg_i_176_n_5),
        .I4(q0_reg_i_175_n_5),
        .O(q0_reg_i_100_n_5));
  LUT3 #(
    .INIT(8'h71)) 
    q0_reg_i_101
       (.I0(q0_reg_i_103_n_5),
        .I1(q0_reg_i_102_n_5),
        .I2(q0_reg_i_104_n_5),
        .O(q0_reg_i_101_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    q0_reg_i_102
       (.I0(sub_ln479_3_fu_2948_p2[4]),
        .I1(sub_ln479_3_fu_2948_p2[3]),
        .I2(sub_ln479_3_fu_2948_p2[0]),
        .I3(sub_ln479_3_fu_2948_p2[1]),
        .I4(sub_ln479_3_fu_2948_p2[2]),
        .I5(sub_ln479_3_fu_2948_p2[10]),
        .O(q0_reg_i_102_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    q0_reg_i_103
       (.I0(sub_ln479_1_fu_2878_p2[4]),
        .I1(sub_ln479_1_fu_2878_p2[3]),
        .I2(sub_ln479_1_fu_2878_p2[0]),
        .I3(sub_ln479_1_fu_2878_p2[1]),
        .I4(sub_ln479_1_fu_2878_p2[2]),
        .I5(sub_ln479_1_fu_2878_p2[10]),
        .O(q0_reg_i_103_n_5));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    q0_reg_i_104
       (.I0(sub_ln479_2_fu_2913_p2[4]),
        .I1(sub_ln479_2_fu_2913_p2[10]),
        .I2(sub_ln479_2_fu_2913_p2[3]),
        .I3(sub_ln479_2_fu_2913_p2[0]),
        .I4(sub_ln479_2_fu_2913_p2[1]),
        .I5(sub_ln479_2_fu_2913_p2[2]),
        .O(q0_reg_i_104_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    q0_reg_i_105
       (.I0(sub_ln479_fu_2843_p2[4]),
        .I1(sub_ln479_fu_2843_p2[3]),
        .I2(sub_ln479_fu_2843_p2[0]),
        .I3(sub_ln479_fu_2843_p2[1]),
        .I4(sub_ln479_fu_2843_p2[2]),
        .I5(sub_ln479_fu_2843_p2[10]),
        .O(q0_reg_i_105_n_5));
  LUT3 #(
    .INIT(8'h8E)) 
    q0_reg_i_106
       (.I0(q0_reg_i_108_n_5),
        .I1(q0_reg_i_107_n_5),
        .I2(q0_reg_i_109_n_5),
        .O(q0_reg_i_106_n_5));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    q0_reg_i_107
       (.I0(sub_ln479_3_fu_2948_p2[3]),
        .I1(sub_ln479_3_fu_2948_p2[2]),
        .I2(sub_ln479_3_fu_2948_p2[1]),
        .I3(sub_ln479_3_fu_2948_p2[0]),
        .I4(sub_ln479_3_fu_2948_p2[10]),
        .O(q0_reg_i_107_n_5));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    q0_reg_i_108
       (.I0(sub_ln479_1_fu_2878_p2[3]),
        .I1(sub_ln479_1_fu_2878_p2[2]),
        .I2(sub_ln479_1_fu_2878_p2[1]),
        .I3(sub_ln479_1_fu_2878_p2[0]),
        .I4(sub_ln479_1_fu_2878_p2[10]),
        .O(q0_reg_i_108_n_5));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h6666666A)) 
    q0_reg_i_109
       (.I0(sub_ln479_2_fu_2913_p2[3]),
        .I1(sub_ln479_2_fu_2913_p2[10]),
        .I2(sub_ln479_2_fu_2913_p2[2]),
        .I3(sub_ln479_2_fu_2913_p2[1]),
        .I4(sub_ln479_2_fu_2913_p2[0]),
        .O(q0_reg_i_109_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_11
       (.I0(q0_reg_11[2]),
        .I1(var_3_fu_3009_p4[2]),
        .O(q0_reg_i_11_n_5));
  LUT5 #(
    .INIT(32'hAAA95555)) 
    q0_reg_i_110
       (.I0(sub_ln479_fu_2843_p2[3]),
        .I1(sub_ln479_fu_2843_p2[2]),
        .I2(sub_ln479_fu_2843_p2[1]),
        .I3(sub_ln479_fu_2843_p2[0]),
        .I4(sub_ln479_fu_2843_p2[10]),
        .O(q0_reg_i_110_n_5));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    q0_reg_i_111
       (.I0(q0_reg_i_182_n_5),
        .I1(q0_reg_i_183_n_5),
        .I2(sub_ln479_2_fu_2913_p2[2]),
        .I3(sub_ln479_2_fu_2913_p2[10]),
        .I4(sub_ln479_2_fu_2913_p2[0]),
        .I5(sub_ln479_2_fu_2913_p2[1]),
        .O(q0_reg_i_111_n_5));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'hFF787800)) 
    q0_reg_i_112
       (.I0(sub_ln479_3_fu_2948_p2[0]),
        .I1(sub_ln479_3_fu_2948_p2[10]),
        .I2(sub_ln479_3_fu_2948_p2[1]),
        .I3(q0_reg_i_184_n_5),
        .I4(q0_reg_i_185_n_5),
        .O(q0_reg_i_112_n_5));
  LUT6 #(
    .INIT(64'h1FE0E01FE01F1FE0)) 
    q0_reg_i_113
       (.I0(sub_ln479_2_fu_2913_p2[1]),
        .I1(sub_ln479_2_fu_2913_p2[0]),
        .I2(sub_ln479_2_fu_2913_p2[10]),
        .I3(sub_ln479_2_fu_2913_p2[2]),
        .I4(q0_reg_i_183_n_5),
        .I5(q0_reg_i_182_n_5),
        .O(q0_reg_i_113_n_5));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    q0_reg_i_114
       (.I0(sub_ln479_3_fu_2948_p2[1]),
        .I1(sub_ln479_3_fu_2948_p2[10]),
        .I2(sub_ln479_3_fu_2948_p2[0]),
        .I3(q0_reg_i_185_n_5),
        .I4(q0_reg_i_184_n_5),
        .O(q0_reg_i_114_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_115
       (.I0(q0_reg_i_97_0[7]),
        .I1(q0_reg_i_186_n_5),
        .O(q0_reg_i_115_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_116
       (.I0(q0_reg_i_97_0[6]),
        .I1(q0_reg_i_187_n_5),
        .O(q0_reg_i_116_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q0_reg_i_117
       (.I0(q0_reg_i_188_n_5),
        .I1(ave_3_reg_4082[6]),
        .I2(q0_reg_i_189_n_5),
        .I3(ave_3_reg_4082[7]),
        .I4(ave_3_reg_4082[11]),
        .I5(q0_reg_i_97_0[5]),
        .O(q0_reg_i_117_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q0_reg_i_118
       (.I0(q0_reg_i_188_n_5),
        .I1(q0_reg_i_189_n_5),
        .I2(ave_3_reg_4082[6]),
        .I3(ave_3_reg_4082[11]),
        .I4(q0_reg_i_97_0[4]),
        .O(q0_reg_i_118_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_119
       (.I0(q0_reg_i_97_0[3]),
        .I1(q0_reg_i_190_n_5),
        .O(q0_reg_i_119_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_12
       (.I0(q0_reg_11[1]),
        .I1(var_3_fu_3009_p4[1]),
        .O(q0_reg_i_12_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_120
       (.I0(q0_reg_i_97_0[2]),
        .I1(q0_reg_i_191_n_5),
        .O(q0_reg_i_120_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q0_reg_i_121
       (.I0(q0_reg_i_97_0[1]),
        .I1(ave_3_reg_4082[11]),
        .I2(ave_3_reg_4082[2]),
        .I3(ave_3_reg_4082[1]),
        .I4(ave_3_reg_4082[0]),
        .I5(ave_3_reg_4082[3]),
        .O(q0_reg_i_121_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q0_reg_i_122
       (.I0(q0_reg_i_97_0[0]),
        .I1(ave_3_reg_4082[2]),
        .I2(ave_3_reg_4082[1]),
        .I3(ave_3_reg_4082[0]),
        .I4(ave_3_reg_4082[11]),
        .O(q0_reg_i_122_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_123
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_123_n_5,q0_reg_i_123_n_6,q0_reg_i_123_n_7,q0_reg_i_123_n_8,q0_reg_i_123_n_9,q0_reg_i_123_n_10,q0_reg_i_123_n_11,q0_reg_i_123_n_12}),
        .DI(q0_reg_i_130_0[7:0]),
        .O(sub_ln479_2_fu_2913_p2[7:0]),
        .S({q0_reg_i_192_n_5,q0_reg_i_193_n_5,q0_reg_i_194_n_5,q0_reg_i_195_n_5,q0_reg_i_196_n_5,q0_reg_i_197_n_5,q0_reg_i_198_n_5,q0_reg_i_199_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_124
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_124_n_5,q0_reg_i_124_n_6,q0_reg_i_124_n_7,q0_reg_i_124_n_8,q0_reg_i_124_n_9,q0_reg_i_124_n_10,q0_reg_i_124_n_11,q0_reg_i_124_n_12}),
        .DI(q0_reg_i_126_0[7:0]),
        .O(sub_ln479_1_fu_2878_p2[7:0]),
        .S({q0_reg_i_200_n_5,q0_reg_i_201_n_5,q0_reg_i_202_n_5,q0_reg_i_203_n_5,q0_reg_i_204_n_5,q0_reg_i_205_n_5,q0_reg_i_206_n_5,q0_reg_i_207_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_125
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_125_n_5,q0_reg_i_125_n_6,q0_reg_i_125_n_7,q0_reg_i_125_n_8,q0_reg_i_125_n_9,q0_reg_i_125_n_10,q0_reg_i_125_n_11,q0_reg_i_125_n_12}),
        .DI(q0_reg_i_128_0[7:0]),
        .O(sub_ln479_3_fu_2948_p2[7:0]),
        .S({q0_reg_i_208_n_5,q0_reg_i_209_n_5,q0_reg_i_210_n_5,q0_reg_i_211_n_5,q0_reg_i_212_n_5,q0_reg_i_213_n_5,q0_reg_i_214_n_5,q0_reg_i_215_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_126
       (.CI(q0_reg_i_124_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_126_CO_UNCONNECTED[7:2],q0_reg_i_126_n_11,q0_reg_i_126_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_3_fu_2462_p3,q0_reg_i_126_0[8]}),
        .O({NLW_q0_reg_i_126_O_UNCONNECTED[7:3],sub_ln479_1_fu_2878_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_i_216_n_5,q0_reg_i_217_n_5,q0_reg_i_218_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_127
       (.I0(sub_ln479_1_fu_2878_p2[5]),
        .I1(sub_ln479_1_fu_2878_p2[3]),
        .I2(sub_ln479_1_fu_2878_p2[0]),
        .I3(sub_ln479_1_fu_2878_p2[1]),
        .I4(sub_ln479_1_fu_2878_p2[2]),
        .I5(sub_ln479_1_fu_2878_p2[4]),
        .O(q0_reg_i_127_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_128
       (.CI(q0_reg_i_125_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_128_CO_UNCONNECTED[7:2],q0_reg_i_128_n_11,q0_reg_i_128_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_3_fu_2462_p3,q0_reg_i_128_0[8]}),
        .O({NLW_q0_reg_i_128_O_UNCONNECTED[7:3],sub_ln479_3_fu_2948_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_i_219_n_5,q0_reg_i_220_n_5,q0_reg_i_221_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_129
       (.I0(sub_ln479_3_fu_2948_p2[5]),
        .I1(sub_ln479_3_fu_2948_p2[3]),
        .I2(sub_ln479_3_fu_2948_p2[0]),
        .I3(sub_ln479_3_fu_2948_p2[1]),
        .I4(sub_ln479_3_fu_2948_p2[2]),
        .I5(sub_ln479_3_fu_2948_p2[4]),
        .O(q0_reg_i_129_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_13
       (.I0(q0_reg_11[0]),
        .I1(var_3_fu_3009_p4[0]),
        .O(q0_reg_i_13_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_130
       (.CI(q0_reg_i_123_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_130_CO_UNCONNECTED[7:2],q0_reg_i_130_n_11,q0_reg_i_130_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_3_fu_2462_p3,q0_reg_i_130_0[8]}),
        .O({NLW_q0_reg_i_130_O_UNCONNECTED[7:3],sub_ln479_2_fu_2913_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_i_222_n_5,q0_reg_i_223_n_5,q0_reg_i_224_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_131
       (.I0(sub_ln479_2_fu_2913_p2[5]),
        .I1(sub_ln479_2_fu_2913_p2[3]),
        .I2(sub_ln479_2_fu_2913_p2[0]),
        .I3(sub_ln479_2_fu_2913_p2[1]),
        .I4(sub_ln479_2_fu_2913_p2[2]),
        .I5(sub_ln479_2_fu_2913_p2[4]),
        .O(q0_reg_i_131_n_5));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    q0_reg_i_132
       (.I0(sub_ln479_3_fu_2948_p2[7]),
        .I1(sub_ln479_3_fu_2948_p2[6]),
        .I2(q0_reg_i_129_n_5),
        .I3(sub_ln479_3_fu_2948_p2[10]),
        .O(q0_reg_i_132_n_5));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    q0_reg_i_133
       (.I0(sub_ln479_1_fu_2878_p2[7]),
        .I1(sub_ln479_1_fu_2878_p2[6]),
        .I2(q0_reg_i_127_n_5),
        .I3(sub_ln479_1_fu_2878_p2[10]),
        .O(q0_reg_i_133_n_5));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h95)) 
    q0_reg_i_134
       (.I0(sub_ln479_3_fu_2948_p2[6]),
        .I1(q0_reg_i_129_n_5),
        .I2(sub_ln479_3_fu_2948_p2[10]),
        .O(q0_reg_i_134_n_5));
  LUT3 #(
    .INIT(8'h95)) 
    q0_reg_i_135
       (.I0(sub_ln479_1_fu_2878_p2[6]),
        .I1(q0_reg_i_127_n_5),
        .I2(sub_ln479_1_fu_2878_p2[10]),
        .O(q0_reg_i_135_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_136
       (.CI(q0_reg_i_73_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_136_CO_UNCONNECTED[7:2],q0_reg_i_136_n_11,q0_reg_i_136_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_1_fu_2392_p3,Q[8]}),
        .O({NLW_q0_reg_i_136_O_UNCONNECTED[7:3],sub_ln477_fu_2491_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_i_226_n_5,q0_reg_i_227_n_5,q0_reg_i_228_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_137
       (.I0(sub_ln477_fu_2491_p2[5]),
        .I1(sub_ln477_fu_2491_p2[3]),
        .I2(sub_ln477_fu_2491_p2[0]),
        .I3(sub_ln477_fu_2491_p2[1]),
        .I4(sub_ln477_fu_2491_p2[2]),
        .I5(sub_ln477_fu_2491_p2[4]),
        .O(q0_reg_i_137_n_5));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    q0_reg_i_138
       (.I0(q0_reg_i_170_n_5),
        .I1(sub_ln477_2_fu_2561_p2[10]),
        .I2(sub_ln477_2_fu_2561_p2[6]),
        .I3(q0_reg_i_174_n_5),
        .I4(q0_reg_i_173_n_5),
        .O(q0_reg_i_138_n_5));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h4DD4D4D4)) 
    q0_reg_i_139
       (.I0(q0_reg_i_229_n_5),
        .I1(q0_reg_i_230_n_5),
        .I2(sub_ln477_2_fu_2561_p2[5]),
        .I3(sub_ln477_2_fu_2561_p2[10]),
        .I4(q0_reg_i_231_n_5),
        .O(q0_reg_i_139_n_5));
  CARRY8 q0_reg_i_14
       (.CI(q0_reg_i_30_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_14_CO_UNCONNECTED[7:4],var_1_fu_2657_p4[10],NLW_q0_reg_i_14_CO_UNCONNECTED[2],q0_reg_i_14_n_11,q0_reg_i_14_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_i_31_n_5,q0_reg_i_32_n_5,q0_reg_i_33_n_5}),
        .O({NLW_q0_reg_i_14_O_UNCONNECTED[7:3],var_1_fu_2657_p4[9:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,q0_reg_i_34_n_5,q0_reg_i_35_n_5,q0_reg_i_36_n_5}));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    q0_reg_i_140
       (.I0(sub_ln477_1_fu_2526_p2[4]),
        .I1(sub_ln477_1_fu_2526_p2[3]),
        .I2(sub_ln477_1_fu_2526_p2[0]),
        .I3(sub_ln477_1_fu_2526_p2[1]),
        .I4(sub_ln477_1_fu_2526_p2[2]),
        .I5(sub_ln477_1_fu_2526_p2[10]),
        .O(q0_reg_i_140_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    q0_reg_i_141
       (.I0(sub_ln477_3_fu_2596_p2[4]),
        .I1(sub_ln477_3_fu_2596_p2[3]),
        .I2(sub_ln477_3_fu_2596_p2[0]),
        .I3(sub_ln477_3_fu_2596_p2[1]),
        .I4(sub_ln477_3_fu_2596_p2[2]),
        .I5(sub_ln477_3_fu_2596_p2[10]),
        .O(q0_reg_i_141_n_5));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    q0_reg_i_142
       (.I0(sub_ln477_2_fu_2561_p2[4]),
        .I1(sub_ln477_2_fu_2561_p2[10]),
        .I2(sub_ln477_2_fu_2561_p2[3]),
        .I3(sub_ln477_2_fu_2561_p2[0]),
        .I4(sub_ln477_2_fu_2561_p2[1]),
        .I5(sub_ln477_2_fu_2561_p2[2]),
        .O(q0_reg_i_142_n_5));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    q0_reg_i_143
       (.I0(q0_reg_i_230_n_5),
        .I1(q0_reg_i_229_n_5),
        .I2(sub_ln477_2_fu_2561_p2[5]),
        .I3(sub_ln477_2_fu_2561_p2[10]),
        .I4(q0_reg_i_231_n_5),
        .O(q0_reg_i_143_n_5));
  LUT3 #(
    .INIT(8'h95)) 
    q0_reg_i_144
       (.I0(sub_ln477_fu_2491_p2[5]),
        .I1(sub_ln477_fu_2491_p2[10]),
        .I2(q0_reg_i_232_n_5),
        .O(q0_reg_i_144_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    q0_reg_i_145
       (.I0(sub_ln477_fu_2491_p2[4]),
        .I1(sub_ln477_fu_2491_p2[3]),
        .I2(sub_ln477_fu_2491_p2[0]),
        .I3(sub_ln477_fu_2491_p2[1]),
        .I4(sub_ln477_fu_2491_p2[2]),
        .I5(sub_ln477_fu_2491_p2[10]),
        .O(q0_reg_i_145_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_146
       (.I0(q0_reg_i_141_n_5),
        .I1(q0_reg_i_140_n_5),
        .I2(q0_reg_i_142_n_5),
        .O(q0_reg_i_146_n_5));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h17)) 
    q0_reg_i_147
       (.I0(q0_reg_i_233_n_5),
        .I1(q0_reg_i_234_n_5),
        .I2(q0_reg_i_235_n_5),
        .O(q0_reg_i_147_n_5));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h96)) 
    q0_reg_i_148
       (.I0(q0_reg_i_233_n_5),
        .I1(q0_reg_i_235_n_5),
        .I2(q0_reg_i_234_n_5),
        .O(q0_reg_i_148_n_5));
  LUT5 #(
    .INIT(32'h99999995)) 
    q0_reg_i_149
       (.I0(sub_ln477_fu_2491_p2[3]),
        .I1(sub_ln477_fu_2491_p2[10]),
        .I2(sub_ln477_fu_2491_p2[2]),
        .I3(sub_ln477_fu_2491_p2[1]),
        .I4(sub_ln477_fu_2491_p2[0]),
        .O(q0_reg_i_149_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_15
       (.I0(q0_reg_10[7]),
        .I1(var_1_fu_2657_p4[7]),
        .O(q0_reg_i_15_n_5));
  LUT6 #(
    .INIT(64'h8EE88EE88EE8E8E8)) 
    q0_reg_i_150
       (.I0(q0_reg_i_236_n_5),
        .I1(q0_reg_i_237_n_5),
        .I2(sub_ln477_2_fu_2561_p2[2]),
        .I3(sub_ln477_2_fu_2561_p2[10]),
        .I4(sub_ln477_2_fu_2561_p2[0]),
        .I5(sub_ln477_2_fu_2561_p2[1]),
        .O(q0_reg_i_150_n_5));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFF787800)) 
    q0_reg_i_151
       (.I0(sub_ln477_3_fu_2596_p2[0]),
        .I1(sub_ln477_3_fu_2596_p2[10]),
        .I2(sub_ln477_3_fu_2596_p2[1]),
        .I3(q0_reg_i_238_n_5),
        .I4(q0_reg_i_239_n_5),
        .O(q0_reg_i_151_n_5));
  LUT6 #(
    .INIT(64'h1FE0E01FE01F1FE0)) 
    q0_reg_i_152
       (.I0(sub_ln477_2_fu_2561_p2[1]),
        .I1(sub_ln477_2_fu_2561_p2[0]),
        .I2(sub_ln477_2_fu_2561_p2[10]),
        .I3(sub_ln477_2_fu_2561_p2[2]),
        .I4(q0_reg_i_237_n_5),
        .I5(q0_reg_i_236_n_5),
        .O(q0_reg_i_152_n_5));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    q0_reg_i_153
       (.I0(sub_ln477_3_fu_2596_p2[1]),
        .I1(sub_ln477_3_fu_2596_p2[10]),
        .I2(sub_ln477_3_fu_2596_p2[0]),
        .I3(q0_reg_i_239_n_5),
        .I4(q0_reg_i_238_n_5),
        .O(q0_reg_i_153_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_154
       (.I0(Q[7]),
        .I1(q0_reg_i_240_n_5),
        .O(q0_reg_i_154_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_155
       (.I0(Q[6]),
        .I1(q0_reg_i_241_n_5),
        .O(q0_reg_i_155_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q0_reg_i_156
       (.I0(q0_reg_i_242_n_5),
        .I1(ave_1_reg_4050[6]),
        .I2(q0_reg_i_243_n_5),
        .I3(ave_1_reg_4050[7]),
        .I4(tmp_27_reg_4088),
        .I5(Q[5]),
        .O(q0_reg_i_156_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q0_reg_i_157
       (.I0(q0_reg_i_242_n_5),
        .I1(q0_reg_i_243_n_5),
        .I2(ave_1_reg_4050[6]),
        .I3(tmp_27_reg_4088),
        .I4(Q[4]),
        .O(q0_reg_i_157_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_158
       (.I0(Q[3]),
        .I1(q0_reg_i_244_n_5),
        .O(q0_reg_i_158_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_159
       (.I0(Q[2]),
        .I1(q0_reg_i_245_n_5),
        .O(q0_reg_i_159_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_16
       (.I0(q0_reg_10[6]),
        .I1(var_1_fu_2657_p4[6]),
        .O(q0_reg_i_16_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q0_reg_i_160
       (.I0(Q[1]),
        .I1(tmp_27_reg_4088),
        .I2(ave_1_reg_4050[2]),
        .I3(ave_1_reg_4050[1]),
        .I4(ave_1_reg_4050[0]),
        .I5(ave_1_reg_4050[3]),
        .O(q0_reg_i_160_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q0_reg_i_161
       (.I0(Q[0]),
        .I1(ave_1_reg_4050[2]),
        .I2(ave_1_reg_4050[1]),
        .I3(ave_1_reg_4050[0]),
        .I4(tmp_27_reg_4088),
        .O(q0_reg_i_161_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_162
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_162_n_5,q0_reg_i_162_n_6,q0_reg_i_162_n_7,q0_reg_i_162_n_8,q0_reg_i_162_n_9,q0_reg_i_162_n_10,q0_reg_i_162_n_11,q0_reg_i_162_n_12}),
        .DI(q1_reg_i_101_0[7:0]),
        .O(sub_ln477_2_fu_2561_p2[7:0]),
        .S({q0_reg_i_246_n_5,q0_reg_i_247_n_5,q0_reg_i_248_n_5,q0_reg_i_249_n_5,q0_reg_i_250_n_5,q0_reg_i_251_n_5,q0_reg_i_252_n_5,q0_reg_i_253_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_163
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_163_n_5,q0_reg_i_163_n_6,q0_reg_i_163_n_7,q0_reg_i_163_n_8,q0_reg_i_163_n_9,q0_reg_i_163_n_10,q0_reg_i_163_n_11,q0_reg_i_163_n_12}),
        .DI(q1_reg_i_72_0[7:0]),
        .O(sub_ln477_1_fu_2526_p2[7:0]),
        .S({q0_reg_i_254_n_5,q0_reg_i_255_n_5,q0_reg_i_256_n_5,q0_reg_i_257_n_5,q0_reg_i_258_n_5,q0_reg_i_259_n_5,q0_reg_i_260_n_5,q0_reg_i_261_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_164
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_164_n_5,q0_reg_i_164_n_6,q0_reg_i_164_n_7,q0_reg_i_164_n_8,q0_reg_i_164_n_9,q0_reg_i_164_n_10,q0_reg_i_164_n_11,q0_reg_i_164_n_12}),
        .DI(q0_reg_i_167_0[7:0]),
        .O(sub_ln477_3_fu_2596_p2[7:0]),
        .S({q0_reg_i_262_n_5,q0_reg_i_263_n_5,q0_reg_i_264_n_5,q0_reg_i_265_n_5,q0_reg_i_266_n_5,q0_reg_i_267_n_5,q0_reg_i_268_n_5,q0_reg_i_269_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_165
       (.CI(q0_reg_i_163_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_165_CO_UNCONNECTED[7:2],q0_reg_i_165_n_11,q0_reg_i_165_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_1_fu_2392_p3,q1_reg_i_72_0[8]}),
        .O({NLW_q0_reg_i_165_O_UNCONNECTED[7:3],sub_ln477_1_fu_2526_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_i_270_n_5,q0_reg_i_271_n_5,q0_reg_i_272_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_166
       (.I0(sub_ln477_1_fu_2526_p2[5]),
        .I1(sub_ln477_1_fu_2526_p2[3]),
        .I2(sub_ln477_1_fu_2526_p2[0]),
        .I3(sub_ln477_1_fu_2526_p2[1]),
        .I4(sub_ln477_1_fu_2526_p2[2]),
        .I5(sub_ln477_1_fu_2526_p2[4]),
        .O(q0_reg_i_166_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_167
       (.CI(q0_reg_i_164_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_167_CO_UNCONNECTED[7:2],q0_reg_i_167_n_11,q0_reg_i_167_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_1_fu_2392_p3,q0_reg_i_167_0[8]}),
        .O({NLW_q0_reg_i_167_O_UNCONNECTED[7:3],sub_ln477_3_fu_2596_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_i_273_n_5,q0_reg_i_274_n_5,q0_reg_i_275_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_168
       (.I0(sub_ln477_3_fu_2596_p2[5]),
        .I1(sub_ln477_3_fu_2596_p2[3]),
        .I2(sub_ln477_3_fu_2596_p2[0]),
        .I3(sub_ln477_3_fu_2596_p2[1]),
        .I4(sub_ln477_3_fu_2596_p2[2]),
        .I5(sub_ln477_3_fu_2596_p2[4]),
        .O(q0_reg_i_168_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_169
       (.CI(q0_reg_i_162_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_169_CO_UNCONNECTED[7:2],q0_reg_i_169_n_11,q0_reg_i_169_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_1_fu_2392_p3,q1_reg_i_101_0[8]}),
        .O({NLW_q0_reg_i_169_O_UNCONNECTED[7:3],sub_ln477_2_fu_2561_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_i_276_n_5,q0_reg_i_277_n_5,q0_reg_i_278_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_17
       (.I0(q0_reg_10[5]),
        .I1(var_1_fu_2657_p4[5]),
        .O(q0_reg_i_17_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_170
       (.I0(sub_ln477_2_fu_2561_p2[5]),
        .I1(sub_ln477_2_fu_2561_p2[3]),
        .I2(sub_ln477_2_fu_2561_p2[0]),
        .I3(sub_ln477_2_fu_2561_p2[1]),
        .I4(sub_ln477_2_fu_2561_p2[2]),
        .I5(sub_ln477_2_fu_2561_p2[4]),
        .O(q0_reg_i_170_n_5));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    q0_reg_i_171
       (.I0(sub_ln477_3_fu_2596_p2[7]),
        .I1(sub_ln477_3_fu_2596_p2[6]),
        .I2(q0_reg_i_168_n_5),
        .I3(sub_ln477_3_fu_2596_p2[10]),
        .O(q0_reg_i_171_n_5));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    q0_reg_i_172
       (.I0(sub_ln477_1_fu_2526_p2[7]),
        .I1(sub_ln477_1_fu_2526_p2[6]),
        .I2(q0_reg_i_166_n_5),
        .I3(sub_ln477_1_fu_2526_p2[10]),
        .O(q0_reg_i_172_n_5));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h95)) 
    q0_reg_i_173
       (.I0(sub_ln477_3_fu_2596_p2[6]),
        .I1(q0_reg_i_168_n_5),
        .I2(sub_ln477_3_fu_2596_p2[10]),
        .O(q0_reg_i_173_n_5));
  LUT3 #(
    .INIT(8'h95)) 
    q0_reg_i_174
       (.I0(sub_ln477_1_fu_2526_p2[6]),
        .I1(q0_reg_i_166_n_5),
        .I2(sub_ln477_1_fu_2526_p2[10]),
        .O(q0_reg_i_174_n_5));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h95)) 
    q0_reg_i_175
       (.I0(sub_ln479_3_fu_2948_p2[5]),
        .I1(q0_reg_i_279_n_5),
        .I2(sub_ln479_3_fu_2948_p2[10]),
        .O(q0_reg_i_175_n_5));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h95)) 
    q0_reg_i_176
       (.I0(sub_ln479_1_fu_2878_p2[5]),
        .I1(q0_reg_i_280_n_5),
        .I2(sub_ln479_1_fu_2878_p2[10]),
        .O(q0_reg_i_176_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_177
       (.I0(sub_ln479_2_fu_2913_p2[4]),
        .I1(sub_ln479_2_fu_2913_p2[2]),
        .I2(sub_ln479_2_fu_2913_p2[1]),
        .I3(sub_ln479_2_fu_2913_p2[0]),
        .I4(sub_ln479_2_fu_2913_p2[3]),
        .O(q0_reg_i_177_n_5));
  LUT4 #(
    .INIT(16'h2AA8)) 
    q0_reg_i_178
       (.I0(ave_3_reg_4082[11]),
        .I1(q0_reg_i_281_n_5),
        .I2(ave_3_reg_4082[10]),
        .I3(q0_reg_i_282_n_5),
        .O(mean_3_fu_2462_p3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q0_reg_i_179
       (.I0(ave_3_reg_4082[11]),
        .I1(ave_3_reg_4082[9]),
        .I2(ave_3_reg_4082[7]),
        .I3(q0_reg_i_283_n_5),
        .I4(ave_3_reg_4082[8]),
        .I5(ave_3_reg_4082[10]),
        .O(q0_reg_i_179_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_18
       (.I0(q0_reg_10[4]),
        .I1(var_1_fu_2657_p4[4]),
        .O(q0_reg_i_18_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q0_reg_i_180
       (.I0(ave_3_reg_4082[11]),
        .I1(q0_reg_i_281_n_5),
        .I2(ave_3_reg_4082[10]),
        .I3(q0_reg_i_282_n_5),
        .I4(q0_reg_i_97_0[9]),
        .O(q0_reg_i_180_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q0_reg_i_181
       (.I0(q0_reg_i_282_n_5),
        .I1(q0_reg_i_284_n_5),
        .I2(ave_3_reg_4082[11]),
        .I3(ave_3_reg_4082[10]),
        .I4(q0_reg_i_97_0[8]),
        .O(q0_reg_i_181_n_5));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    q0_reg_i_182
       (.I0(sub_ln479_3_fu_2948_p2[2]),
        .I1(sub_ln479_3_fu_2948_p2[10]),
        .I2(sub_ln479_3_fu_2948_p2[0]),
        .I3(sub_ln479_3_fu_2948_p2[1]),
        .O(q0_reg_i_182_n_5));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    q0_reg_i_183
       (.I0(sub_ln479_1_fu_2878_p2[2]),
        .I1(sub_ln479_1_fu_2878_p2[10]),
        .I2(sub_ln479_1_fu_2878_p2[0]),
        .I3(sub_ln479_1_fu_2878_p2[1]),
        .O(q0_reg_i_183_n_5));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h78)) 
    q0_reg_i_184
       (.I0(sub_ln479_1_fu_2878_p2[0]),
        .I1(sub_ln479_1_fu_2878_p2[10]),
        .I2(sub_ln479_1_fu_2878_p2[1]),
        .O(q0_reg_i_184_n_5));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    q0_reg_i_185
       (.I0(sub_ln479_2_fu_2913_p2[0]),
        .I1(sub_ln479_2_fu_2913_p2[10]),
        .I2(sub_ln479_2_fu_2913_p2[1]),
        .O(q0_reg_i_185_n_5));
  LUT6 #(
    .INIT(64'h80017FFE0000FFFF)) 
    q0_reg_i_186
       (.I0(q0_reg_i_285_n_5),
        .I1(ave_3_reg_4082[8]),
        .I2(q0_reg_i_283_n_5),
        .I3(ave_3_reg_4082[7]),
        .I4(ave_3_reg_4082[9]),
        .I5(ave_3_reg_4082[11]),
        .O(q0_reg_i_186_n_5));
  LUT6 #(
    .INIT(64'h80017FFE0000FFFF)) 
    q0_reg_i_187
       (.I0(q0_reg_i_188_n_5),
        .I1(ave_3_reg_4082[7]),
        .I2(q0_reg_i_189_n_5),
        .I3(ave_3_reg_4082[6]),
        .I4(ave_3_reg_4082[8]),
        .I5(ave_3_reg_4082[11]),
        .O(q0_reg_i_187_n_5));
  LUT6 #(
    .INIT(64'h8880000000000001)) 
    q0_reg_i_188
       (.I0(ave_3_reg_4082[4]),
        .I1(ave_3_reg_4082[2]),
        .I2(ave_3_reg_4082[0]),
        .I3(ave_3_reg_4082[1]),
        .I4(ave_3_reg_4082[3]),
        .I5(ave_3_reg_4082[5]),
        .O(q0_reg_i_188_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_189
       (.I0(ave_3_reg_4082[5]),
        .I1(ave_3_reg_4082[3]),
        .I2(ave_3_reg_4082[1]),
        .I3(ave_3_reg_4082[0]),
        .I4(ave_3_reg_4082[2]),
        .I5(ave_3_reg_4082[4]),
        .O(q0_reg_i_189_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_19
       (.I0(q0_reg_10[3]),
        .I1(var_1_fu_2657_p4[3]),
        .O(q0_reg_i_19_n_5));
  LUT6 #(
    .INIT(64'h0800F7FF0000FFFF)) 
    q0_reg_i_190
       (.I0(ave_3_reg_4082[4]),
        .I1(ave_3_reg_4082[2]),
        .I2(q0_reg_i_286_n_5),
        .I3(ave_3_reg_4082[3]),
        .I4(ave_3_reg_4082[5]),
        .I5(ave_3_reg_4082[11]),
        .O(q0_reg_i_190_n_5));
  LUT6 #(
    .INIT(64'hE00000001FFFFFFF)) 
    q0_reg_i_191
       (.I0(ave_3_reg_4082[1]),
        .I1(ave_3_reg_4082[0]),
        .I2(ave_3_reg_4082[2]),
        .I3(ave_3_reg_4082[3]),
        .I4(ave_3_reg_4082[11]),
        .I5(ave_3_reg_4082[4]),
        .O(q0_reg_i_191_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_192
       (.I0(q0_reg_i_130_0[7]),
        .I1(q0_reg_i_186_n_5),
        .O(q0_reg_i_192_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_193
       (.I0(q0_reg_i_130_0[6]),
        .I1(q0_reg_i_187_n_5),
        .O(q0_reg_i_193_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q0_reg_i_194
       (.I0(q0_reg_i_188_n_5),
        .I1(ave_3_reg_4082[6]),
        .I2(q0_reg_i_189_n_5),
        .I3(ave_3_reg_4082[7]),
        .I4(ave_3_reg_4082[11]),
        .I5(q0_reg_i_130_0[5]),
        .O(q0_reg_i_194_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q0_reg_i_195
       (.I0(q0_reg_i_188_n_5),
        .I1(q0_reg_i_189_n_5),
        .I2(ave_3_reg_4082[6]),
        .I3(ave_3_reg_4082[11]),
        .I4(q0_reg_i_130_0[4]),
        .O(q0_reg_i_195_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_196
       (.I0(q0_reg_i_130_0[3]),
        .I1(q0_reg_i_190_n_5),
        .O(q0_reg_i_196_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_197
       (.I0(q0_reg_i_130_0[2]),
        .I1(q0_reg_i_191_n_5),
        .O(q0_reg_i_197_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q0_reg_i_198
       (.I0(q0_reg_i_130_0[1]),
        .I1(ave_3_reg_4082[11]),
        .I2(ave_3_reg_4082[2]),
        .I3(ave_3_reg_4082[1]),
        .I4(ave_3_reg_4082[0]),
        .I5(ave_3_reg_4082[3]),
        .O(q0_reg_i_198_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q0_reg_i_199
       (.I0(q0_reg_i_130_0[0]),
        .I1(ave_3_reg_4082[2]),
        .I2(ave_3_reg_4082[1]),
        .I3(ave_3_reg_4082[0]),
        .I4(ave_3_reg_4082[11]),
        .O(q0_reg_i_199_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_2_n_5,q0_reg_i_2_n_6,q0_reg_i_2_n_7,q0_reg_i_2_n_8,q0_reg_i_2_n_9,q0_reg_i_2_n_10,q0_reg_i_2_n_11,q0_reg_i_2_n_12}),
        .DI(q0_reg_11),
        .O({sel[6:0],NLW_q0_reg_i_2_O_UNCONNECTED[0]}),
        .S({q0_reg_i_6_n_5,q0_reg_i_7_n_5,q0_reg_i_8_n_5,q0_reg_i_9_n_5,q0_reg_i_10_n_5,q0_reg_i_11_n_5,q0_reg_i_12_n_5,q0_reg_i_13_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_20
       (.I0(q0_reg_10[2]),
        .I1(var_1_fu_2657_p4[2]),
        .O(q0_reg_i_20_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_200
       (.I0(q0_reg_i_126_0[7]),
        .I1(q0_reg_i_186_n_5),
        .O(q0_reg_i_200_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_201
       (.I0(q0_reg_i_126_0[6]),
        .I1(q0_reg_i_187_n_5),
        .O(q0_reg_i_201_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q0_reg_i_202
       (.I0(q0_reg_i_188_n_5),
        .I1(ave_3_reg_4082[6]),
        .I2(q0_reg_i_189_n_5),
        .I3(ave_3_reg_4082[7]),
        .I4(ave_3_reg_4082[11]),
        .I5(q0_reg_i_126_0[5]),
        .O(q0_reg_i_202_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q0_reg_i_203
       (.I0(q0_reg_i_188_n_5),
        .I1(q0_reg_i_189_n_5),
        .I2(ave_3_reg_4082[6]),
        .I3(ave_3_reg_4082[11]),
        .I4(q0_reg_i_126_0[4]),
        .O(q0_reg_i_203_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_204
       (.I0(q0_reg_i_126_0[3]),
        .I1(q0_reg_i_190_n_5),
        .O(q0_reg_i_204_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_205
       (.I0(q0_reg_i_126_0[2]),
        .I1(q0_reg_i_191_n_5),
        .O(q0_reg_i_205_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q0_reg_i_206
       (.I0(q0_reg_i_126_0[1]),
        .I1(ave_3_reg_4082[11]),
        .I2(ave_3_reg_4082[2]),
        .I3(ave_3_reg_4082[1]),
        .I4(ave_3_reg_4082[0]),
        .I5(ave_3_reg_4082[3]),
        .O(q0_reg_i_206_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q0_reg_i_207
       (.I0(q0_reg_i_126_0[0]),
        .I1(ave_3_reg_4082[2]),
        .I2(ave_3_reg_4082[1]),
        .I3(ave_3_reg_4082[0]),
        .I4(ave_3_reg_4082[11]),
        .O(q0_reg_i_207_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_208
       (.I0(q0_reg_i_128_0[7]),
        .I1(q0_reg_i_186_n_5),
        .O(q0_reg_i_208_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_209
       (.I0(q0_reg_i_128_0[6]),
        .I1(q0_reg_i_187_n_5),
        .O(q0_reg_i_209_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_21
       (.I0(q0_reg_10[1]),
        .I1(var_1_fu_2657_p4[1]),
        .O(q0_reg_i_21_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q0_reg_i_210
       (.I0(q0_reg_i_188_n_5),
        .I1(ave_3_reg_4082[6]),
        .I2(q0_reg_i_189_n_5),
        .I3(ave_3_reg_4082[7]),
        .I4(ave_3_reg_4082[11]),
        .I5(q0_reg_i_128_0[5]),
        .O(q0_reg_i_210_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q0_reg_i_211
       (.I0(q0_reg_i_188_n_5),
        .I1(q0_reg_i_189_n_5),
        .I2(ave_3_reg_4082[6]),
        .I3(ave_3_reg_4082[11]),
        .I4(q0_reg_i_128_0[4]),
        .O(q0_reg_i_211_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_212
       (.I0(q0_reg_i_128_0[3]),
        .I1(q0_reg_i_190_n_5),
        .O(q0_reg_i_212_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_213
       (.I0(q0_reg_i_128_0[2]),
        .I1(q0_reg_i_191_n_5),
        .O(q0_reg_i_213_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q0_reg_i_214
       (.I0(q0_reg_i_128_0[1]),
        .I1(ave_3_reg_4082[11]),
        .I2(ave_3_reg_4082[2]),
        .I3(ave_3_reg_4082[1]),
        .I4(ave_3_reg_4082[0]),
        .I5(ave_3_reg_4082[3]),
        .O(q0_reg_i_214_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q0_reg_i_215
       (.I0(q0_reg_i_128_0[0]),
        .I1(ave_3_reg_4082[2]),
        .I2(ave_3_reg_4082[1]),
        .I3(ave_3_reg_4082[0]),
        .I4(ave_3_reg_4082[11]),
        .O(q0_reg_i_215_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q0_reg_i_216
       (.I0(ave_3_reg_4082[11]),
        .I1(ave_3_reg_4082[9]),
        .I2(ave_3_reg_4082[7]),
        .I3(q0_reg_i_283_n_5),
        .I4(ave_3_reg_4082[8]),
        .I5(ave_3_reg_4082[10]),
        .O(q0_reg_i_216_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q0_reg_i_217
       (.I0(ave_3_reg_4082[11]),
        .I1(q0_reg_i_281_n_5),
        .I2(ave_3_reg_4082[10]),
        .I3(q0_reg_i_282_n_5),
        .I4(q0_reg_i_126_0[9]),
        .O(q0_reg_i_217_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q0_reg_i_218
       (.I0(q0_reg_i_282_n_5),
        .I1(q0_reg_i_284_n_5),
        .I2(ave_3_reg_4082[11]),
        .I3(ave_3_reg_4082[10]),
        .I4(q0_reg_i_126_0[8]),
        .O(q0_reg_i_218_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q0_reg_i_219
       (.I0(ave_3_reg_4082[11]),
        .I1(ave_3_reg_4082[9]),
        .I2(ave_3_reg_4082[7]),
        .I3(q0_reg_i_283_n_5),
        .I4(ave_3_reg_4082[8]),
        .I5(ave_3_reg_4082[10]),
        .O(q0_reg_i_219_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_22
       (.I0(q0_reg_10[0]),
        .I1(var_1_fu_2657_p4[0]),
        .O(q0_reg_i_22_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q0_reg_i_220
       (.I0(ave_3_reg_4082[11]),
        .I1(q0_reg_i_281_n_5),
        .I2(ave_3_reg_4082[10]),
        .I3(q0_reg_i_282_n_5),
        .I4(q0_reg_i_128_0[9]),
        .O(q0_reg_i_220_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q0_reg_i_221
       (.I0(q0_reg_i_282_n_5),
        .I1(q0_reg_i_284_n_5),
        .I2(ave_3_reg_4082[11]),
        .I3(ave_3_reg_4082[10]),
        .I4(q0_reg_i_128_0[8]),
        .O(q0_reg_i_221_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q0_reg_i_222
       (.I0(ave_3_reg_4082[11]),
        .I1(ave_3_reg_4082[9]),
        .I2(ave_3_reg_4082[7]),
        .I3(q0_reg_i_283_n_5),
        .I4(ave_3_reg_4082[8]),
        .I5(ave_3_reg_4082[10]),
        .O(q0_reg_i_222_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q0_reg_i_223
       (.I0(ave_3_reg_4082[11]),
        .I1(q0_reg_i_281_n_5),
        .I2(ave_3_reg_4082[10]),
        .I3(q0_reg_i_282_n_5),
        .I4(q0_reg_i_130_0[9]),
        .O(q0_reg_i_223_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q0_reg_i_224
       (.I0(q0_reg_i_282_n_5),
        .I1(q0_reg_i_284_n_5),
        .I2(ave_3_reg_4082[11]),
        .I3(ave_3_reg_4082[10]),
        .I4(q0_reg_i_130_0[8]),
        .O(q0_reg_i_224_n_5));
  LUT4 #(
    .INIT(16'h2AA8)) 
    q0_reg_i_225
       (.I0(tmp_27_reg_4088),
        .I1(q0_reg_i_287_n_5),
        .I2(ave_1_reg_4050[10]),
        .I3(q0_reg_i_288_n_5),
        .O(mean_1_fu_2392_p3));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q0_reg_i_226
       (.I0(tmp_27_reg_4088),
        .I1(ave_1_reg_4050[9]),
        .I2(ave_1_reg_4050[7]),
        .I3(q0_reg_i_289_n_5),
        .I4(ave_1_reg_4050[8]),
        .I5(ave_1_reg_4050[10]),
        .O(q0_reg_i_226_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q0_reg_i_227
       (.I0(tmp_27_reg_4088),
        .I1(q0_reg_i_287_n_5),
        .I2(ave_1_reg_4050[10]),
        .I3(q0_reg_i_288_n_5),
        .I4(Q[9]),
        .O(q0_reg_i_227_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q0_reg_i_228
       (.I0(q0_reg_i_288_n_5),
        .I1(q0_reg_i_290_n_5),
        .I2(tmp_27_reg_4088),
        .I3(ave_1_reg_4050[10]),
        .I4(Q[8]),
        .O(q0_reg_i_228_n_5));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h95)) 
    q0_reg_i_229
       (.I0(sub_ln477_1_fu_2526_p2[5]),
        .I1(q0_reg_i_291_n_5),
        .I2(sub_ln477_1_fu_2526_p2[10]),
        .O(q0_reg_i_229_n_5));
  CARRY8 q0_reg_i_23
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_23_n_5,q0_reg_i_23_n_6,q0_reg_i_23_n_7,q0_reg_i_23_n_8,q0_reg_i_23_n_9,q0_reg_i_23_n_10,q0_reg_i_23_n_11,q0_reg_i_23_n_12}),
        .DI({q0_reg_i_37_n_5,q0_reg_i_38_n_5,q0_reg_i_39_n_5,q0_reg_i_40_n_5,q0_reg_i_41_n_5,q0_reg_i_42_n_5,q0_reg_i_43_n_5,sub_ln479_fu_2843_p2[0]}),
        .O({var_3_fu_3009_p4[6:0],NLW_q0_reg_i_23_O_UNCONNECTED[0]}),
        .S({q0_reg_i_45_n_5,q0_reg_i_46_n_5,q0_reg_i_47_n_5,q0_reg_i_48_n_5,q0_reg_i_49_n_5,q0_reg_i_50_n_5,q0_reg_i_51_n_5,q0_reg_i_52_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    q0_reg_i_230
       (.I0(sub_ln477_3_fu_2596_p2[5]),
        .I1(sub_ln477_3_fu_2596_p2[10]),
        .I2(q0_reg_i_292_n_5),
        .O(q0_reg_i_230_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_231
       (.I0(sub_ln477_2_fu_2561_p2[4]),
        .I1(sub_ln477_2_fu_2561_p2[2]),
        .I2(sub_ln477_2_fu_2561_p2[1]),
        .I3(sub_ln477_2_fu_2561_p2[0]),
        .I4(sub_ln477_2_fu_2561_p2[3]),
        .O(q0_reg_i_231_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_232
       (.I0(sub_ln477_fu_2491_p2[4]),
        .I1(sub_ln477_fu_2491_p2[2]),
        .I2(sub_ln477_fu_2491_p2[1]),
        .I3(sub_ln477_fu_2491_p2[0]),
        .I4(sub_ln477_fu_2491_p2[3]),
        .O(q0_reg_i_232_n_5));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    q0_reg_i_233
       (.I0(sub_ln477_2_fu_2561_p2[3]),
        .I1(sub_ln477_2_fu_2561_p2[2]),
        .I2(sub_ln477_2_fu_2561_p2[1]),
        .I3(sub_ln477_2_fu_2561_p2[0]),
        .I4(sub_ln477_2_fu_2561_p2[10]),
        .O(q0_reg_i_233_n_5));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    q0_reg_i_234
       (.I0(sub_ln477_3_fu_2596_p2[3]),
        .I1(sub_ln477_3_fu_2596_p2[2]),
        .I2(sub_ln477_3_fu_2596_p2[1]),
        .I3(sub_ln477_3_fu_2596_p2[0]),
        .I4(sub_ln477_3_fu_2596_p2[10]),
        .O(q0_reg_i_234_n_5));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    q0_reg_i_235
       (.I0(sub_ln477_1_fu_2526_p2[3]),
        .I1(sub_ln477_1_fu_2526_p2[2]),
        .I2(sub_ln477_1_fu_2526_p2[1]),
        .I3(sub_ln477_1_fu_2526_p2[0]),
        .I4(sub_ln477_1_fu_2526_p2[10]),
        .O(q0_reg_i_235_n_5));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    q0_reg_i_236
       (.I0(sub_ln477_3_fu_2596_p2[2]),
        .I1(sub_ln477_3_fu_2596_p2[10]),
        .I2(sub_ln477_3_fu_2596_p2[0]),
        .I3(sub_ln477_3_fu_2596_p2[1]),
        .O(q0_reg_i_236_n_5));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    q0_reg_i_237
       (.I0(sub_ln477_1_fu_2526_p2[2]),
        .I1(sub_ln477_1_fu_2526_p2[10]),
        .I2(sub_ln477_1_fu_2526_p2[0]),
        .I3(sub_ln477_1_fu_2526_p2[1]),
        .O(q0_reg_i_237_n_5));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h78)) 
    q0_reg_i_238
       (.I0(sub_ln477_1_fu_2526_p2[0]),
        .I1(sub_ln477_1_fu_2526_p2[10]),
        .I2(sub_ln477_1_fu_2526_p2[1]),
        .O(q0_reg_i_238_n_5));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h78)) 
    q0_reg_i_239
       (.I0(sub_ln477_2_fu_2561_p2[0]),
        .I1(sub_ln477_2_fu_2561_p2[10]),
        .I2(sub_ln477_2_fu_2561_p2[1]),
        .O(q0_reg_i_239_n_5));
  LUT5 #(
    .INIT(32'hFF969600)) 
    q0_reg_i_24
       (.I0(q0_reg_i_53_n_5),
        .I1(q0_reg_i_54_n_5),
        .I2(q0_reg_i_55_n_5),
        .I3(q0_reg_i_56_n_5),
        .I4(q0_reg_i_57_n_5),
        .O(q0_reg_i_24_n_5));
  LUT6 #(
    .INIT(64'h80017FFE0000FFFF)) 
    q0_reg_i_240
       (.I0(q0_reg_i_293_n_5),
        .I1(ave_1_reg_4050[8]),
        .I2(q0_reg_i_289_n_5),
        .I3(ave_1_reg_4050[7]),
        .I4(ave_1_reg_4050[9]),
        .I5(tmp_27_reg_4088),
        .O(q0_reg_i_240_n_5));
  LUT6 #(
    .INIT(64'h80017FFE0000FFFF)) 
    q0_reg_i_241
       (.I0(q0_reg_i_242_n_5),
        .I1(ave_1_reg_4050[7]),
        .I2(q0_reg_i_243_n_5),
        .I3(ave_1_reg_4050[6]),
        .I4(ave_1_reg_4050[8]),
        .I5(tmp_27_reg_4088),
        .O(q0_reg_i_241_n_5));
  LUT6 #(
    .INIT(64'h8880000000000001)) 
    q0_reg_i_242
       (.I0(ave_1_reg_4050[4]),
        .I1(ave_1_reg_4050[2]),
        .I2(ave_1_reg_4050[0]),
        .I3(ave_1_reg_4050[1]),
        .I4(ave_1_reg_4050[3]),
        .I5(ave_1_reg_4050[5]),
        .O(q0_reg_i_242_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_243
       (.I0(ave_1_reg_4050[5]),
        .I1(ave_1_reg_4050[3]),
        .I2(ave_1_reg_4050[1]),
        .I3(ave_1_reg_4050[0]),
        .I4(ave_1_reg_4050[2]),
        .I5(ave_1_reg_4050[4]),
        .O(q0_reg_i_243_n_5));
  LUT6 #(
    .INIT(64'h0800F7FF0000FFFF)) 
    q0_reg_i_244
       (.I0(ave_1_reg_4050[4]),
        .I1(ave_1_reg_4050[2]),
        .I2(q0_reg_i_294_n_5),
        .I3(ave_1_reg_4050[3]),
        .I4(ave_1_reg_4050[5]),
        .I5(tmp_27_reg_4088),
        .O(q0_reg_i_244_n_5));
  LUT6 #(
    .INIT(64'hE00000001FFFFFFF)) 
    q0_reg_i_245
       (.I0(ave_1_reg_4050[1]),
        .I1(ave_1_reg_4050[0]),
        .I2(ave_1_reg_4050[2]),
        .I3(ave_1_reg_4050[3]),
        .I4(tmp_27_reg_4088),
        .I5(ave_1_reg_4050[4]),
        .O(q0_reg_i_245_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_246
       (.I0(q1_reg_i_101_0[7]),
        .I1(q0_reg_i_240_n_5),
        .O(q0_reg_i_246_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_247
       (.I0(q1_reg_i_101_0[6]),
        .I1(q0_reg_i_241_n_5),
        .O(q0_reg_i_247_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q0_reg_i_248
       (.I0(q0_reg_i_242_n_5),
        .I1(ave_1_reg_4050[6]),
        .I2(q0_reg_i_243_n_5),
        .I3(ave_1_reg_4050[7]),
        .I4(tmp_27_reg_4088),
        .I5(q1_reg_i_101_0[5]),
        .O(q0_reg_i_248_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q0_reg_i_249
       (.I0(q0_reg_i_242_n_5),
        .I1(q0_reg_i_243_n_5),
        .I2(ave_1_reg_4050[6]),
        .I3(tmp_27_reg_4088),
        .I4(q1_reg_i_101_0[4]),
        .O(q0_reg_i_249_n_5));
  LUT5 #(
    .INIT(32'h69FF0069)) 
    q0_reg_i_25
       (.I0(q0_reg_i_58_n_5),
        .I1(q0_reg_i_59_n_5),
        .I2(q0_reg_i_60_n_5),
        .I3(q0_reg_i_61_n_5),
        .I4(q0_reg_i_62_n_5),
        .O(q0_reg_i_25_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_250
       (.I0(q1_reg_i_101_0[3]),
        .I1(q0_reg_i_244_n_5),
        .O(q0_reg_i_250_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_251
       (.I0(q1_reg_i_101_0[2]),
        .I1(q0_reg_i_245_n_5),
        .O(q0_reg_i_251_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q0_reg_i_252
       (.I0(q1_reg_i_101_0[1]),
        .I1(tmp_27_reg_4088),
        .I2(ave_1_reg_4050[2]),
        .I3(ave_1_reg_4050[1]),
        .I4(ave_1_reg_4050[0]),
        .I5(ave_1_reg_4050[3]),
        .O(q0_reg_i_252_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q0_reg_i_253
       (.I0(q1_reg_i_101_0[0]),
        .I1(ave_1_reg_4050[2]),
        .I2(ave_1_reg_4050[1]),
        .I3(ave_1_reg_4050[0]),
        .I4(tmp_27_reg_4088),
        .O(q0_reg_i_253_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_254
       (.I0(q1_reg_i_72_0[7]),
        .I1(q0_reg_i_240_n_5),
        .O(q0_reg_i_254_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_255
       (.I0(q1_reg_i_72_0[6]),
        .I1(q0_reg_i_241_n_5),
        .O(q0_reg_i_255_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q0_reg_i_256
       (.I0(q0_reg_i_242_n_5),
        .I1(ave_1_reg_4050[6]),
        .I2(q0_reg_i_243_n_5),
        .I3(ave_1_reg_4050[7]),
        .I4(tmp_27_reg_4088),
        .I5(q1_reg_i_72_0[5]),
        .O(q0_reg_i_256_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q0_reg_i_257
       (.I0(q0_reg_i_242_n_5),
        .I1(q0_reg_i_243_n_5),
        .I2(ave_1_reg_4050[6]),
        .I3(tmp_27_reg_4088),
        .I4(q1_reg_i_72_0[4]),
        .O(q0_reg_i_257_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_258
       (.I0(q1_reg_i_72_0[3]),
        .I1(q0_reg_i_244_n_5),
        .O(q0_reg_i_258_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_259
       (.I0(q1_reg_i_72_0[2]),
        .I1(q0_reg_i_245_n_5),
        .O(q0_reg_i_259_n_5));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    q0_reg_i_26
       (.I0(q0_reg_i_63_n_5),
        .I1(q0_reg_i_64_n_5),
        .I2(q0_reg_i_65_n_5),
        .O(q0_reg_i_26_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q0_reg_i_260
       (.I0(q1_reg_i_72_0[1]),
        .I1(tmp_27_reg_4088),
        .I2(ave_1_reg_4050[2]),
        .I3(ave_1_reg_4050[1]),
        .I4(ave_1_reg_4050[0]),
        .I5(ave_1_reg_4050[3]),
        .O(q0_reg_i_260_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q0_reg_i_261
       (.I0(q1_reg_i_72_0[0]),
        .I1(ave_1_reg_4050[2]),
        .I2(ave_1_reg_4050[1]),
        .I3(ave_1_reg_4050[0]),
        .I4(tmp_27_reg_4088),
        .O(q0_reg_i_261_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_262
       (.I0(q0_reg_i_167_0[7]),
        .I1(q0_reg_i_240_n_5),
        .O(q0_reg_i_262_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_263
       (.I0(q0_reg_i_167_0[6]),
        .I1(q0_reg_i_241_n_5),
        .O(q0_reg_i_263_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q0_reg_i_264
       (.I0(q0_reg_i_242_n_5),
        .I1(ave_1_reg_4050[6]),
        .I2(q0_reg_i_243_n_5),
        .I3(ave_1_reg_4050[7]),
        .I4(tmp_27_reg_4088),
        .I5(q0_reg_i_167_0[5]),
        .O(q0_reg_i_264_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q0_reg_i_265
       (.I0(q0_reg_i_242_n_5),
        .I1(q0_reg_i_243_n_5),
        .I2(ave_1_reg_4050[6]),
        .I3(tmp_27_reg_4088),
        .I4(q0_reg_i_167_0[4]),
        .O(q0_reg_i_265_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_266
       (.I0(q0_reg_i_167_0[3]),
        .I1(q0_reg_i_244_n_5),
        .O(q0_reg_i_266_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_267
       (.I0(q0_reg_i_167_0[2]),
        .I1(q0_reg_i_245_n_5),
        .O(q0_reg_i_267_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q0_reg_i_268
       (.I0(q0_reg_i_167_0[1]),
        .I1(tmp_27_reg_4088),
        .I2(ave_1_reg_4050[2]),
        .I3(ave_1_reg_4050[1]),
        .I4(ave_1_reg_4050[0]),
        .I5(ave_1_reg_4050[3]),
        .O(q0_reg_i_268_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q0_reg_i_269
       (.I0(q0_reg_i_167_0[0]),
        .I1(ave_1_reg_4050[2]),
        .I2(ave_1_reg_4050[1]),
        .I3(ave_1_reg_4050[0]),
        .I4(tmp_27_reg_4088),
        .O(q0_reg_i_269_n_5));
  LUT5 #(
    .INIT(32'hE7718EE7)) 
    q0_reg_i_27
       (.I0(q0_reg_i_57_n_5),
        .I1(q0_reg_i_56_n_5),
        .I2(q0_reg_i_54_n_5),
        .I3(q0_reg_i_55_n_5),
        .I4(q0_reg_i_53_n_5),
        .O(q0_reg_i_27_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q0_reg_i_270
       (.I0(tmp_27_reg_4088),
        .I1(ave_1_reg_4050[9]),
        .I2(ave_1_reg_4050[7]),
        .I3(q0_reg_i_289_n_5),
        .I4(ave_1_reg_4050[8]),
        .I5(ave_1_reg_4050[10]),
        .O(q0_reg_i_270_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q0_reg_i_271
       (.I0(tmp_27_reg_4088),
        .I1(q0_reg_i_287_n_5),
        .I2(ave_1_reg_4050[10]),
        .I3(q0_reg_i_288_n_5),
        .I4(q1_reg_i_72_0[9]),
        .O(q0_reg_i_271_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q0_reg_i_272
       (.I0(q0_reg_i_288_n_5),
        .I1(q0_reg_i_290_n_5),
        .I2(tmp_27_reg_4088),
        .I3(ave_1_reg_4050[10]),
        .I4(q1_reg_i_72_0[8]),
        .O(q0_reg_i_272_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q0_reg_i_273
       (.I0(tmp_27_reg_4088),
        .I1(ave_1_reg_4050[9]),
        .I2(ave_1_reg_4050[7]),
        .I3(q0_reg_i_289_n_5),
        .I4(ave_1_reg_4050[8]),
        .I5(ave_1_reg_4050[10]),
        .O(q0_reg_i_273_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q0_reg_i_274
       (.I0(tmp_27_reg_4088),
        .I1(q0_reg_i_287_n_5),
        .I2(ave_1_reg_4050[10]),
        .I3(q0_reg_i_288_n_5),
        .I4(q0_reg_i_167_0[9]),
        .O(q0_reg_i_274_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q0_reg_i_275
       (.I0(q0_reg_i_288_n_5),
        .I1(q0_reg_i_290_n_5),
        .I2(tmp_27_reg_4088),
        .I3(ave_1_reg_4050[10]),
        .I4(q0_reg_i_167_0[8]),
        .O(q0_reg_i_275_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q0_reg_i_276
       (.I0(tmp_27_reg_4088),
        .I1(ave_1_reg_4050[9]),
        .I2(ave_1_reg_4050[7]),
        .I3(q0_reg_i_289_n_5),
        .I4(ave_1_reg_4050[8]),
        .I5(ave_1_reg_4050[10]),
        .O(q0_reg_i_276_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q0_reg_i_277
       (.I0(tmp_27_reg_4088),
        .I1(q0_reg_i_287_n_5),
        .I2(ave_1_reg_4050[10]),
        .I3(q0_reg_i_288_n_5),
        .I4(q1_reg_i_101_0[9]),
        .O(q0_reg_i_277_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q0_reg_i_278
       (.I0(q0_reg_i_288_n_5),
        .I1(q0_reg_i_290_n_5),
        .I2(tmp_27_reg_4088),
        .I3(ave_1_reg_4050[10]),
        .I4(q1_reg_i_101_0[8]),
        .O(q0_reg_i_278_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_279
       (.I0(sub_ln479_3_fu_2948_p2[4]),
        .I1(sub_ln479_3_fu_2948_p2[2]),
        .I2(sub_ln479_3_fu_2948_p2[1]),
        .I3(sub_ln479_3_fu_2948_p2[0]),
        .I4(sub_ln479_3_fu_2948_p2[3]),
        .O(q0_reg_i_279_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_28
       (.I0(q0_reg_i_53_n_5),
        .I1(q0_reg_i_54_n_5),
        .I2(q0_reg_i_55_n_5),
        .I3(q0_reg_i_25_n_5),
        .I4(q0_reg_i_56_n_5),
        .I5(q0_reg_i_57_n_5),
        .O(q0_reg_i_28_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_280
       (.I0(sub_ln479_1_fu_2878_p2[4]),
        .I1(sub_ln479_1_fu_2878_p2[2]),
        .I2(sub_ln479_1_fu_2878_p2[1]),
        .I3(sub_ln479_1_fu_2878_p2[0]),
        .I4(sub_ln479_1_fu_2878_p2[3]),
        .O(q0_reg_i_280_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_281
       (.I0(ave_3_reg_4082[9]),
        .I1(ave_3_reg_4082[7]),
        .I2(q0_reg_i_189_n_5),
        .I3(ave_3_reg_4082[6]),
        .I4(ave_3_reg_4082[8]),
        .O(q0_reg_i_281_n_5));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    q0_reg_i_282
       (.I0(q0_reg_i_188_n_5),
        .I1(ave_3_reg_4082[8]),
        .I2(ave_3_reg_4082[6]),
        .I3(q0_reg_i_189_n_5),
        .I4(ave_3_reg_4082[7]),
        .I5(ave_3_reg_4082[9]),
        .O(q0_reg_i_282_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    q0_reg_i_283
       (.I0(ave_3_reg_4082[6]),
        .I1(ave_3_reg_4082[4]),
        .I2(ave_3_reg_4082[2]),
        .I3(q0_reg_i_286_n_5),
        .I4(ave_3_reg_4082[3]),
        .I5(ave_3_reg_4082[5]),
        .O(q0_reg_i_283_n_5));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    q0_reg_i_284
       (.I0(ave_3_reg_4082[10]),
        .I1(ave_3_reg_4082[8]),
        .I2(ave_3_reg_4082[6]),
        .I3(q0_reg_i_189_n_5),
        .I4(ave_3_reg_4082[7]),
        .I5(ave_3_reg_4082[9]),
        .O(q0_reg_i_284_n_5));
  LUT6 #(
    .INIT(64'h0800000000000010)) 
    q0_reg_i_285
       (.I0(ave_3_reg_4082[5]),
        .I1(ave_3_reg_4082[3]),
        .I2(q0_reg_i_286_n_5),
        .I3(ave_3_reg_4082[2]),
        .I4(ave_3_reg_4082[4]),
        .I5(ave_3_reg_4082[6]),
        .O(q0_reg_i_285_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    q0_reg_i_286
       (.I0(ave_3_reg_4082[1]),
        .I1(ave_3_reg_4082[0]),
        .O(q0_reg_i_286_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_287
       (.I0(ave_1_reg_4050[9]),
        .I1(ave_1_reg_4050[7]),
        .I2(q0_reg_i_243_n_5),
        .I3(ave_1_reg_4050[6]),
        .I4(ave_1_reg_4050[8]),
        .O(q0_reg_i_287_n_5));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    q0_reg_i_288
       (.I0(q0_reg_i_242_n_5),
        .I1(ave_1_reg_4050[8]),
        .I2(ave_1_reg_4050[6]),
        .I3(q0_reg_i_243_n_5),
        .I4(ave_1_reg_4050[7]),
        .I5(ave_1_reg_4050[9]),
        .O(q0_reg_i_288_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    q0_reg_i_289
       (.I0(ave_1_reg_4050[6]),
        .I1(ave_1_reg_4050[4]),
        .I2(ave_1_reg_4050[2]),
        .I3(q0_reg_i_294_n_5),
        .I4(ave_1_reg_4050[3]),
        .I5(ave_1_reg_4050[5]),
        .O(q0_reg_i_289_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_29
       (.I0(q0_reg_i_58_n_5),
        .I1(q0_reg_i_59_n_5),
        .I2(q0_reg_i_60_n_5),
        .I3(q0_reg_i_26_n_5),
        .I4(q0_reg_i_61_n_5),
        .I5(q0_reg_i_62_n_5),
        .O(q0_reg_i_29_n_5));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    q0_reg_i_290
       (.I0(ave_1_reg_4050[10]),
        .I1(ave_1_reg_4050[8]),
        .I2(ave_1_reg_4050[6]),
        .I3(q0_reg_i_243_n_5),
        .I4(ave_1_reg_4050[7]),
        .I5(ave_1_reg_4050[9]),
        .O(q0_reg_i_290_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_291
       (.I0(sub_ln477_1_fu_2526_p2[4]),
        .I1(sub_ln477_1_fu_2526_p2[2]),
        .I2(sub_ln477_1_fu_2526_p2[1]),
        .I3(sub_ln477_1_fu_2526_p2[0]),
        .I4(sub_ln477_1_fu_2526_p2[3]),
        .O(q0_reg_i_291_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_292
       (.I0(sub_ln477_3_fu_2596_p2[4]),
        .I1(sub_ln477_3_fu_2596_p2[2]),
        .I2(sub_ln477_3_fu_2596_p2[1]),
        .I3(sub_ln477_3_fu_2596_p2[0]),
        .I4(sub_ln477_3_fu_2596_p2[3]),
        .O(q0_reg_i_292_n_5));
  LUT6 #(
    .INIT(64'h0800000000000010)) 
    q0_reg_i_293
       (.I0(ave_1_reg_4050[5]),
        .I1(ave_1_reg_4050[3]),
        .I2(q0_reg_i_294_n_5),
        .I3(ave_1_reg_4050[2]),
        .I4(ave_1_reg_4050[4]),
        .I5(ave_1_reg_4050[6]),
        .O(q0_reg_i_293_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    q0_reg_i_294
       (.I0(ave_1_reg_4050[1]),
        .I1(ave_1_reg_4050[0]),
        .O(q0_reg_i_294_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_3
       (.CI(q0_reg_i_4_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_3_CO_UNCONNECTED[7:2],q0_reg_i_3_n_11,q0_reg_i_3_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q0_reg_i_3_O_UNCONNECTED[7:3],add_ln492_3_fu_3066_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,var_1_fu_2657_p4[10:8]}));
  CARRY8 q0_reg_i_30
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_30_n_5,q0_reg_i_30_n_6,q0_reg_i_30_n_7,q0_reg_i_30_n_8,q0_reg_i_30_n_9,q0_reg_i_30_n_10,q0_reg_i_30_n_11,q0_reg_i_30_n_12}),
        .DI({q0_reg_i_66_n_5,q0_reg_i_67_n_5,q0_reg_i_68_n_5,q0_reg_i_69_n_5,q0_reg_i_70_n_5,q0_reg_i_71_n_5,q0_reg_i_72_n_5,sub_ln477_fu_2491_p2[0]}),
        .O({var_1_fu_2657_p4[6:0],NLW_q0_reg_i_30_O_UNCONNECTED[0]}),
        .S({q0_reg_i_74_n_5,q0_reg_i_75_n_5,q0_reg_i_76_n_5,q0_reg_i_77_n_5,q0_reg_i_78_n_5,q0_reg_i_79_n_5,q0_reg_i_80_n_5,q0_reg_i_81_n_5}));
  LUT5 #(
    .INIT(32'h009696FF)) 
    q0_reg_i_31
       (.I0(q0_reg_i_82_n_5),
        .I1(q0_reg_i_83_n_5),
        .I2(q0_reg_i_84_n_5),
        .I3(q0_reg_i_85_n_5),
        .I4(q0_reg_i_86_n_5),
        .O(q0_reg_i_31_n_5));
  LUT5 #(
    .INIT(32'h69FF0069)) 
    q0_reg_i_32
       (.I0(q0_reg_i_87_n_5),
        .I1(q0_reg_i_88_n_5),
        .I2(q0_reg_i_89_n_5),
        .I3(q0_reg_i_90_n_5),
        .I4(q0_reg_i_91_n_5),
        .O(q0_reg_i_32_n_5));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    q0_reg_i_33
       (.I0(q0_reg_i_92_n_5),
        .I1(q0_reg_i_93_n_5),
        .I2(q0_reg_i_94_n_5),
        .O(q0_reg_i_33_n_5));
  LUT5 #(
    .INIT(32'h7EE8177E)) 
    q0_reg_i_34
       (.I0(q0_reg_i_86_n_5),
        .I1(q0_reg_i_85_n_5),
        .I2(q0_reg_i_83_n_5),
        .I3(q0_reg_i_84_n_5),
        .I4(q0_reg_i_82_n_5),
        .O(q0_reg_i_34_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_35
       (.I0(q0_reg_i_82_n_5),
        .I1(q0_reg_i_83_n_5),
        .I2(q0_reg_i_84_n_5),
        .I3(q0_reg_i_32_n_5),
        .I4(q0_reg_i_85_n_5),
        .I5(q0_reg_i_86_n_5),
        .O(q0_reg_i_35_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_36
       (.I0(q0_reg_i_87_n_5),
        .I1(q0_reg_i_88_n_5),
        .I2(q0_reg_i_89_n_5),
        .I3(q0_reg_i_33_n_5),
        .I4(q0_reg_i_90_n_5),
        .I5(q0_reg_i_91_n_5),
        .O(q0_reg_i_36_n_5));
  LUT5 #(
    .INIT(32'h7FD51540)) 
    q0_reg_i_37
       (.I0(q0_reg_i_95_n_5),
        .I1(q0_reg_i_96_n_5),
        .I2(sub_ln479_fu_2843_p2[10]),
        .I3(sub_ln479_fu_2843_p2[6]),
        .I4(q0_reg_i_98_n_5),
        .O(q0_reg_i_37_n_5));
  LUT5 #(
    .INIT(32'hFF787800)) 
    q0_reg_i_38
       (.I0(sub_ln479_fu_2843_p2[10]),
        .I1(q0_reg_i_99_n_5),
        .I2(sub_ln479_fu_2843_p2[5]),
        .I3(q0_reg_i_100_n_5),
        .I4(q0_reg_i_101_n_5),
        .O(q0_reg_i_38_n_5));
  LUT5 #(
    .INIT(32'h009696FF)) 
    q0_reg_i_39
       (.I0(q0_reg_i_102_n_5),
        .I1(q0_reg_i_103_n_5),
        .I2(q0_reg_i_104_n_5),
        .I3(q0_reg_i_105_n_5),
        .I4(q0_reg_i_106_n_5),
        .O(q0_reg_i_39_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_4
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_4_n_5,q0_reg_i_4_n_6,q0_reg_i_4_n_7,q0_reg_i_4_n_8,q0_reg_i_4_n_9,q0_reg_i_4_n_10,q0_reg_i_4_n_11,q0_reg_i_4_n_12}),
        .DI(q0_reg_10),
        .O({add_ln492_3_fu_3066_p2[7:1],NLW_q0_reg_i_4_O_UNCONNECTED[0]}),
        .S({q0_reg_i_15_n_5,q0_reg_i_16_n_5,q0_reg_i_17_n_5,q0_reg_i_18_n_5,q0_reg_i_19_n_5,q0_reg_i_20_n_5,q0_reg_i_21_n_5,q0_reg_i_22_n_5}));
  LUT5 #(
    .INIT(32'h009696FF)) 
    q0_reg_i_40
       (.I0(q0_reg_i_107_n_5),
        .I1(q0_reg_i_108_n_5),
        .I2(q0_reg_i_109_n_5),
        .I3(q0_reg_i_110_n_5),
        .I4(q0_reg_i_111_n_5),
        .O(q0_reg_i_40_n_5));
  LUT6 #(
    .INIT(64'h888EEEEEEEE88888)) 
    q0_reg_i_41
       (.I0(q0_reg_i_112_n_5),
        .I1(q0_reg_i_113_n_5),
        .I2(sub_ln479_fu_2843_p2[1]),
        .I3(sub_ln479_fu_2843_p2[0]),
        .I4(sub_ln479_fu_2843_p2[10]),
        .I5(sub_ln479_fu_2843_p2[2]),
        .O(q0_reg_i_41_n_5));
  LUT6 #(
    .INIT(64'h6969699996969666)) 
    q0_reg_i_42
       (.I0(q0_reg_i_112_n_5),
        .I1(sub_ln479_fu_2843_p2[2]),
        .I2(sub_ln479_fu_2843_p2[10]),
        .I3(sub_ln479_fu_2843_p2[0]),
        .I4(sub_ln479_fu_2843_p2[1]),
        .I5(q0_reg_i_113_n_5),
        .O(q0_reg_i_42_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    q0_reg_i_43
       (.I0(q0_reg_i_114_n_5),
        .I1(sub_ln479_fu_2843_p2[1]),
        .I2(sub_ln479_fu_2843_p2[10]),
        .I3(sub_ln479_fu_2843_p2[0]),
        .O(q0_reg_i_43_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_44
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_44_n_5,q0_reg_i_44_n_6,q0_reg_i_44_n_7,q0_reg_i_44_n_8,q0_reg_i_44_n_9,q0_reg_i_44_n_10,q0_reg_i_44_n_11,q0_reg_i_44_n_12}),
        .DI(q0_reg_i_97_0[7:0]),
        .O(sub_ln479_fu_2843_p2[7:0]),
        .S({q0_reg_i_115_n_5,q0_reg_i_116_n_5,q0_reg_i_117_n_5,q0_reg_i_118_n_5,q0_reg_i_119_n_5,q0_reg_i_120_n_5,q0_reg_i_121_n_5,q0_reg_i_122_n_5}));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_i_45
       (.I0(q0_reg_i_63_n_5),
        .I1(q0_reg_i_64_n_5),
        .I2(q0_reg_i_65_n_5),
        .I3(q0_reg_i_37_n_5),
        .O(q0_reg_i_45_n_5));
  LUT6 #(
    .INIT(64'h6996966996699669)) 
    q0_reg_i_46
       (.I0(q0_reg_i_38_n_5),
        .I1(q0_reg_i_95_n_5),
        .I2(q0_reg_i_98_n_5),
        .I3(sub_ln479_fu_2843_p2[6]),
        .I4(sub_ln479_fu_2843_p2[10]),
        .I5(q0_reg_i_96_n_5),
        .O(q0_reg_i_46_n_5));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    q0_reg_i_47
       (.I0(q0_reg_i_39_n_5),
        .I1(q0_reg_i_100_n_5),
        .I2(sub_ln479_fu_2843_p2[5]),
        .I3(q0_reg_i_99_n_5),
        .I4(sub_ln479_fu_2843_p2[10]),
        .I5(q0_reg_i_101_n_5),
        .O(q0_reg_i_47_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_48
       (.I0(q0_reg_i_102_n_5),
        .I1(q0_reg_i_103_n_5),
        .I2(q0_reg_i_104_n_5),
        .I3(q0_reg_i_40_n_5),
        .I4(q0_reg_i_105_n_5),
        .I5(q0_reg_i_106_n_5),
        .O(q0_reg_i_48_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q0_reg_i_49
       (.I0(q0_reg_i_107_n_5),
        .I1(q0_reg_i_108_n_5),
        .I2(q0_reg_i_109_n_5),
        .I3(q0_reg_i_41_n_5),
        .I4(q0_reg_i_110_n_5),
        .I5(q0_reg_i_111_n_5),
        .O(q0_reg_i_49_n_5));
  CARRY8 q0_reg_i_5
       (.CI(q0_reg_i_23_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_5_CO_UNCONNECTED[7:4],var_3_fu_3009_p4[10],NLW_q0_reg_i_5_CO_UNCONNECTED[2],q0_reg_i_5_n_11,q0_reg_i_5_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_i_24_n_5,q0_reg_i_25_n_5,q0_reg_i_26_n_5}),
        .O({NLW_q0_reg_i_5_O_UNCONNECTED[7:3],var_3_fu_3009_p4[9:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,q0_reg_i_27_n_5,q0_reg_i_28_n_5,q0_reg_i_29_n_5}));
  LUT5 #(
    .INIT(32'h956AAAAA)) 
    q0_reg_i_50
       (.I0(q0_reg_i_42_n_5),
        .I1(sub_ln479_fu_2843_p2[0]),
        .I2(sub_ln479_fu_2843_p2[10]),
        .I3(sub_ln479_fu_2843_p2[1]),
        .I4(q0_reg_i_114_n_5),
        .O(q0_reg_i_50_n_5));
  LUT4 #(
    .INIT(16'h566A)) 
    q0_reg_i_51
       (.I0(q0_reg_i_43_n_5),
        .I1(sub_ln479_2_fu_2913_p2[0]),
        .I2(sub_ln479_1_fu_2878_p2[0]),
        .I3(sub_ln479_3_fu_2948_p2[0]),
        .O(q0_reg_i_51_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_i_52
       (.I0(sub_ln479_1_fu_2878_p2[0]),
        .I1(sub_ln479_2_fu_2913_p2[0]),
        .I2(sub_ln479_3_fu_2948_p2[0]),
        .I3(sub_ln479_fu_2843_p2[0]),
        .O(q0_reg_i_52_n_5));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A6A)) 
    q0_reg_i_53
       (.I0(sub_ln479_1_fu_2878_p2[9]),
        .I1(sub_ln479_1_fu_2878_p2[8]),
        .I2(sub_ln479_1_fu_2878_p2[10]),
        .I3(sub_ln479_1_fu_2878_p2[6]),
        .I4(q0_reg_i_127_n_5),
        .I5(sub_ln479_1_fu_2878_p2[7]),
        .O(q0_reg_i_53_n_5));
  LUT6 #(
    .INIT(64'h9999999999999995)) 
    q0_reg_i_54
       (.I0(sub_ln479_3_fu_2948_p2[9]),
        .I1(sub_ln479_3_fu_2948_p2[10]),
        .I2(sub_ln479_3_fu_2948_p2[6]),
        .I3(q0_reg_i_129_n_5),
        .I4(sub_ln479_3_fu_2948_p2[7]),
        .I5(sub_ln479_3_fu_2948_p2[8]),
        .O(q0_reg_i_54_n_5));
  LUT6 #(
    .INIT(64'hA5A5A5A5A5A5A595)) 
    q0_reg_i_55
       (.I0(sub_ln479_2_fu_2913_p2[9]),
        .I1(sub_ln479_2_fu_2913_p2[8]),
        .I2(sub_ln479_2_fu_2913_p2[10]),
        .I3(sub_ln479_2_fu_2913_p2[6]),
        .I4(q0_reg_i_131_n_5),
        .I5(sub_ln479_2_fu_2913_p2[7]),
        .O(q0_reg_i_55_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    q0_reg_i_56
       (.I0(q0_reg_i_58_n_5),
        .I1(q0_reg_i_59_n_5),
        .I2(q0_reg_i_60_n_5),
        .O(q0_reg_i_56_n_5));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A6A)) 
    q0_reg_i_57
       (.I0(sub_ln479_fu_2843_p2[9]),
        .I1(sub_ln479_fu_2843_p2[8]),
        .I2(sub_ln479_fu_2843_p2[10]),
        .I3(sub_ln479_fu_2843_p2[6]),
        .I4(q0_reg_i_96_n_5),
        .I5(sub_ln479_fu_2843_p2[7]),
        .O(q0_reg_i_57_n_5));
  LUT5 #(
    .INIT(32'h99999995)) 
    q0_reg_i_58
       (.I0(sub_ln479_2_fu_2913_p2[8]),
        .I1(sub_ln479_2_fu_2913_p2[10]),
        .I2(sub_ln479_2_fu_2913_p2[7]),
        .I3(q0_reg_i_131_n_5),
        .I4(sub_ln479_2_fu_2913_p2[6]),
        .O(q0_reg_i_58_n_5));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    q0_reg_i_59
       (.I0(sub_ln479_1_fu_2878_p2[8]),
        .I1(sub_ln479_1_fu_2878_p2[7]),
        .I2(q0_reg_i_127_n_5),
        .I3(sub_ln479_1_fu_2878_p2[6]),
        .I4(sub_ln479_1_fu_2878_p2[10]),
        .O(q0_reg_i_59_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_6
       (.I0(q0_reg_11[7]),
        .I1(var_3_fu_3009_p4[7]),
        .O(q0_reg_i_6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    q0_reg_i_60
       (.I0(sub_ln479_3_fu_2948_p2[8]),
        .I1(sub_ln479_3_fu_2948_p2[7]),
        .I2(q0_reg_i_129_n_5),
        .I3(sub_ln479_3_fu_2948_p2[6]),
        .I4(sub_ln479_3_fu_2948_p2[10]),
        .O(q0_reg_i_60_n_5));
  LUT6 #(
    .INIT(64'h0000A955A955FFFF)) 
    q0_reg_i_61
       (.I0(sub_ln479_2_fu_2913_p2[7]),
        .I1(sub_ln479_2_fu_2913_p2[6]),
        .I2(q0_reg_i_131_n_5),
        .I3(sub_ln479_2_fu_2913_p2[10]),
        .I4(q0_reg_i_132_n_5),
        .I5(q0_reg_i_133_n_5),
        .O(q0_reg_i_61_n_5));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    q0_reg_i_62
       (.I0(sub_ln479_fu_2843_p2[8]),
        .I1(sub_ln479_fu_2843_p2[7]),
        .I2(q0_reg_i_96_n_5),
        .I3(sub_ln479_fu_2843_p2[6]),
        .I4(sub_ln479_fu_2843_p2[10]),
        .O(q0_reg_i_62_n_5));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hE88E8E8E)) 
    q0_reg_i_63
       (.I0(q0_reg_i_134_n_5),
        .I1(q0_reg_i_135_n_5),
        .I2(sub_ln479_2_fu_2913_p2[6]),
        .I3(sub_ln479_2_fu_2913_p2[10]),
        .I4(q0_reg_i_131_n_5),
        .O(q0_reg_i_63_n_5));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    q0_reg_i_64
       (.I0(sub_ln479_fu_2843_p2[7]),
        .I1(sub_ln479_fu_2843_p2[6]),
        .I2(q0_reg_i_96_n_5),
        .I3(sub_ln479_fu_2843_p2[10]),
        .O(q0_reg_i_64_n_5));
  LUT6 #(
    .INIT(64'hA85757A857A8A857)) 
    q0_reg_i_65
       (.I0(sub_ln479_2_fu_2913_p2[10]),
        .I1(q0_reg_i_131_n_5),
        .I2(sub_ln479_2_fu_2913_p2[6]),
        .I3(sub_ln479_2_fu_2913_p2[7]),
        .I4(q0_reg_i_133_n_5),
        .I5(q0_reg_i_132_n_5),
        .O(q0_reg_i_65_n_5));
  LUT5 #(
    .INIT(32'hFF787800)) 
    q0_reg_i_66
       (.I0(sub_ln477_fu_2491_p2[10]),
        .I1(q0_reg_i_137_n_5),
        .I2(sub_ln477_fu_2491_p2[6]),
        .I3(q0_reg_i_138_n_5),
        .I4(q0_reg_i_139_n_5),
        .O(q0_reg_i_66_n_5));
  LUT5 #(
    .INIT(32'h007171FF)) 
    q0_reg_i_67
       (.I0(q0_reg_i_140_n_5),
        .I1(q0_reg_i_141_n_5),
        .I2(q0_reg_i_142_n_5),
        .I3(q0_reg_i_143_n_5),
        .I4(q0_reg_i_144_n_5),
        .O(q0_reg_i_67_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    q0_reg_i_68
       (.I0(q0_reg_i_145_n_5),
        .I1(q0_reg_i_146_n_5),
        .I2(q0_reg_i_147_n_5),
        .O(q0_reg_i_68_n_5));
  LUT3 #(
    .INIT(8'h71)) 
    q0_reg_i_69
       (.I0(q0_reg_i_148_n_5),
        .I1(q0_reg_i_149_n_5),
        .I2(q0_reg_i_150_n_5),
        .O(q0_reg_i_69_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_7
       (.I0(q0_reg_11[6]),
        .I1(var_3_fu_3009_p4[6]),
        .O(q0_reg_i_7_n_5));
  LUT6 #(
    .INIT(64'h888EEEEEEEE88888)) 
    q0_reg_i_70
       (.I0(q0_reg_i_151_n_5),
        .I1(q0_reg_i_152_n_5),
        .I2(sub_ln477_fu_2491_p2[1]),
        .I3(sub_ln477_fu_2491_p2[0]),
        .I4(sub_ln477_fu_2491_p2[10]),
        .I5(sub_ln477_fu_2491_p2[2]),
        .O(q0_reg_i_70_n_5));
  LUT6 #(
    .INIT(64'h6969699996969666)) 
    q0_reg_i_71
       (.I0(q0_reg_i_151_n_5),
        .I1(sub_ln477_fu_2491_p2[2]),
        .I2(sub_ln477_fu_2491_p2[10]),
        .I3(sub_ln477_fu_2491_p2[0]),
        .I4(sub_ln477_fu_2491_p2[1]),
        .I5(q0_reg_i_152_n_5),
        .O(q0_reg_i_71_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    q0_reg_i_72
       (.I0(q0_reg_i_153_n_5),
        .I1(sub_ln477_fu_2491_p2[1]),
        .I2(sub_ln477_fu_2491_p2[10]),
        .I3(sub_ln477_fu_2491_p2[0]),
        .O(q0_reg_i_72_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_73
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q0_reg_i_73_n_5,q0_reg_i_73_n_6,q0_reg_i_73_n_7,q0_reg_i_73_n_8,q0_reg_i_73_n_9,q0_reg_i_73_n_10,q0_reg_i_73_n_11,q0_reg_i_73_n_12}),
        .DI(Q[7:0]),
        .O(sub_ln477_fu_2491_p2[7:0]),
        .S({q0_reg_i_154_n_5,q0_reg_i_155_n_5,q0_reg_i_156_n_5,q0_reg_i_157_n_5,q0_reg_i_158_n_5,q0_reg_i_159_n_5,q0_reg_i_160_n_5,q0_reg_i_161_n_5}));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_i_74
       (.I0(q0_reg_i_92_n_5),
        .I1(q0_reg_i_93_n_5),
        .I2(q0_reg_i_94_n_5),
        .I3(q0_reg_i_66_n_5),
        .O(q0_reg_i_74_n_5));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    q0_reg_i_75
       (.I0(q0_reg_i_67_n_5),
        .I1(q0_reg_i_138_n_5),
        .I2(sub_ln477_fu_2491_p2[6]),
        .I3(q0_reg_i_137_n_5),
        .I4(sub_ln477_fu_2491_p2[10]),
        .I5(q0_reg_i_139_n_5),
        .O(q0_reg_i_75_n_5));
  LUT6 #(
    .INIT(64'h8E71718E718E8E71)) 
    q0_reg_i_76
       (.I0(q0_reg_i_140_n_5),
        .I1(q0_reg_i_141_n_5),
        .I2(q0_reg_i_142_n_5),
        .I3(q0_reg_i_68_n_5),
        .I4(q0_reg_i_143_n_5),
        .I5(q0_reg_i_144_n_5),
        .O(q0_reg_i_76_n_5));
  LUT6 #(
    .INIT(64'h718E8E718E71718E)) 
    q0_reg_i_77
       (.I0(q0_reg_i_148_n_5),
        .I1(q0_reg_i_149_n_5),
        .I2(q0_reg_i_150_n_5),
        .I3(q0_reg_i_145_n_5),
        .I4(q0_reg_i_146_n_5),
        .I5(q0_reg_i_147_n_5),
        .O(q0_reg_i_77_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_i_78
       (.I0(q0_reg_i_70_n_5),
        .I1(q0_reg_i_149_n_5),
        .I2(q0_reg_i_148_n_5),
        .I3(q0_reg_i_150_n_5),
        .O(q0_reg_i_78_n_5));
  LUT5 #(
    .INIT(32'h956AAAAA)) 
    q0_reg_i_79
       (.I0(q0_reg_i_71_n_5),
        .I1(sub_ln477_fu_2491_p2[0]),
        .I2(sub_ln477_fu_2491_p2[10]),
        .I3(sub_ln477_fu_2491_p2[1]),
        .I4(q0_reg_i_153_n_5),
        .O(q0_reg_i_79_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_8
       (.I0(q0_reg_11[5]),
        .I1(var_3_fu_3009_p4[5]),
        .O(q0_reg_i_8_n_5));
  LUT4 #(
    .INIT(16'h566A)) 
    q0_reg_i_80
       (.I0(q0_reg_i_72_n_5),
        .I1(sub_ln477_2_fu_2561_p2[0]),
        .I2(sub_ln477_1_fu_2526_p2[0]),
        .I3(sub_ln477_3_fu_2596_p2[0]),
        .O(q0_reg_i_80_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    q0_reg_i_81
       (.I0(sub_ln477_1_fu_2526_p2[0]),
        .I1(sub_ln477_2_fu_2561_p2[0]),
        .I2(sub_ln477_3_fu_2596_p2[0]),
        .I3(sub_ln477_fu_2491_p2[0]),
        .O(q0_reg_i_81_n_5));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A6A)) 
    q0_reg_i_82
       (.I0(sub_ln477_1_fu_2526_p2[9]),
        .I1(sub_ln477_1_fu_2526_p2[8]),
        .I2(sub_ln477_1_fu_2526_p2[10]),
        .I3(sub_ln477_1_fu_2526_p2[6]),
        .I4(q0_reg_i_166_n_5),
        .I5(sub_ln477_1_fu_2526_p2[7]),
        .O(q0_reg_i_82_n_5));
  LUT6 #(
    .INIT(64'h9999999999999995)) 
    q0_reg_i_83
       (.I0(sub_ln477_3_fu_2596_p2[9]),
        .I1(sub_ln477_3_fu_2596_p2[10]),
        .I2(sub_ln477_3_fu_2596_p2[6]),
        .I3(q0_reg_i_168_n_5),
        .I4(sub_ln477_3_fu_2596_p2[7]),
        .I5(sub_ln477_3_fu_2596_p2[8]),
        .O(q0_reg_i_83_n_5));
  LUT6 #(
    .INIT(64'hA5A5A5A5A5A5A595)) 
    q0_reg_i_84
       (.I0(sub_ln477_2_fu_2561_p2[9]),
        .I1(sub_ln477_2_fu_2561_p2[8]),
        .I2(sub_ln477_2_fu_2561_p2[10]),
        .I3(sub_ln477_2_fu_2561_p2[6]),
        .I4(q0_reg_i_170_n_5),
        .I5(sub_ln477_2_fu_2561_p2[7]),
        .O(q0_reg_i_84_n_5));
  LUT3 #(
    .INIT(8'h2B)) 
    q0_reg_i_85
       (.I0(q0_reg_i_87_n_5),
        .I1(q0_reg_i_89_n_5),
        .I2(q0_reg_i_88_n_5),
        .O(q0_reg_i_85_n_5));
  LUT6 #(
    .INIT(64'hA5A5A5A5A5A5A595)) 
    q0_reg_i_86
       (.I0(sub_ln477_fu_2491_p2[9]),
        .I1(sub_ln477_fu_2491_p2[8]),
        .I2(sub_ln477_fu_2491_p2[10]),
        .I3(sub_ln477_fu_2491_p2[6]),
        .I4(q0_reg_i_137_n_5),
        .I5(sub_ln477_fu_2491_p2[7]),
        .O(q0_reg_i_86_n_5));
  LUT5 #(
    .INIT(32'h99999995)) 
    q0_reg_i_87
       (.I0(sub_ln477_2_fu_2561_p2[8]),
        .I1(sub_ln477_2_fu_2561_p2[10]),
        .I2(sub_ln477_2_fu_2561_p2[7]),
        .I3(q0_reg_i_170_n_5),
        .I4(sub_ln477_2_fu_2561_p2[6]),
        .O(q0_reg_i_87_n_5));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    q0_reg_i_88
       (.I0(sub_ln477_1_fu_2526_p2[8]),
        .I1(sub_ln477_1_fu_2526_p2[7]),
        .I2(q0_reg_i_166_n_5),
        .I3(sub_ln477_1_fu_2526_p2[6]),
        .I4(sub_ln477_1_fu_2526_p2[10]),
        .O(q0_reg_i_88_n_5));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    q0_reg_i_89
       (.I0(sub_ln477_3_fu_2596_p2[8]),
        .I1(sub_ln477_3_fu_2596_p2[7]),
        .I2(q0_reg_i_168_n_5),
        .I3(sub_ln477_3_fu_2596_p2[6]),
        .I4(sub_ln477_3_fu_2596_p2[10]),
        .O(q0_reg_i_89_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q0_reg_i_9
       (.I0(q0_reg_11[4]),
        .I1(var_3_fu_3009_p4[4]),
        .O(q0_reg_i_9_n_5));
  LUT6 #(
    .INIT(64'h0000A955A955FFFF)) 
    q0_reg_i_90
       (.I0(sub_ln477_2_fu_2561_p2[7]),
        .I1(sub_ln477_2_fu_2561_p2[6]),
        .I2(q0_reg_i_170_n_5),
        .I3(sub_ln477_2_fu_2561_p2[10]),
        .I4(q0_reg_i_171_n_5),
        .I5(q0_reg_i_172_n_5),
        .O(q0_reg_i_90_n_5));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    q0_reg_i_91
       (.I0(sub_ln477_fu_2491_p2[8]),
        .I1(sub_ln477_fu_2491_p2[7]),
        .I2(q0_reg_i_137_n_5),
        .I3(sub_ln477_fu_2491_p2[6]),
        .I4(sub_ln477_fu_2491_p2[10]),
        .O(q0_reg_i_91_n_5));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hE88E8E8E)) 
    q0_reg_i_92
       (.I0(q0_reg_i_173_n_5),
        .I1(q0_reg_i_174_n_5),
        .I2(sub_ln477_2_fu_2561_p2[6]),
        .I3(sub_ln477_2_fu_2561_p2[10]),
        .I4(q0_reg_i_170_n_5),
        .O(q0_reg_i_92_n_5));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    q0_reg_i_93
       (.I0(sub_ln477_fu_2491_p2[7]),
        .I1(sub_ln477_fu_2491_p2[6]),
        .I2(q0_reg_i_137_n_5),
        .I3(sub_ln477_fu_2491_p2[10]),
        .O(q0_reg_i_93_n_5));
  LUT6 #(
    .INIT(64'hA85757A857A8A857)) 
    q0_reg_i_94
       (.I0(sub_ln477_2_fu_2561_p2[10]),
        .I1(q0_reg_i_170_n_5),
        .I2(sub_ln477_2_fu_2561_p2[6]),
        .I3(sub_ln477_2_fu_2561_p2[7]),
        .I4(q0_reg_i_172_n_5),
        .I5(q0_reg_i_171_n_5),
        .O(q0_reg_i_94_n_5));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'hE88E8E8E)) 
    q0_reg_i_95
       (.I0(q0_reg_i_175_n_5),
        .I1(q0_reg_i_176_n_5),
        .I2(sub_ln479_2_fu_2913_p2[5]),
        .I3(q0_reg_i_177_n_5),
        .I4(sub_ln479_2_fu_2913_p2[10]),
        .O(q0_reg_i_95_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q0_reg_i_96
       (.I0(sub_ln479_fu_2843_p2[5]),
        .I1(sub_ln479_fu_2843_p2[3]),
        .I2(sub_ln479_fu_2843_p2[0]),
        .I3(sub_ln479_fu_2843_p2[1]),
        .I4(sub_ln479_fu_2843_p2[2]),
        .I5(sub_ln479_fu_2843_p2[4]),
        .O(q0_reg_i_96_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q0_reg_i_97
       (.CI(q0_reg_i_44_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q0_reg_i_97_CO_UNCONNECTED[7:2],q0_reg_i_97_n_11,q0_reg_i_97_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_3_fu_2462_p3,q0_reg_i_97_0[8]}),
        .O({NLW_q0_reg_i_97_O_UNCONNECTED[7:3],sub_ln479_fu_2843_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q0_reg_i_179_n_5,q0_reg_i_180_n_5,q0_reg_i_181_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    q0_reg_i_98
       (.I0(q0_reg_i_131_n_5),
        .I1(sub_ln479_2_fu_2913_p2[10]),
        .I2(sub_ln479_2_fu_2913_p2[6]),
        .I3(q0_reg_i_135_n_5),
        .I4(q0_reg_i_134_n_5),
        .O(q0_reg_i_98_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q0_reg_i_99
       (.I0(sub_ln479_fu_2843_p2[4]),
        .I1(sub_ln479_fu_2843_p2[2]),
        .I2(sub_ln479_fu_2843_p2[1]),
        .I3(sub_ln479_fu_2843_p2[0]),
        .I4(sub_ln479_fu_2843_p2[3]),
        .O(q0_reg_i_99_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d10" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* OPT_MODIFIED = "MLO" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "10240" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV1_TABLE_U/q1_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "9" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF),
    .INIT_01(256'h0021002200230024002500270028002A002C002E0030003300350038003C003F),
    .INIT_02(256'h00150016001600170017001800180019001A001A001B001C001D001E001F001F),
    .INIT_03(256'h0010001000100011001100110011001200120012001300130014001400140015),
    .INIT_04(256'h000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F),
    .INIT_05(256'h000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C),
    .INIT_06(256'h000900090009000900090009000900090009000A000A000A000A000A000A000A),
    .INIT_07(256'h0008000800080008000800080008000800080008000800080008000800090009),
    .INIT_08(256'h0007000700070007000700070007000700070007000700070007000700070007),
    .INIT_09(256'h0006000600060006000600060006000600060006000600060006000700070007),
    .INIT_0A(256'h0005000500050005000500060006000600060006000600060006000600060006),
    .INIT_0B(256'h0005000500050005000500050005000500050005000500050005000500050005),
    .INIT_0C(256'h0004000400040005000500050005000500050005000500050005000500050005),
    .INIT_0D(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0E(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_0F(256'h0004000400040004000400040004000400040004000400040004000400040004),
    .INIT_10(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_11(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_12(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_13(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_14(256'h0003000300030003000300030003000300030003000300030003000300030003),
    .INIT_15(256'h0002000200020002000200020002000200020002000300030003000300030003),
    .INIT_16(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_17(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_18(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_19(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1A(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1B(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1C(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1D(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1E(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_1F(256'h0002000200020002000200020002000200020002000200020002000200020002),
    .INIT_20(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_21(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_22(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_23(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_24(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_25(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_26(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_27(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_28(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_29(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_2F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_30(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_31(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_32(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_33(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_34(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_35(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_36(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_37(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_38(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_39(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3A(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3B(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3C(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3D(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3E(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_3F(256'h0001000100010001000100010001000100010001000100010001000100010001),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    q1_reg
       (.ADDRARDADDR({add_ln492_4_fu_3087_p2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({add_ln492_1_fu_3035_p2,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_q1_reg_CASDOUTA_UNCONNECTED[15:0]),
        .CASDOUTB(NLW_q1_reg_CASDOUTB_UNCONNECTED[15:0]),
        .CASDOUTPA(NLW_q1_reg_CASDOUTPA_UNCONNECTED[1:0]),
        .CASDOUTPB(NLW_q1_reg_CASDOUTPB_UNCONNECTED[1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT({NLW_q1_reg_DOUTADOUT_UNCONNECTED[15:10],DOUTADOUT,q1_reg_n_51,q1_reg_n_52}),
        .DOUTBDOUT({NLW_q1_reg_DOUTBDOUT_UNCONNECTED[15:10],B,NLW_q1_reg_DOUTBDOUT_UNCONNECTED[0]}),
        .DOUTPADOUTP(NLW_q1_reg_DOUTPADOUTP_UNCONNECTED[1:0]),
        .DOUTPBDOUTP(NLW_q1_reg_DOUTPBDOUTP_UNCONNECTED[1:0]),
        .ENARDEN(q1_reg_i_1_n_5),
        .ENBWREN(q1_reg_i_1_n_5),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    q1_reg_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(q0_reg_9),
        .O(q1_reg_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_10
       (.I0(q0_reg_10[4]),
        .I1(var_2_fu_2833_p4[4]),
        .O(q1_reg_i_10_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q1_reg_i_100
       (.I0(sub_ln478_1_fu_2702_p2[5]),
        .I1(sub_ln478_1_fu_2702_p2[3]),
        .I2(sub_ln478_1_fu_2702_p2[0]),
        .I3(sub_ln478_1_fu_2702_p2[1]),
        .I4(sub_ln478_1_fu_2702_p2[2]),
        .I5(sub_ln478_1_fu_2702_p2[4]),
        .O(q1_reg_i_100_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_101
       (.CI(q1_reg_i_98_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_101_CO_UNCONNECTED[7:2],q1_reg_i_101_n_11,q1_reg_i_101_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_2_fu_2427_p3,q1_reg_i_101_0[8]}),
        .O({NLW_q1_reg_i_101_O_UNCONNECTED[7:3],sub_ln478_3_fu_2772_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q1_reg_i_159_n_5,q1_reg_i_160_n_5,q1_reg_i_161_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q1_reg_i_102
       (.I0(sub_ln478_3_fu_2772_p2[5]),
        .I1(sub_ln478_3_fu_2772_p2[3]),
        .I2(sub_ln478_3_fu_2772_p2[0]),
        .I3(sub_ln478_3_fu_2772_p2[1]),
        .I4(sub_ln478_3_fu_2772_p2[2]),
        .I5(sub_ln478_3_fu_2772_p2[4]),
        .O(q1_reg_i_102_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_103
       (.CI(q1_reg_i_96_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_103_CO_UNCONNECTED[7:2],q1_reg_i_103_n_11,q1_reg_i_103_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_2_fu_2427_p3,q1_reg_i_103_0[8]}),
        .O({NLW_q1_reg_i_103_O_UNCONNECTED[7:3],sub_ln478_2_fu_2737_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q1_reg_i_162_n_5,q1_reg_i_163_n_5,q1_reg_i_164_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q1_reg_i_104
       (.I0(sub_ln478_2_fu_2737_p2[5]),
        .I1(sub_ln478_2_fu_2737_p2[3]),
        .I2(sub_ln478_2_fu_2737_p2[0]),
        .I3(sub_ln478_2_fu_2737_p2[1]),
        .I4(sub_ln478_2_fu_2737_p2[2]),
        .I5(sub_ln478_2_fu_2737_p2[4]),
        .O(q1_reg_i_104_n_5));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    q1_reg_i_105
       (.I0(sub_ln478_3_fu_2772_p2[7]),
        .I1(sub_ln478_3_fu_2772_p2[6]),
        .I2(q1_reg_i_102_n_5),
        .I3(sub_ln478_3_fu_2772_p2[10]),
        .O(q1_reg_i_105_n_5));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    q1_reg_i_106
       (.I0(sub_ln478_1_fu_2702_p2[7]),
        .I1(sub_ln478_1_fu_2702_p2[6]),
        .I2(q1_reg_i_100_n_5),
        .I3(sub_ln478_1_fu_2702_p2[10]),
        .O(q1_reg_i_106_n_5));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h95)) 
    q1_reg_i_107
       (.I0(sub_ln478_3_fu_2772_p2[6]),
        .I1(q1_reg_i_102_n_5),
        .I2(sub_ln478_3_fu_2772_p2[10]),
        .O(q1_reg_i_107_n_5));
  LUT3 #(
    .INIT(8'h95)) 
    q1_reg_i_108
       (.I0(sub_ln478_1_fu_2702_p2[6]),
        .I1(q1_reg_i_100_n_5),
        .I2(sub_ln478_1_fu_2702_p2[10]),
        .O(q1_reg_i_108_n_5));
  LUT4 #(
    .INIT(16'h2AA8)) 
    q1_reg_i_109
       (.I0(tmp_28_reg_4098),
        .I1(q1_reg_i_165_n_5),
        .I2(ave_2_reg_4066[10]),
        .I3(q1_reg_i_166_n_5),
        .O(mean_2_fu_2427_p3));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_11
       (.I0(q0_reg_10[3]),
        .I1(var_2_fu_2833_p4[3]),
        .O(q1_reg_i_11_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q1_reg_i_110
       (.I0(tmp_28_reg_4098),
        .I1(ave_2_reg_4066[9]),
        .I2(ave_2_reg_4066[7]),
        .I3(q1_reg_i_167_n_5),
        .I4(ave_2_reg_4066[8]),
        .I5(ave_2_reg_4066[10]),
        .O(q1_reg_i_110_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q1_reg_i_111
       (.I0(tmp_28_reg_4098),
        .I1(q1_reg_i_165_n_5),
        .I2(ave_2_reg_4066[10]),
        .I3(q1_reg_i_166_n_5),
        .I4(q1_reg_i_72_0[9]),
        .O(q1_reg_i_111_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q1_reg_i_112
       (.I0(q1_reg_i_166_n_5),
        .I1(q1_reg_i_168_n_5),
        .I2(tmp_28_reg_4098),
        .I3(ave_2_reg_4066[10]),
        .I4(q1_reg_i_72_0[8]),
        .O(q1_reg_i_112_n_5));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h95)) 
    q1_reg_i_113
       (.I0(sub_ln478_3_fu_2772_p2[5]),
        .I1(q1_reg_i_169_n_5),
        .I2(sub_ln478_3_fu_2772_p2[10]),
        .O(q1_reg_i_113_n_5));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h95)) 
    q1_reg_i_114
       (.I0(sub_ln478_1_fu_2702_p2[5]),
        .I1(q1_reg_i_170_n_5),
        .I2(sub_ln478_1_fu_2702_p2[10]),
        .O(q1_reg_i_114_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q1_reg_i_115
       (.I0(sub_ln478_2_fu_2737_p2[4]),
        .I1(sub_ln478_2_fu_2737_p2[2]),
        .I2(sub_ln478_2_fu_2737_p2[1]),
        .I3(sub_ln478_2_fu_2737_p2[0]),
        .I4(sub_ln478_2_fu_2737_p2[3]),
        .O(q1_reg_i_115_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    q1_reg_i_116
       (.I0(sub_ln478_1_fu_2702_p2[4]),
        .I1(sub_ln478_1_fu_2702_p2[3]),
        .I2(sub_ln478_1_fu_2702_p2[0]),
        .I3(sub_ln478_1_fu_2702_p2[1]),
        .I4(sub_ln478_1_fu_2702_p2[2]),
        .I5(sub_ln478_1_fu_2702_p2[10]),
        .O(q1_reg_i_116_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    q1_reg_i_117
       (.I0(sub_ln478_3_fu_2772_p2[4]),
        .I1(sub_ln478_3_fu_2772_p2[3]),
        .I2(sub_ln478_3_fu_2772_p2[0]),
        .I3(sub_ln478_3_fu_2772_p2[1]),
        .I4(sub_ln478_3_fu_2772_p2[2]),
        .I5(sub_ln478_3_fu_2772_p2[10]),
        .O(q1_reg_i_117_n_5));
  LUT6 #(
    .INIT(64'h666666666666666A)) 
    q1_reg_i_118
       (.I0(sub_ln478_2_fu_2737_p2[4]),
        .I1(sub_ln478_2_fu_2737_p2[10]),
        .I2(sub_ln478_2_fu_2737_p2[3]),
        .I3(sub_ln478_2_fu_2737_p2[0]),
        .I4(sub_ln478_2_fu_2737_p2[1]),
        .I5(sub_ln478_2_fu_2737_p2[2]),
        .O(q1_reg_i_118_n_5));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    q1_reg_i_119
       (.I0(sub_ln478_2_fu_2737_p2[3]),
        .I1(sub_ln478_2_fu_2737_p2[2]),
        .I2(sub_ln478_2_fu_2737_p2[1]),
        .I3(sub_ln478_2_fu_2737_p2[0]),
        .I4(sub_ln478_2_fu_2737_p2[10]),
        .O(q1_reg_i_119_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_12
       (.I0(q0_reg_10[2]),
        .I1(var_2_fu_2833_p4[2]),
        .O(q1_reg_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    q1_reg_i_120
       (.I0(sub_ln478_3_fu_2772_p2[3]),
        .I1(sub_ln478_3_fu_2772_p2[2]),
        .I2(sub_ln478_3_fu_2772_p2[1]),
        .I3(sub_ln478_3_fu_2772_p2[0]),
        .I4(sub_ln478_3_fu_2772_p2[10]),
        .O(q1_reg_i_120_n_5));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hAAA95555)) 
    q1_reg_i_121
       (.I0(sub_ln478_1_fu_2702_p2[3]),
        .I1(sub_ln478_1_fu_2702_p2[2]),
        .I2(sub_ln478_1_fu_2702_p2[1]),
        .I3(sub_ln478_1_fu_2702_p2[0]),
        .I4(sub_ln478_1_fu_2702_p2[10]),
        .O(q1_reg_i_121_n_5));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    q1_reg_i_122
       (.I0(sub_ln478_3_fu_2772_p2[2]),
        .I1(sub_ln478_3_fu_2772_p2[10]),
        .I2(sub_ln478_3_fu_2772_p2[0]),
        .I3(sub_ln478_3_fu_2772_p2[1]),
        .O(q1_reg_i_122_n_5));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h666A)) 
    q1_reg_i_123
       (.I0(sub_ln478_1_fu_2702_p2[2]),
        .I1(sub_ln478_1_fu_2702_p2[10]),
        .I2(sub_ln478_1_fu_2702_p2[0]),
        .I3(sub_ln478_1_fu_2702_p2[1]),
        .O(q1_reg_i_123_n_5));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    q1_reg_i_124
       (.I0(sub_ln478_1_fu_2702_p2[0]),
        .I1(sub_ln478_1_fu_2702_p2[10]),
        .I2(sub_ln478_1_fu_2702_p2[1]),
        .O(q1_reg_i_124_n_5));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    q1_reg_i_125
       (.I0(sub_ln478_2_fu_2737_p2[0]),
        .I1(sub_ln478_2_fu_2737_p2[10]),
        .I2(sub_ln478_2_fu_2737_p2[1]),
        .O(q1_reg_i_125_n_5));
  LUT6 #(
    .INIT(64'h80017FFE0000FFFF)) 
    q1_reg_i_126
       (.I0(q1_reg_i_171_n_5),
        .I1(ave_2_reg_4066[8]),
        .I2(q1_reg_i_167_n_5),
        .I3(ave_2_reg_4066[7]),
        .I4(ave_2_reg_4066[9]),
        .I5(tmp_28_reg_4098),
        .O(q1_reg_i_126_n_5));
  LUT6 #(
    .INIT(64'h80017FFE0000FFFF)) 
    q1_reg_i_127
       (.I0(q1_reg_i_128_n_5),
        .I1(ave_2_reg_4066[7]),
        .I2(q1_reg_i_129_n_5),
        .I3(ave_2_reg_4066[6]),
        .I4(ave_2_reg_4066[8]),
        .I5(tmp_28_reg_4098),
        .O(q1_reg_i_127_n_5));
  LUT6 #(
    .INIT(64'h8880000000000001)) 
    q1_reg_i_128
       (.I0(ave_2_reg_4066[4]),
        .I1(ave_2_reg_4066[2]),
        .I2(ave_2_reg_4066[0]),
        .I3(ave_2_reg_4066[1]),
        .I4(ave_2_reg_4066[3]),
        .I5(ave_2_reg_4066[5]),
        .O(q1_reg_i_128_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q1_reg_i_129
       (.I0(ave_2_reg_4066[5]),
        .I1(ave_2_reg_4066[3]),
        .I2(ave_2_reg_4066[1]),
        .I3(ave_2_reg_4066[0]),
        .I4(ave_2_reg_4066[2]),
        .I5(ave_2_reg_4066[4]),
        .O(q1_reg_i_129_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_13
       (.I0(q0_reg_10[1]),
        .I1(var_2_fu_2833_p4[1]),
        .O(q1_reg_i_13_n_5));
  LUT6 #(
    .INIT(64'h0800F7FF0000FFFF)) 
    q1_reg_i_130
       (.I0(ave_2_reg_4066[4]),
        .I1(ave_2_reg_4066[2]),
        .I2(q1_reg_i_172_n_5),
        .I3(ave_2_reg_4066[3]),
        .I4(ave_2_reg_4066[5]),
        .I5(tmp_28_reg_4098),
        .O(q1_reg_i_130_n_5));
  LUT6 #(
    .INIT(64'hE00000001FFFFFFF)) 
    q1_reg_i_131
       (.I0(ave_2_reg_4066[1]),
        .I1(ave_2_reg_4066[0]),
        .I2(ave_2_reg_4066[2]),
        .I3(ave_2_reg_4066[3]),
        .I4(tmp_28_reg_4098),
        .I5(ave_2_reg_4066[4]),
        .O(q1_reg_i_131_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_132
       (.I0(q1_reg_i_103_0[7]),
        .I1(q1_reg_i_126_n_5),
        .O(q1_reg_i_132_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_133
       (.I0(q1_reg_i_103_0[6]),
        .I1(q1_reg_i_127_n_5),
        .O(q1_reg_i_133_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q1_reg_i_134
       (.I0(q1_reg_i_128_n_5),
        .I1(ave_2_reg_4066[6]),
        .I2(q1_reg_i_129_n_5),
        .I3(ave_2_reg_4066[7]),
        .I4(tmp_28_reg_4098),
        .I5(q1_reg_i_103_0[5]),
        .O(q1_reg_i_134_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q1_reg_i_135
       (.I0(q1_reg_i_128_n_5),
        .I1(q1_reg_i_129_n_5),
        .I2(ave_2_reg_4066[6]),
        .I3(tmp_28_reg_4098),
        .I4(q1_reg_i_103_0[4]),
        .O(q1_reg_i_135_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_136
       (.I0(q1_reg_i_103_0[3]),
        .I1(q1_reg_i_130_n_5),
        .O(q1_reg_i_136_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_137
       (.I0(q1_reg_i_103_0[2]),
        .I1(q1_reg_i_131_n_5),
        .O(q1_reg_i_137_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q1_reg_i_138
       (.I0(q1_reg_i_103_0[1]),
        .I1(tmp_28_reg_4098),
        .I2(ave_2_reg_4066[2]),
        .I3(ave_2_reg_4066[1]),
        .I4(ave_2_reg_4066[0]),
        .I5(ave_2_reg_4066[3]),
        .O(q1_reg_i_138_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q1_reg_i_139
       (.I0(q1_reg_i_103_0[0]),
        .I1(ave_2_reg_4066[2]),
        .I2(ave_2_reg_4066[1]),
        .I3(ave_2_reg_4066[0]),
        .I4(tmp_28_reg_4098),
        .O(q1_reg_i_139_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_14
       (.I0(q0_reg_10[0]),
        .I1(var_2_fu_2833_p4[0]),
        .O(q1_reg_i_14_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_140
       (.I0(q1_reg_i_99_0[7]),
        .I1(q1_reg_i_126_n_5),
        .O(q1_reg_i_140_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_141
       (.I0(q1_reg_i_99_0[6]),
        .I1(q1_reg_i_127_n_5),
        .O(q1_reg_i_141_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q1_reg_i_142
       (.I0(q1_reg_i_128_n_5),
        .I1(ave_2_reg_4066[6]),
        .I2(q1_reg_i_129_n_5),
        .I3(ave_2_reg_4066[7]),
        .I4(tmp_28_reg_4098),
        .I5(q1_reg_i_99_0[5]),
        .O(q1_reg_i_142_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q1_reg_i_143
       (.I0(q1_reg_i_128_n_5),
        .I1(q1_reg_i_129_n_5),
        .I2(ave_2_reg_4066[6]),
        .I3(tmp_28_reg_4098),
        .I4(q1_reg_i_99_0[4]),
        .O(q1_reg_i_143_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_144
       (.I0(q1_reg_i_99_0[3]),
        .I1(q1_reg_i_130_n_5),
        .O(q1_reg_i_144_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_145
       (.I0(q1_reg_i_99_0[2]),
        .I1(q1_reg_i_131_n_5),
        .O(q1_reg_i_145_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q1_reg_i_146
       (.I0(q1_reg_i_99_0[1]),
        .I1(tmp_28_reg_4098),
        .I2(ave_2_reg_4066[2]),
        .I3(ave_2_reg_4066[1]),
        .I4(ave_2_reg_4066[0]),
        .I5(ave_2_reg_4066[3]),
        .O(q1_reg_i_146_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q1_reg_i_147
       (.I0(q1_reg_i_99_0[0]),
        .I1(ave_2_reg_4066[2]),
        .I2(ave_2_reg_4066[1]),
        .I3(ave_2_reg_4066[0]),
        .I4(tmp_28_reg_4098),
        .O(q1_reg_i_147_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_148
       (.I0(q1_reg_i_101_0[7]),
        .I1(q1_reg_i_126_n_5),
        .O(q1_reg_i_148_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_149
       (.I0(q1_reg_i_101_0[6]),
        .I1(q1_reg_i_127_n_5),
        .O(q1_reg_i_149_n_5));
  CARRY8 q1_reg_i_15
       (.CI(q1_reg_i_31_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_15_CO_UNCONNECTED[7:4],var_fu_2481_p4[10],NLW_q1_reg_i_15_CO_UNCONNECTED[2],q1_reg_i_15_n_11,q1_reg_i_15_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,q1_reg_0[10:8]}),
        .O({NLW_q1_reg_i_15_O_UNCONNECTED[7:3],var_fu_2481_p4[9:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,q1_reg_i_32_n_5,q1_reg_i_33_n_5,q1_reg_i_34_n_5}));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q1_reg_i_150
       (.I0(q1_reg_i_128_n_5),
        .I1(ave_2_reg_4066[6]),
        .I2(q1_reg_i_129_n_5),
        .I3(ave_2_reg_4066[7]),
        .I4(tmp_28_reg_4098),
        .I5(q1_reg_i_101_0[5]),
        .O(q1_reg_i_150_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q1_reg_i_151
       (.I0(q1_reg_i_128_n_5),
        .I1(q1_reg_i_129_n_5),
        .I2(ave_2_reg_4066[6]),
        .I3(tmp_28_reg_4098),
        .I4(q1_reg_i_101_0[4]),
        .O(q1_reg_i_151_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_152
       (.I0(q1_reg_i_101_0[3]),
        .I1(q1_reg_i_130_n_5),
        .O(q1_reg_i_152_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_153
       (.I0(q1_reg_i_101_0[2]),
        .I1(q1_reg_i_131_n_5),
        .O(q1_reg_i_153_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q1_reg_i_154
       (.I0(q1_reg_i_101_0[1]),
        .I1(tmp_28_reg_4098),
        .I2(ave_2_reg_4066[2]),
        .I3(ave_2_reg_4066[1]),
        .I4(ave_2_reg_4066[0]),
        .I5(ave_2_reg_4066[3]),
        .O(q1_reg_i_154_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q1_reg_i_155
       (.I0(q1_reg_i_101_0[0]),
        .I1(ave_2_reg_4066[2]),
        .I2(ave_2_reg_4066[1]),
        .I3(ave_2_reg_4066[0]),
        .I4(tmp_28_reg_4098),
        .O(q1_reg_i_155_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q1_reg_i_156
       (.I0(tmp_28_reg_4098),
        .I1(ave_2_reg_4066[9]),
        .I2(ave_2_reg_4066[7]),
        .I3(q1_reg_i_167_n_5),
        .I4(ave_2_reg_4066[8]),
        .I5(ave_2_reg_4066[10]),
        .O(q1_reg_i_156_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q1_reg_i_157
       (.I0(tmp_28_reg_4098),
        .I1(q1_reg_i_165_n_5),
        .I2(ave_2_reg_4066[10]),
        .I3(q1_reg_i_166_n_5),
        .I4(q1_reg_i_99_0[9]),
        .O(q1_reg_i_157_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q1_reg_i_158
       (.I0(q1_reg_i_166_n_5),
        .I1(q1_reg_i_168_n_5),
        .I2(tmp_28_reg_4098),
        .I3(ave_2_reg_4066[10]),
        .I4(q1_reg_i_99_0[8]),
        .O(q1_reg_i_158_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q1_reg_i_159
       (.I0(tmp_28_reg_4098),
        .I1(ave_2_reg_4066[9]),
        .I2(ave_2_reg_4066[7]),
        .I3(q1_reg_i_167_n_5),
        .I4(ave_2_reg_4066[8]),
        .I5(ave_2_reg_4066[10]),
        .O(q1_reg_i_159_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_16
       (.I0(q0_reg_11[7]),
        .I1(var_fu_2481_p4[7]),
        .O(q1_reg_i_16_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q1_reg_i_160
       (.I0(tmp_28_reg_4098),
        .I1(q1_reg_i_165_n_5),
        .I2(ave_2_reg_4066[10]),
        .I3(q1_reg_i_166_n_5),
        .I4(q1_reg_i_101_0[9]),
        .O(q1_reg_i_160_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q1_reg_i_161
       (.I0(q1_reg_i_166_n_5),
        .I1(q1_reg_i_168_n_5),
        .I2(tmp_28_reg_4098),
        .I3(ave_2_reg_4066[10]),
        .I4(q1_reg_i_101_0[8]),
        .O(q1_reg_i_161_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    q1_reg_i_162
       (.I0(tmp_28_reg_4098),
        .I1(ave_2_reg_4066[9]),
        .I2(ave_2_reg_4066[7]),
        .I3(q1_reg_i_167_n_5),
        .I4(ave_2_reg_4066[8]),
        .I5(ave_2_reg_4066[10]),
        .O(q1_reg_i_162_n_5));
  LUT5 #(
    .INIT(32'h2AA8D557)) 
    q1_reg_i_163
       (.I0(tmp_28_reg_4098),
        .I1(q1_reg_i_165_n_5),
        .I2(ave_2_reg_4066[10]),
        .I3(q1_reg_i_166_n_5),
        .I4(q1_reg_i_103_0[9]),
        .O(q1_reg_i_163_n_5));
  LUT5 #(
    .INIT(32'h9F90606F)) 
    q1_reg_i_164
       (.I0(q1_reg_i_166_n_5),
        .I1(q1_reg_i_168_n_5),
        .I2(tmp_28_reg_4098),
        .I3(ave_2_reg_4066[10]),
        .I4(q1_reg_i_103_0[8]),
        .O(q1_reg_i_164_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q1_reg_i_165
       (.I0(ave_2_reg_4066[9]),
        .I1(ave_2_reg_4066[7]),
        .I2(q1_reg_i_129_n_5),
        .I3(ave_2_reg_4066[6]),
        .I4(ave_2_reg_4066[8]),
        .O(q1_reg_i_165_n_5));
  LUT6 #(
    .INIT(64'h8000000000000002)) 
    q1_reg_i_166
       (.I0(q1_reg_i_128_n_5),
        .I1(ave_2_reg_4066[8]),
        .I2(ave_2_reg_4066[6]),
        .I3(q1_reg_i_129_n_5),
        .I4(ave_2_reg_4066[7]),
        .I5(ave_2_reg_4066[9]),
        .O(q1_reg_i_166_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    q1_reg_i_167
       (.I0(ave_2_reg_4066[6]),
        .I1(ave_2_reg_4066[4]),
        .I2(ave_2_reg_4066[2]),
        .I3(q1_reg_i_172_n_5),
        .I4(ave_2_reg_4066[3]),
        .I5(ave_2_reg_4066[5]),
        .O(q1_reg_i_167_n_5));
  LUT6 #(
    .INIT(64'h5555555555555556)) 
    q1_reg_i_168
       (.I0(ave_2_reg_4066[10]),
        .I1(ave_2_reg_4066[8]),
        .I2(ave_2_reg_4066[6]),
        .I3(q1_reg_i_129_n_5),
        .I4(ave_2_reg_4066[7]),
        .I5(ave_2_reg_4066[9]),
        .O(q1_reg_i_168_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q1_reg_i_169
       (.I0(sub_ln478_3_fu_2772_p2[4]),
        .I1(sub_ln478_3_fu_2772_p2[2]),
        .I2(sub_ln478_3_fu_2772_p2[1]),
        .I3(sub_ln478_3_fu_2772_p2[0]),
        .I4(sub_ln478_3_fu_2772_p2[3]),
        .O(q1_reg_i_169_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_17
       (.I0(q0_reg_11[6]),
        .I1(var_fu_2481_p4[6]),
        .O(q1_reg_i_17_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q1_reg_i_170
       (.I0(sub_ln478_1_fu_2702_p2[4]),
        .I1(sub_ln478_1_fu_2702_p2[2]),
        .I2(sub_ln478_1_fu_2702_p2[1]),
        .I3(sub_ln478_1_fu_2702_p2[0]),
        .I4(sub_ln478_1_fu_2702_p2[3]),
        .O(q1_reg_i_170_n_5));
  LUT6 #(
    .INIT(64'h0800000000000010)) 
    q1_reg_i_171
       (.I0(ave_2_reg_4066[5]),
        .I1(ave_2_reg_4066[3]),
        .I2(q1_reg_i_172_n_5),
        .I3(ave_2_reg_4066[2]),
        .I4(ave_2_reg_4066[4]),
        .I5(ave_2_reg_4066[6]),
        .O(q1_reg_i_171_n_5));
  LUT2 #(
    .INIT(4'h1)) 
    q1_reg_i_172
       (.I0(ave_2_reg_4066[1]),
        .I1(ave_2_reg_4066[0]),
        .O(q1_reg_i_172_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_18
       (.I0(q0_reg_11[5]),
        .I1(var_fu_2481_p4[5]),
        .O(q1_reg_i_18_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_19
       (.I0(q0_reg_11[4]),
        .I1(var_fu_2481_p4[4]),
        .O(q1_reg_i_19_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_2
       (.CI(q1_reg_i_3_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_2_CO_UNCONNECTED[7:2],q1_reg_i_2_n_11,q1_reg_i_2_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q1_reg_i_2_O_UNCONNECTED[7:3],add_ln492_4_fu_3087_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,var_2_fu_2833_p4[10:8]}));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_20
       (.I0(q0_reg_11[3]),
        .I1(var_fu_2481_p4[3]),
        .O(q1_reg_i_20_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_21
       (.I0(q0_reg_11[2]),
        .I1(var_fu_2481_p4[2]),
        .O(q1_reg_i_21_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_22
       (.I0(q0_reg_11[1]),
        .I1(var_fu_2481_p4[1]),
        .O(q1_reg_i_22_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_23
       (.I0(q0_reg_11[0]),
        .I1(var_fu_2481_p4[0]),
        .O(q1_reg_i_23_n_5));
  CARRY8 q1_reg_i_24
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_24_n_5,q1_reg_i_24_n_6,q1_reg_i_24_n_7,q1_reg_i_24_n_8,q1_reg_i_24_n_9,q1_reg_i_24_n_10,q1_reg_i_24_n_11,q1_reg_i_24_n_12}),
        .DI({q1_reg_i_35_n_5,q1_reg_i_36_n_5,q1_reg_i_37_n_5,q1_reg_i_38_n_5,q1_reg_i_39_n_5,q1_reg_i_40_n_5,q1_reg_i_41_n_5,sub_ln478_fu_2667_p2[0]}),
        .O({var_2_fu_2833_p4[6:0],NLW_q1_reg_i_24_O_UNCONNECTED[0]}),
        .S({q1_reg_i_43_n_5,q1_reg_i_44_n_5,q1_reg_i_45_n_5,q1_reg_i_46_n_5,q1_reg_i_47_n_5,q1_reg_i_48_n_5,q1_reg_i_49_n_5,q1_reg_i_50_n_5}));
  LUT5 #(
    .INIT(32'hFF969600)) 
    q1_reg_i_25
       (.I0(q1_reg_i_51_n_5),
        .I1(q1_reg_i_52_n_5),
        .I2(q1_reg_i_53_n_5),
        .I3(q1_reg_i_54_n_5),
        .I4(q1_reg_i_55_n_5),
        .O(q1_reg_i_25_n_5));
  LUT5 #(
    .INIT(32'h69FF0069)) 
    q1_reg_i_26
       (.I0(q1_reg_i_56_n_5),
        .I1(q1_reg_i_57_n_5),
        .I2(q1_reg_i_58_n_5),
        .I3(q1_reg_i_59_n_5),
        .I4(q1_reg_i_60_n_5),
        .O(q1_reg_i_26_n_5));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'h4D)) 
    q1_reg_i_27
       (.I0(q1_reg_i_61_n_5),
        .I1(q1_reg_i_62_n_5),
        .I2(q1_reg_i_63_n_5),
        .O(q1_reg_i_27_n_5));
  LUT5 #(
    .INIT(32'hE7718EE7)) 
    q1_reg_i_28
       (.I0(q1_reg_i_55_n_5),
        .I1(q1_reg_i_54_n_5),
        .I2(q1_reg_i_52_n_5),
        .I3(q1_reg_i_53_n_5),
        .I4(q1_reg_i_51_n_5),
        .O(q1_reg_i_28_n_5));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_29
       (.I0(q1_reg_i_51_n_5),
        .I1(q1_reg_i_52_n_5),
        .I2(q1_reg_i_53_n_5),
        .I3(q1_reg_i_26_n_5),
        .I4(q1_reg_i_54_n_5),
        .I5(q1_reg_i_55_n_5),
        .O(q1_reg_i_29_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_3_n_5,q1_reg_i_3_n_6,q1_reg_i_3_n_7,q1_reg_i_3_n_8,q1_reg_i_3_n_9,q1_reg_i_3_n_10,q1_reg_i_3_n_11,q1_reg_i_3_n_12}),
        .DI(q0_reg_10),
        .O({add_ln492_4_fu_3087_p2[7:1],NLW_q1_reg_i_3_O_UNCONNECTED[0]}),
        .S({q1_reg_i_7_n_5,q1_reg_i_8_n_5,q1_reg_i_9_n_5,q1_reg_i_10_n_5,q1_reg_i_11_n_5,q1_reg_i_12_n_5,q1_reg_i_13_n_5,q1_reg_i_14_n_5}));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    q1_reg_i_30
       (.I0(q1_reg_i_56_n_5),
        .I1(q1_reg_i_57_n_5),
        .I2(q1_reg_i_58_n_5),
        .I3(q1_reg_i_27_n_5),
        .I4(q1_reg_i_59_n_5),
        .I5(q1_reg_i_60_n_5),
        .O(q1_reg_i_30_n_5));
  CARRY8 q1_reg_i_31
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_31_n_5,q1_reg_i_31_n_6,q1_reg_i_31_n_7,q1_reg_i_31_n_8,q1_reg_i_31_n_9,q1_reg_i_31_n_10,q1_reg_i_31_n_11,q1_reg_i_31_n_12}),
        .DI(q1_reg_0[7:0]),
        .O({var_fu_2481_p4[6:0],NLW_q1_reg_i_31_O_UNCONNECTED[0]}),
        .S({q1_reg_i_64_n_5,q1_reg_i_65_n_5,q1_reg_i_66_n_5,q1_reg_i_67_n_5,q1_reg_i_68_n_5,q1_reg_i_69_n_5,q1_reg_i_70_n_5,q1_reg_i_71_n_5}));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_32
       (.I0(q1_reg_0[10]),
        .I1(q1_reg_i_15_0[10]),
        .O(q1_reg_i_32_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_33
       (.I0(q1_reg_0[9]),
        .I1(q1_reg_i_15_0[9]),
        .O(q1_reg_i_33_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_34
       (.I0(q1_reg_0[8]),
        .I1(q1_reg_i_15_0[8]),
        .O(q1_reg_i_34_n_5));
  LUT5 #(
    .INIT(32'h6AFF006A)) 
    q1_reg_i_35
       (.I0(sub_ln478_fu_2667_p2[6]),
        .I1(sub_ln478_fu_2667_p2[10]),
        .I2(q1_reg_i_73_n_5),
        .I3(q1_reg_i_74_n_5),
        .I4(q1_reg_i_75_n_5),
        .O(q1_reg_i_35_n_5));
  LUT5 #(
    .INIT(32'hFF787800)) 
    q1_reg_i_36
       (.I0(sub_ln478_fu_2667_p2[10]),
        .I1(q1_reg_i_76_n_5),
        .I2(sub_ln478_fu_2667_p2[5]),
        .I3(q1_reg_i_77_n_5),
        .I4(q1_reg_i_78_n_5),
        .O(q1_reg_i_36_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    q1_reg_i_37
       (.I0(q1_reg_i_79_n_5),
        .I1(q1_reg_i_80_n_5),
        .I2(q1_reg_i_81_n_5),
        .O(q1_reg_i_37_n_5));
  LUT3 #(
    .INIT(8'h17)) 
    q1_reg_i_38
       (.I0(q1_reg_i_82_n_5),
        .I1(q1_reg_i_83_n_5),
        .I2(q1_reg_i_84_n_5),
        .O(q1_reg_i_38_n_5));
  LUT6 #(
    .INIT(64'h888EEEEEEEE88888)) 
    q1_reg_i_39
       (.I0(q1_reg_i_85_n_5),
        .I1(q1_reg_i_86_n_5),
        .I2(sub_ln478_fu_2667_p2[1]),
        .I3(sub_ln478_fu_2667_p2[0]),
        .I4(sub_ln478_fu_2667_p2[10]),
        .I5(sub_ln478_fu_2667_p2[2]),
        .O(q1_reg_i_39_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_4
       (.CI(q1_reg_i_5_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_4_CO_UNCONNECTED[7:2],q1_reg_i_4_n_11,q1_reg_i_4_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_q1_reg_i_4_O_UNCONNECTED[7:3],add_ln492_1_fu_3035_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,var_fu_2481_p4[10:8]}));
  LUT6 #(
    .INIT(64'h6969699996969666)) 
    q1_reg_i_40
       (.I0(q1_reg_i_85_n_5),
        .I1(sub_ln478_fu_2667_p2[2]),
        .I2(sub_ln478_fu_2667_p2[10]),
        .I3(sub_ln478_fu_2667_p2[0]),
        .I4(sub_ln478_fu_2667_p2[1]),
        .I5(q1_reg_i_86_n_5),
        .O(q1_reg_i_40_n_5));
  LUT4 #(
    .INIT(16'h9666)) 
    q1_reg_i_41
       (.I0(q1_reg_i_87_n_5),
        .I1(sub_ln478_fu_2667_p2[1]),
        .I2(sub_ln478_fu_2667_p2[10]),
        .I3(sub_ln478_fu_2667_p2[0]),
        .O(q1_reg_i_41_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_42
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_42_n_5,q1_reg_i_42_n_6,q1_reg_i_42_n_7,q1_reg_i_42_n_8,q1_reg_i_42_n_9,q1_reg_i_42_n_10,q1_reg_i_42_n_11,q1_reg_i_42_n_12}),
        .DI(q1_reg_i_72_0[7:0]),
        .O(sub_ln478_fu_2667_p2[7:0]),
        .S({q1_reg_i_88_n_5,q1_reg_i_89_n_5,q1_reg_i_90_n_5,q1_reg_i_91_n_5,q1_reg_i_92_n_5,q1_reg_i_93_n_5,q1_reg_i_94_n_5,q1_reg_i_95_n_5}));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    q1_reg_i_43
       (.I0(q1_reg_i_61_n_5),
        .I1(q1_reg_i_62_n_5),
        .I2(q1_reg_i_63_n_5),
        .I3(q1_reg_i_35_n_5),
        .O(q1_reg_i_43_n_5));
  LUT6 #(
    .INIT(64'h6A95956A956A6A95)) 
    q1_reg_i_44
       (.I0(sub_ln478_fu_2667_p2[6]),
        .I1(sub_ln478_fu_2667_p2[10]),
        .I2(q1_reg_i_73_n_5),
        .I3(q1_reg_i_36_n_5),
        .I4(q1_reg_i_74_n_5),
        .I5(q1_reg_i_75_n_5),
        .O(q1_reg_i_44_n_5));
  LUT6 #(
    .INIT(64'h9669696969969696)) 
    q1_reg_i_45
       (.I0(q1_reg_i_37_n_5),
        .I1(q1_reg_i_77_n_5),
        .I2(sub_ln478_fu_2667_p2[5]),
        .I3(q1_reg_i_76_n_5),
        .I4(sub_ln478_fu_2667_p2[10]),
        .I5(q1_reg_i_78_n_5),
        .O(q1_reg_i_45_n_5));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    q1_reg_i_46
       (.I0(q1_reg_i_82_n_5),
        .I1(q1_reg_i_83_n_5),
        .I2(q1_reg_i_84_n_5),
        .I3(q1_reg_i_79_n_5),
        .I4(q1_reg_i_80_n_5),
        .I5(q1_reg_i_81_n_5),
        .O(q1_reg_i_46_n_5));
  LUT4 #(
    .INIT(16'h9669)) 
    q1_reg_i_47
       (.I0(q1_reg_i_39_n_5),
        .I1(q1_reg_i_82_n_5),
        .I2(q1_reg_i_83_n_5),
        .I3(q1_reg_i_84_n_5),
        .O(q1_reg_i_47_n_5));
  LUT5 #(
    .INIT(32'h956AAAAA)) 
    q1_reg_i_48
       (.I0(q1_reg_i_40_n_5),
        .I1(sub_ln478_fu_2667_p2[0]),
        .I2(sub_ln478_fu_2667_p2[10]),
        .I3(sub_ln478_fu_2667_p2[1]),
        .I4(q1_reg_i_87_n_5),
        .O(q1_reg_i_48_n_5));
  LUT4 #(
    .INIT(16'h566A)) 
    q1_reg_i_49
       (.I0(q1_reg_i_41_n_5),
        .I1(sub_ln478_2_fu_2737_p2[0]),
        .I2(sub_ln478_1_fu_2702_p2[0]),
        .I3(sub_ln478_3_fu_2772_p2[0]),
        .O(q1_reg_i_49_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_5
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_5_n_5,q1_reg_i_5_n_6,q1_reg_i_5_n_7,q1_reg_i_5_n_8,q1_reg_i_5_n_9,q1_reg_i_5_n_10,q1_reg_i_5_n_11,q1_reg_i_5_n_12}),
        .DI(q0_reg_11),
        .O({add_ln492_1_fu_3035_p2[7:1],NLW_q1_reg_i_5_O_UNCONNECTED[0]}),
        .S({q1_reg_i_16_n_5,q1_reg_i_17_n_5,q1_reg_i_18_n_5,q1_reg_i_19_n_5,q1_reg_i_20_n_5,q1_reg_i_21_n_5,q1_reg_i_22_n_5,q1_reg_i_23_n_5}));
  LUT4 #(
    .INIT(16'h6996)) 
    q1_reg_i_50
       (.I0(sub_ln478_1_fu_2702_p2[0]),
        .I1(sub_ln478_2_fu_2737_p2[0]),
        .I2(sub_ln478_3_fu_2772_p2[0]),
        .I3(sub_ln478_fu_2667_p2[0]),
        .O(q1_reg_i_50_n_5));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A6A)) 
    q1_reg_i_51
       (.I0(sub_ln478_1_fu_2702_p2[9]),
        .I1(sub_ln478_1_fu_2702_p2[8]),
        .I2(sub_ln478_1_fu_2702_p2[10]),
        .I3(sub_ln478_1_fu_2702_p2[6]),
        .I4(q1_reg_i_100_n_5),
        .I5(sub_ln478_1_fu_2702_p2[7]),
        .O(q1_reg_i_51_n_5));
  LUT6 #(
    .INIT(64'h9999999999999995)) 
    q1_reg_i_52
       (.I0(sub_ln478_3_fu_2772_p2[9]),
        .I1(sub_ln478_3_fu_2772_p2[10]),
        .I2(sub_ln478_3_fu_2772_p2[6]),
        .I3(q1_reg_i_102_n_5),
        .I4(sub_ln478_3_fu_2772_p2[7]),
        .I5(sub_ln478_3_fu_2772_p2[8]),
        .O(q1_reg_i_52_n_5));
  LUT6 #(
    .INIT(64'hA5A5A5A5A5A5A595)) 
    q1_reg_i_53
       (.I0(sub_ln478_2_fu_2737_p2[9]),
        .I1(sub_ln478_2_fu_2737_p2[8]),
        .I2(sub_ln478_2_fu_2737_p2[10]),
        .I3(sub_ln478_2_fu_2737_p2[6]),
        .I4(q1_reg_i_104_n_5),
        .I5(sub_ln478_2_fu_2737_p2[7]),
        .O(q1_reg_i_53_n_5));
  LUT3 #(
    .INIT(8'hD4)) 
    q1_reg_i_54
       (.I0(q1_reg_i_56_n_5),
        .I1(q1_reg_i_57_n_5),
        .I2(q1_reg_i_58_n_5),
        .O(q1_reg_i_54_n_5));
  LUT6 #(
    .INIT(64'h5A5A5A5A5A5A5A6A)) 
    q1_reg_i_55
       (.I0(sub_ln478_fu_2667_p2[9]),
        .I1(sub_ln478_fu_2667_p2[8]),
        .I2(sub_ln478_fu_2667_p2[10]),
        .I3(sub_ln478_fu_2667_p2[6]),
        .I4(q1_reg_i_73_n_5),
        .I5(sub_ln478_fu_2667_p2[7]),
        .O(q1_reg_i_55_n_5));
  LUT5 #(
    .INIT(32'h99999995)) 
    q1_reg_i_56
       (.I0(sub_ln478_2_fu_2737_p2[8]),
        .I1(sub_ln478_2_fu_2737_p2[10]),
        .I2(sub_ln478_2_fu_2737_p2[7]),
        .I3(q1_reg_i_104_n_5),
        .I4(sub_ln478_2_fu_2737_p2[6]),
        .O(q1_reg_i_56_n_5));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    q1_reg_i_57
       (.I0(sub_ln478_1_fu_2702_p2[8]),
        .I1(sub_ln478_1_fu_2702_p2[7]),
        .I2(q1_reg_i_100_n_5),
        .I3(sub_ln478_1_fu_2702_p2[6]),
        .I4(sub_ln478_1_fu_2702_p2[10]),
        .O(q1_reg_i_57_n_5));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    q1_reg_i_58
       (.I0(sub_ln478_3_fu_2772_p2[8]),
        .I1(sub_ln478_3_fu_2772_p2[7]),
        .I2(q1_reg_i_102_n_5),
        .I3(sub_ln478_3_fu_2772_p2[6]),
        .I4(sub_ln478_3_fu_2772_p2[10]),
        .O(q1_reg_i_58_n_5));
  LUT6 #(
    .INIT(64'h0000A955A955FFFF)) 
    q1_reg_i_59
       (.I0(sub_ln478_2_fu_2737_p2[7]),
        .I1(sub_ln478_2_fu_2737_p2[6]),
        .I2(q1_reg_i_104_n_5),
        .I3(sub_ln478_2_fu_2737_p2[10]),
        .I4(q1_reg_i_105_n_5),
        .I5(q1_reg_i_106_n_5),
        .O(q1_reg_i_59_n_5));
  CARRY8 q1_reg_i_6
       (.CI(q1_reg_i_24_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_6_CO_UNCONNECTED[7:4],var_2_fu_2833_p4[10],NLW_q1_reg_i_6_CO_UNCONNECTED[2],q1_reg_i_6_n_11,q1_reg_i_6_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,q1_reg_i_25_n_5,q1_reg_i_26_n_5,q1_reg_i_27_n_5}),
        .O({NLW_q1_reg_i_6_O_UNCONNECTED[7:3],var_2_fu_2833_p4[9:7]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,q1_reg_i_28_n_5,q1_reg_i_29_n_5,q1_reg_i_30_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h5556AAAA)) 
    q1_reg_i_60
       (.I0(sub_ln478_fu_2667_p2[8]),
        .I1(sub_ln478_fu_2667_p2[7]),
        .I2(q1_reg_i_73_n_5),
        .I3(sub_ln478_fu_2667_p2[6]),
        .I4(sub_ln478_fu_2667_p2[10]),
        .O(q1_reg_i_60_n_5));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hE88E8E8E)) 
    q1_reg_i_61
       (.I0(q1_reg_i_107_n_5),
        .I1(q1_reg_i_108_n_5),
        .I2(sub_ln478_2_fu_2737_p2[6]),
        .I3(sub_ln478_2_fu_2737_p2[10]),
        .I4(q1_reg_i_104_n_5),
        .O(q1_reg_i_61_n_5));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    q1_reg_i_62
       (.I0(sub_ln478_fu_2667_p2[7]),
        .I1(sub_ln478_fu_2667_p2[6]),
        .I2(q1_reg_i_73_n_5),
        .I3(sub_ln478_fu_2667_p2[10]),
        .O(q1_reg_i_62_n_5));
  LUT6 #(
    .INIT(64'hA85757A857A8A857)) 
    q1_reg_i_63
       (.I0(sub_ln478_2_fu_2737_p2[10]),
        .I1(q1_reg_i_104_n_5),
        .I2(sub_ln478_2_fu_2737_p2[6]),
        .I3(sub_ln478_2_fu_2737_p2[7]),
        .I4(q1_reg_i_106_n_5),
        .I5(q1_reg_i_105_n_5),
        .O(q1_reg_i_63_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_64
       (.I0(q1_reg_0[7]),
        .I1(q1_reg_i_15_0[7]),
        .O(q1_reg_i_64_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_65
       (.I0(q1_reg_0[6]),
        .I1(q1_reg_i_15_0[6]),
        .O(q1_reg_i_65_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_66
       (.I0(q1_reg_0[5]),
        .I1(q1_reg_i_15_0[5]),
        .O(q1_reg_i_66_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_67
       (.I0(q1_reg_0[4]),
        .I1(q1_reg_i_15_0[4]),
        .O(q1_reg_i_67_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_68
       (.I0(q1_reg_0[3]),
        .I1(q1_reg_i_15_0[3]),
        .O(q1_reg_i_68_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_69
       (.I0(q1_reg_0[2]),
        .I1(q1_reg_i_15_0[2]),
        .O(q1_reg_i_69_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_7
       (.I0(q0_reg_10[7]),
        .I1(var_2_fu_2833_p4[7]),
        .O(q1_reg_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_70
       (.I0(q1_reg_0[1]),
        .I1(q1_reg_i_15_0[1]),
        .O(q1_reg_i_70_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_71
       (.I0(q1_reg_0[0]),
        .I1(q1_reg_i_15_0[0]),
        .O(q1_reg_i_71_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_72
       (.CI(q1_reg_i_42_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_72_CO_UNCONNECTED[7:2],q1_reg_i_72_n_11,q1_reg_i_72_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_2_fu_2427_p3,q1_reg_i_72_0[8]}),
        .O({NLW_q1_reg_i_72_O_UNCONNECTED[7:3],sub_ln478_fu_2667_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q1_reg_i_110_n_5,q1_reg_i_111_n_5,q1_reg_i_112_n_5}));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    q1_reg_i_73
       (.I0(sub_ln478_fu_2667_p2[5]),
        .I1(sub_ln478_fu_2667_p2[3]),
        .I2(sub_ln478_fu_2667_p2[0]),
        .I3(sub_ln478_fu_2667_p2[1]),
        .I4(sub_ln478_fu_2667_p2[2]),
        .I5(sub_ln478_fu_2667_p2[4]),
        .O(q1_reg_i_73_n_5));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h87787887)) 
    q1_reg_i_74
       (.I0(q1_reg_i_104_n_5),
        .I1(sub_ln478_2_fu_2737_p2[10]),
        .I2(sub_ln478_2_fu_2737_p2[6]),
        .I3(q1_reg_i_107_n_5),
        .I4(q1_reg_i_108_n_5),
        .O(q1_reg_i_74_n_5));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h17717171)) 
    q1_reg_i_75
       (.I0(q1_reg_i_113_n_5),
        .I1(q1_reg_i_114_n_5),
        .I2(sub_ln478_2_fu_2737_p2[5]),
        .I3(q1_reg_i_115_n_5),
        .I4(sub_ln478_2_fu_2737_p2[10]),
        .O(q1_reg_i_75_n_5));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    q1_reg_i_76
       (.I0(sub_ln478_fu_2667_p2[4]),
        .I1(sub_ln478_fu_2667_p2[2]),
        .I2(sub_ln478_fu_2667_p2[1]),
        .I3(sub_ln478_fu_2667_p2[0]),
        .I4(sub_ln478_fu_2667_p2[3]),
        .O(q1_reg_i_76_n_5));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h78878778)) 
    q1_reg_i_77
       (.I0(sub_ln478_2_fu_2737_p2[10]),
        .I1(q1_reg_i_115_n_5),
        .I2(sub_ln478_2_fu_2737_p2[5]),
        .I3(q1_reg_i_114_n_5),
        .I4(q1_reg_i_113_n_5),
        .O(q1_reg_i_77_n_5));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h71)) 
    q1_reg_i_78
       (.I0(q1_reg_i_116_n_5),
        .I1(q1_reg_i_117_n_5),
        .I2(q1_reg_i_118_n_5),
        .O(q1_reg_i_78_n_5));
  LUT6 #(
    .INIT(64'hAAAAAAA955555555)) 
    q1_reg_i_79
       (.I0(sub_ln478_fu_2667_p2[4]),
        .I1(sub_ln478_fu_2667_p2[3]),
        .I2(sub_ln478_fu_2667_p2[0]),
        .I3(sub_ln478_fu_2667_p2[1]),
        .I4(sub_ln478_fu_2667_p2[2]),
        .I5(sub_ln478_fu_2667_p2[10]),
        .O(q1_reg_i_79_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_8
       (.I0(q0_reg_10[6]),
        .I1(var_2_fu_2833_p4[6]),
        .O(q1_reg_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'h96)) 
    q1_reg_i_80
       (.I0(q1_reg_i_117_n_5),
        .I1(q1_reg_i_116_n_5),
        .I2(q1_reg_i_118_n_5),
        .O(q1_reg_i_80_n_5));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h17)) 
    q1_reg_i_81
       (.I0(q1_reg_i_119_n_5),
        .I1(q1_reg_i_120_n_5),
        .I2(q1_reg_i_121_n_5),
        .O(q1_reg_i_81_n_5));
  LUT6 #(
    .INIT(64'h7117711771171717)) 
    q1_reg_i_82
       (.I0(q1_reg_i_122_n_5),
        .I1(q1_reg_i_123_n_5),
        .I2(sub_ln478_2_fu_2737_p2[2]),
        .I3(sub_ln478_2_fu_2737_p2[10]),
        .I4(sub_ln478_2_fu_2737_p2[0]),
        .I5(sub_ln478_2_fu_2737_p2[1]),
        .O(q1_reg_i_82_n_5));
  LUT5 #(
    .INIT(32'hAAA95555)) 
    q1_reg_i_83
       (.I0(sub_ln478_fu_2667_p2[3]),
        .I1(sub_ln478_fu_2667_p2[2]),
        .I2(sub_ln478_fu_2667_p2[1]),
        .I3(sub_ln478_fu_2667_p2[0]),
        .I4(sub_ln478_fu_2667_p2[10]),
        .O(q1_reg_i_83_n_5));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'h96)) 
    q1_reg_i_84
       (.I0(q1_reg_i_119_n_5),
        .I1(q1_reg_i_121_n_5),
        .I2(q1_reg_i_120_n_5),
        .O(q1_reg_i_84_n_5));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFF787800)) 
    q1_reg_i_85
       (.I0(sub_ln478_3_fu_2772_p2[0]),
        .I1(sub_ln478_3_fu_2772_p2[10]),
        .I2(sub_ln478_3_fu_2772_p2[1]),
        .I3(q1_reg_i_124_n_5),
        .I4(q1_reg_i_125_n_5),
        .O(q1_reg_i_85_n_5));
  LUT6 #(
    .INIT(64'h1FE0E01FE01F1FE0)) 
    q1_reg_i_86
       (.I0(sub_ln478_2_fu_2737_p2[1]),
        .I1(sub_ln478_2_fu_2737_p2[0]),
        .I2(sub_ln478_2_fu_2737_p2[10]),
        .I3(sub_ln478_2_fu_2737_p2[2]),
        .I4(q1_reg_i_123_n_5),
        .I5(q1_reg_i_122_n_5),
        .O(q1_reg_i_86_n_5));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'h6A95956A)) 
    q1_reg_i_87
       (.I0(sub_ln478_3_fu_2772_p2[1]),
        .I1(sub_ln478_3_fu_2772_p2[10]),
        .I2(sub_ln478_3_fu_2772_p2[0]),
        .I3(q1_reg_i_125_n_5),
        .I4(q1_reg_i_124_n_5),
        .O(q1_reg_i_87_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_88
       (.I0(q1_reg_i_72_0[7]),
        .I1(q1_reg_i_126_n_5),
        .O(q1_reg_i_88_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_89
       (.I0(q1_reg_i_72_0[6]),
        .I1(q1_reg_i_127_n_5),
        .O(q1_reg_i_89_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_9
       (.I0(q0_reg_10[5]),
        .I1(var_2_fu_2833_p4[5]),
        .O(q1_reg_i_9_n_5));
  LUT6 #(
    .INIT(64'h7E81FF00817E00FF)) 
    q1_reg_i_90
       (.I0(q1_reg_i_128_n_5),
        .I1(ave_2_reg_4066[6]),
        .I2(q1_reg_i_129_n_5),
        .I3(ave_2_reg_4066[7]),
        .I4(tmp_28_reg_4098),
        .I5(q1_reg_i_72_0[5]),
        .O(q1_reg_i_90_n_5));
  LUT5 #(
    .INIT(32'h69F0960F)) 
    q1_reg_i_91
       (.I0(q1_reg_i_128_n_5),
        .I1(q1_reg_i_129_n_5),
        .I2(ave_2_reg_4066[6]),
        .I3(tmp_28_reg_4098),
        .I4(q1_reg_i_72_0[4]),
        .O(q1_reg_i_91_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_92
       (.I0(q1_reg_i_72_0[3]),
        .I1(q1_reg_i_130_n_5),
        .O(q1_reg_i_92_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    q1_reg_i_93
       (.I0(q1_reg_i_72_0[2]),
        .I1(q1_reg_i_131_n_5),
        .O(q1_reg_i_93_n_5));
  LUT6 #(
    .INIT(64'h6A6A6AAA95959555)) 
    q1_reg_i_94
       (.I0(q1_reg_i_72_0[1]),
        .I1(tmp_28_reg_4098),
        .I2(ave_2_reg_4066[2]),
        .I3(ave_2_reg_4066[1]),
        .I4(ave_2_reg_4066[0]),
        .I5(ave_2_reg_4066[3]),
        .O(q1_reg_i_94_n_5));
  LUT5 #(
    .INIT(32'h66699999)) 
    q1_reg_i_95
       (.I0(q1_reg_i_72_0[0]),
        .I1(ave_2_reg_4066[2]),
        .I2(ave_2_reg_4066[1]),
        .I3(ave_2_reg_4066[0]),
        .I4(tmp_28_reg_4098),
        .O(q1_reg_i_95_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_96
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_96_n_5,q1_reg_i_96_n_6,q1_reg_i_96_n_7,q1_reg_i_96_n_8,q1_reg_i_96_n_9,q1_reg_i_96_n_10,q1_reg_i_96_n_11,q1_reg_i_96_n_12}),
        .DI(q1_reg_i_103_0[7:0]),
        .O(sub_ln478_2_fu_2737_p2[7:0]),
        .S({q1_reg_i_132_n_5,q1_reg_i_133_n_5,q1_reg_i_134_n_5,q1_reg_i_135_n_5,q1_reg_i_136_n_5,q1_reg_i_137_n_5,q1_reg_i_138_n_5,q1_reg_i_139_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_97
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_97_n_5,q1_reg_i_97_n_6,q1_reg_i_97_n_7,q1_reg_i_97_n_8,q1_reg_i_97_n_9,q1_reg_i_97_n_10,q1_reg_i_97_n_11,q1_reg_i_97_n_12}),
        .DI(q1_reg_i_99_0[7:0]),
        .O(sub_ln478_1_fu_2702_p2[7:0]),
        .S({q1_reg_i_140_n_5,q1_reg_i_141_n_5,q1_reg_i_142_n_5,q1_reg_i_143_n_5,q1_reg_i_144_n_5,q1_reg_i_145_n_5,q1_reg_i_146_n_5,q1_reg_i_147_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_98
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({q1_reg_i_98_n_5,q1_reg_i_98_n_6,q1_reg_i_98_n_7,q1_reg_i_98_n_8,q1_reg_i_98_n_9,q1_reg_i_98_n_10,q1_reg_i_98_n_11,q1_reg_i_98_n_12}),
        .DI(q1_reg_i_101_0[7:0]),
        .O(sub_ln478_3_fu_2772_p2[7:0]),
        .S({q1_reg_i_148_n_5,q1_reg_i_149_n_5,q1_reg_i_150_n_5,q1_reg_i_151_n_5,q1_reg_i_152_n_5,q1_reg_i_153_n_5,q1_reg_i_154_n_5,q1_reg_i_155_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 q1_reg_i_99
       (.CI(q1_reg_i_97_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_q1_reg_i_99_CO_UNCONNECTED[7:2],q1_reg_i_99_n_11,q1_reg_i_99_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mean_2_fu_2427_p3,q1_reg_i_99_0[8]}),
        .O({NLW_q1_reg_i_99_O_UNCONNECTED[7:3],sub_ln478_1_fu_2702_p2[10:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,q1_reg_i_156_n_5,q1_reg_i_157_n_5,q1_reg_i_158_n_5}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
   (ram_reg_bram_0_0,
    linebuf_yuv_1_we0_local,
    \p_lcssa51475155_load_reg_651_reg[7] ,
    ram_reg_bram_0_1,
    \icmp_ln318_reg_3816_reg[0] ,
    \icmp_ln318_reg_3816_reg[0]_0 ,
    \icmp_ln318_reg_3816_reg[0]_1 ,
    \icmp_ln318_reg_3816_reg[0]_2 ,
    ap_clk,
    ram_reg_bram_0_2,
    Q,
    D,
    DINADIN,
    E,
    \empty_128_fu_240_reg[7] ,
    ap_loop_init,
    ap_enable_reg_pp0_iter1,
    ram_reg_bram_0_3,
    icmp_ln328_reg_3820,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    ram_reg_bram_0_12,
    ram_reg_bram_0_13,
    \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] ,
    \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ,
    \g_2_reg_719_reg[7] ,
    \empty_154_reg_709_reg[7] ,
    \empty_156_reg_729_reg[7] );
  output [7:0]ram_reg_bram_0_0;
  output linebuf_yuv_1_we0_local;
  output [7:0]\p_lcssa51475155_load_reg_651_reg[7] ;
  output [7:0]ram_reg_bram_0_1;
  output [7:0]\icmp_ln318_reg_3816_reg[0] ;
  output [7:0]\icmp_ln318_reg_3816_reg[0]_0 ;
  output [7:0]\icmp_ln318_reg_3816_reg[0]_1 ;
  output [7:0]\icmp_ln318_reg_3816_reg[0]_2 ;
  input ap_clk;
  input ram_reg_bram_0_2;
  input [11:0]Q;
  input [11:0]D;
  input [7:0]DINADIN;
  input [0:0]E;
  input [7:0]\empty_128_fu_240_reg[7] ;
  input ap_loop_init;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_bram_0_3;
  input icmp_ln328_reg_3820;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input ram_reg_bram_0_8;
  input ram_reg_bram_0_9;
  input ram_reg_bram_0_10;
  input ram_reg_bram_0_11;
  input ram_reg_bram_0_12;
  input ram_reg_bram_0_13;
  input [7:0]\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] ;
  input \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ;
  input [7:0]\g_2_reg_719_reg[7] ;
  input [7:0]\empty_154_reg_709_reg[7] ;
  input [7:0]\empty_156_reg_729_reg[7] ;

  wire [11:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0 ;
  wire [7:0]\empty_128_fu_240_reg[7] ;
  wire [7:0]\empty_154_reg_709_reg[7] ;
  wire [7:0]\empty_156_reg_729_reg[7] ;
  wire [7:0]\g_2_reg_719_reg[7] ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0] ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0]_0 ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0]_1 ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0]_2 ;
  wire icmp_ln328_reg_3820;
  wire linebuf_yuv_1_we0_local;
  wire [7:0]\p_lcssa51475155_load_reg_651_reg[7] ;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire ram_reg_bram_0_12;
  wire ram_reg_bram_0_13;
  wire ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_155_reg_815[0]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] [0]),
        .I3(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .I4(ram_reg_bram_0_0[0]),
        .O(\icmp_ln318_reg_3816_reg[0] [0]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_155_reg_815[1]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] [1]),
        .I3(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .I4(ram_reg_bram_0_0[1]),
        .O(\icmp_ln318_reg_3816_reg[0] [1]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_155_reg_815[2]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] [2]),
        .I3(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .I4(ram_reg_bram_0_0[2]),
        .O(\icmp_ln318_reg_3816_reg[0] [2]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_155_reg_815[3]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] [3]),
        .I3(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .I4(ram_reg_bram_0_0[3]),
        .O(\icmp_ln318_reg_3816_reg[0] [3]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_155_reg_815[4]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] [4]),
        .I3(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[4]),
        .O(\icmp_ln318_reg_3816_reg[0] [4]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_155_reg_815[5]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] [5]),
        .I3(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[5]),
        .O(\icmp_ln318_reg_3816_reg[0] [5]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_155_reg_815[6]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] [6]),
        .I3(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[6]),
        .O(\icmp_ln318_reg_3816_reg[0] [6]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_155_reg_815[7]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7] [7]),
        .I3(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[7]),
        .O(\icmp_ln318_reg_3816_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_128_fu_240[0]_i_1 
       (.I0(\empty_128_fu_240_reg[7] [0]),
        .I1(ram_reg_bram_0_0[0]),
        .I2(ap_loop_init),
        .O(\p_lcssa51475155_load_reg_651_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_128_fu_240[1]_i_1 
       (.I0(\empty_128_fu_240_reg[7] [1]),
        .I1(ram_reg_bram_0_0[1]),
        .I2(ap_loop_init),
        .O(\p_lcssa51475155_load_reg_651_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_128_fu_240[2]_i_1 
       (.I0(\empty_128_fu_240_reg[7] [2]),
        .I1(ram_reg_bram_0_0[2]),
        .I2(ap_loop_init),
        .O(\p_lcssa51475155_load_reg_651_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_128_fu_240[3]_i_1 
       (.I0(\empty_128_fu_240_reg[7] [3]),
        .I1(ram_reg_bram_0_0[3]),
        .I2(ap_loop_init),
        .O(\p_lcssa51475155_load_reg_651_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_128_fu_240[4]_i_1 
       (.I0(\empty_128_fu_240_reg[7] [4]),
        .I1(ram_reg_bram_0_0[4]),
        .I2(ap_loop_init),
        .O(\p_lcssa51475155_load_reg_651_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_128_fu_240[5]_i_1 
       (.I0(\empty_128_fu_240_reg[7] [5]),
        .I1(ram_reg_bram_0_0[5]),
        .I2(ap_loop_init),
        .O(\p_lcssa51475155_load_reg_651_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_128_fu_240[6]_i_1 
       (.I0(\empty_128_fu_240_reg[7] [6]),
        .I1(ram_reg_bram_0_0[6]),
        .I2(ap_loop_init),
        .O(\p_lcssa51475155_load_reg_651_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_128_fu_240[7]_i_2 
       (.I0(\empty_128_fu_240_reg[7] [7]),
        .I1(ram_reg_bram_0_0[7]),
        .I2(ap_loop_init),
        .O(\p_lcssa51475155_load_reg_651_reg[7] [7]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_154_reg_709[0]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[0]),
        .I3(\empty_154_reg_709_reg[7] [0]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_154_reg_709[1]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[1]),
        .I3(\empty_154_reg_709_reg[7] [1]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_154_reg_709[2]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[2]),
        .I3(\empty_154_reg_709_reg[7] [2]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_154_reg_709[3]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[3]),
        .I3(\empty_154_reg_709_reg[7] [3]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_154_reg_709[4]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[4]),
        .I3(\empty_154_reg_709_reg[7] [4]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_154_reg_709[5]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[5]),
        .I3(\empty_154_reg_709_reg[7] [5]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_154_reg_709[6]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[6]),
        .I3(\empty_154_reg_709_reg[7] [6]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_154_reg_709[7]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[7]),
        .I3(\empty_154_reg_709_reg[7] [7]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [7]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_156_reg_729[0]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[0]),
        .I3(\empty_156_reg_729_reg[7] [0]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [0]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_156_reg_729[1]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[1]),
        .I3(\empty_156_reg_729_reg[7] [1]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_156_reg_729[2]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[2]),
        .I3(\empty_156_reg_729_reg[7] [2]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [2]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_156_reg_729[3]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[3]),
        .I3(\empty_156_reg_729_reg[7] [3]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [3]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_156_reg_729[4]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[4]),
        .I3(\empty_156_reg_729_reg[7] [4]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [4]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_156_reg_729[5]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[5]),
        .I3(\empty_156_reg_729_reg[7] [5]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [5]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_156_reg_729[6]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[6]),
        .I3(\empty_156_reg_729_reg[7] [6]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [6]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_156_reg_729[7]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[7]),
        .I3(\empty_156_reg_729_reg[7] [7]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [7]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \g_2_reg_719[0]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[0]),
        .I3(\g_2_reg_719_reg[7] [0]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \g_2_reg_719[1]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[1]),
        .I3(\g_2_reg_719_reg[7] [1]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \g_2_reg_719[2]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[2]),
        .I3(\g_2_reg_719_reg[7] [2]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \g_2_reg_719[3]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[3]),
        .I3(\g_2_reg_719_reg[7] [3]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \g_2_reg_719[4]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[4]),
        .I3(\g_2_reg_719_reg[7] [4]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \g_2_reg_719[5]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[5]),
        .I3(\g_2_reg_719_reg[7] [5]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \g_2_reg_719[6]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[6]),
        .I3(\g_2_reg_719_reg[7] [6]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \g_2_reg_719[7]_i_2 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[7]),
        .I3(\g_2_reg_719_reg[7] [7]),
        .I4(\ap_phi_reg_pp0_iter2_empty_155_reg_815_reg[3] ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30728" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(linebuf_yuv_1_we0_local),
        .ENBWREN(ram_reg_bram_0_2),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0020)) 
    ram_reg_bram_0_i_1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ram_reg_bram_0_3),
        .I2(icmp_ln328_reg_3820),
        .I3(ram_reg_bram_0_4),
        .O(linebuf_yuv_1_we0_local));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_1__0
       (.I0(ram_reg_bram_0_0[7]),
        .I1(ram_reg_bram_0_5),
        .I2(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_2
       (.I0(ram_reg_bram_0_0[6]),
        .I1(ram_reg_bram_0_7),
        .I2(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_0[5]),
        .I1(ram_reg_bram_0_8),
        .I2(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_0[4]),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_5__0
       (.I0(ram_reg_bram_0_0[3]),
        .I1(ram_reg_bram_0_10),
        .I2(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_6__0
       (.I0(ram_reg_bram_0_0[2]),
        .I1(ram_reg_bram_0_11),
        .I2(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_7__0
       (.I0(ram_reg_bram_0_0[1]),
        .I1(ram_reg_bram_0_12),
        .I2(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_8__0
       (.I0(ram_reg_bram_0_0[0]),
        .I1(ram_reg_bram_0_13),
        .I2(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_1[0]));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_13
   (DOUTBDOUT,
    D,
    DINADIN,
    \icmp_ln318_reg_3816_reg[0] ,
    \icmp_ln318_reg_3816_reg[0]_0 ,
    ap_clk,
    linebuf_yuv_1_we0_local,
    ram_reg_bram_0_0,
    Q,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    E,
    \empty_127_fu_236_reg[7] ,
    ap_loop_init,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    ram_reg_bram_0_7,
    ram_reg_bram_0_8,
    ram_reg_bram_0_9,
    ram_reg_bram_0_10,
    ram_reg_bram_0_11,
    \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ,
    icmp_ln328_reg_3820,
    \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ,
    \empty_158_reg_748_reg[7] );
  output [7:0]DOUTBDOUT;
  output [7:0]D;
  output [7:0]DINADIN;
  output [7:0]\icmp_ln318_reg_3816_reg[0] ;
  output [7:0]\icmp_ln318_reg_3816_reg[0]_0 ;
  input ap_clk;
  input linebuf_yuv_1_we0_local;
  input ram_reg_bram_0_0;
  input [11:0]Q;
  input [11:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input [0:0]E;
  input [7:0]\empty_127_fu_236_reg[7] ;
  input ap_loop_init;
  input ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input ram_reg_bram_0_7;
  input ram_reg_bram_0_8;
  input ram_reg_bram_0_9;
  input ram_reg_bram_0_10;
  input ram_reg_bram_0_11;
  input \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ;
  input icmp_ln328_reg_3820;
  input [7:0]\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ;
  input [7:0]\empty_158_reg_748_reg[7] ;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;
  wire ap_loop_init;
  wire \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ;
  wire [7:0]\empty_127_fu_236_reg[7] ;
  wire [7:0]\empty_158_reg_748_reg[7] ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0] ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0]_0 ;
  wire icmp_ln328_reg_3820;
  wire linebuf_yuv_1_we0_local;
  wire ram_reg_bram_0_0;
  wire [11:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_10;
  wire ram_reg_bram_0_11;
  wire [7:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_7;
  wire ram_reg_bram_0_8;
  wire ram_reg_bram_0_9;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_159_reg_824[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .I4(DOUTBDOUT[0]),
        .O(\icmp_ln318_reg_3816_reg[0] [0]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_159_reg_824[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .I4(DOUTBDOUT[1]),
        .O(\icmp_ln318_reg_3816_reg[0] [1]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_159_reg_824[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .I4(DOUTBDOUT[2]),
        .O(\icmp_ln318_reg_3816_reg[0] [2]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_159_reg_824[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .I4(DOUTBDOUT[3]),
        .O(\icmp_ln318_reg_3816_reg[0] [3]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_159_reg_824[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .I4(DOUTBDOUT[4]),
        .O(\icmp_ln318_reg_3816_reg[0] [4]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_159_reg_824[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .I4(DOUTBDOUT[5]),
        .O(\icmp_ln318_reg_3816_reg[0] [5]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_159_reg_824[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .I4(DOUTBDOUT[6]),
        .O(\icmp_ln318_reg_3816_reg[0] [6]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_159_reg_824[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .I4(DOUTBDOUT[7]),
        .O(\icmp_ln318_reg_3816_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_127_fu_236[0]_i_1 
       (.I0(\empty_127_fu_236_reg[7] [0]),
        .I1(DOUTBDOUT[0]),
        .I2(ap_loop_init),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_127_fu_236[1]_i_1 
       (.I0(\empty_127_fu_236_reg[7] [1]),
        .I1(DOUTBDOUT[1]),
        .I2(ap_loop_init),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_127_fu_236[2]_i_1 
       (.I0(\empty_127_fu_236_reg[7] [2]),
        .I1(DOUTBDOUT[2]),
        .I2(ap_loop_init),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_127_fu_236[3]_i_1 
       (.I0(\empty_127_fu_236_reg[7] [3]),
        .I1(DOUTBDOUT[3]),
        .I2(ap_loop_init),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_127_fu_236[4]_i_1 
       (.I0(\empty_127_fu_236_reg[7] [4]),
        .I1(DOUTBDOUT[4]),
        .I2(ap_loop_init),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_127_fu_236[5]_i_1 
       (.I0(\empty_127_fu_236_reg[7] [5]),
        .I1(DOUTBDOUT[5]),
        .I2(ap_loop_init),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_127_fu_236[6]_i_1 
       (.I0(\empty_127_fu_236_reg[7] [6]),
        .I1(DOUTBDOUT[6]),
        .I2(ap_loop_init),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_127_fu_236[7]_i_1 
       (.I0(\empty_127_fu_236_reg[7] [7]),
        .I1(DOUTBDOUT[7]),
        .I2(ap_loop_init),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_158_reg_748[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(DOUTBDOUT[0]),
        .I3(\empty_158_reg_748_reg[7] [0]),
        .I4(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_158_reg_748[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(DOUTBDOUT[1]),
        .I3(\empty_158_reg_748_reg[7] [1]),
        .I4(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_158_reg_748[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(DOUTBDOUT[2]),
        .I3(\empty_158_reg_748_reg[7] [2]),
        .I4(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_158_reg_748[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(DOUTBDOUT[3]),
        .I3(\empty_158_reg_748_reg[7] [3]),
        .I4(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_158_reg_748[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(DOUTBDOUT[4]),
        .I3(\empty_158_reg_748_reg[7] [4]),
        .I4(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_158_reg_748[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(DOUTBDOUT[5]),
        .I3(\empty_158_reg_748_reg[7] [5]),
        .I4(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_158_reg_748[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(DOUTBDOUT[6]),
        .I3(\empty_158_reg_748_reg[7] [6]),
        .I4(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_158_reg_748[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(DOUTBDOUT[7]),
        .I3(\empty_158_reg_748_reg[7] [7]),
        .I4(\ap_phi_reg_pp0_iter2_empty_159_reg_824_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30728" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_2_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_2}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:8],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(linebuf_yuv_1_we0_local),
        .ENBWREN(ram_reg_bram_0_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_10
       (.I0(DOUTBDOUT[3]),
        .I1(ram_reg_bram_0_8),
        .I2(ram_reg_bram_0_4),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_11
       (.I0(DOUTBDOUT[2]),
        .I1(ram_reg_bram_0_9),
        .I2(ram_reg_bram_0_4),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_12
       (.I0(DOUTBDOUT[1]),
        .I1(ram_reg_bram_0_10),
        .I2(ram_reg_bram_0_4),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_13
       (.I0(DOUTBDOUT[0]),
        .I1(ram_reg_bram_0_11),
        .I2(ram_reg_bram_0_4),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_6
       (.I0(DOUTBDOUT[7]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_4),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_7
       (.I0(DOUTBDOUT[6]),
        .I1(ram_reg_bram_0_5),
        .I2(ram_reg_bram_0_4),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_8
       (.I0(DOUTBDOUT[5]),
        .I1(ram_reg_bram_0_6),
        .I2(ram_reg_bram_0_4),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_9
       (.I0(DOUTBDOUT[4]),
        .I1(ram_reg_bram_0_7),
        .I2(ram_reg_bram_0_4),
        .O(DINADIN[4]));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14
   (ram_reg_bram_0_0,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg,
    E,
    D,
    full_n_reg,
    \icmp_ln318_reg_3816_reg[0] ,
    \icmp_ln318_reg_3816_reg[0]_0 ,
    \icmp_ln318_reg_3816_reg[0]_1 ,
    \icmp_ln318_reg_3816_reg[0]_2 ,
    ap_clk,
    linebuf_yuv_1_we0_local,
    Q,
    ram_reg_bram_0_1,
    DINADIN,
    \empty_126_fu_232_reg[7] ,
    ap_loop_init,
    imgG_full_n,
    ap_enable_reg_pp0_iter9,
    tmp_53_reg_3879_pp0_iter8_reg,
    imgBayer_empty_n,
    ap_enable_reg_pp0_iter1,
    \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ,
    icmp_ln328_reg_3820,
    ram_reg_bram_0_i_15_0,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
    \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 ,
    \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ,
    \empty_162_reg_777_reg[7] ,
    \empty_164_reg_787_reg[7] ,
    \empty_161_reg_767_reg[7] );
  output [7:0]ram_reg_bram_0_0;
  output grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg;
  output [0:0]E;
  output [7:0]D;
  output full_n_reg;
  output [7:0]\icmp_ln318_reg_3816_reg[0] ;
  output [7:0]\icmp_ln318_reg_3816_reg[0]_0 ;
  output [7:0]\icmp_ln318_reg_3816_reg[0]_1 ;
  output [7:0]\icmp_ln318_reg_3816_reg[0]_2 ;
  input ap_clk;
  input linebuf_yuv_1_we0_local;
  input [11:0]Q;
  input [11:0]ram_reg_bram_0_1;
  input [7:0]DINADIN;
  input [7:0]\empty_126_fu_232_reg[7] ;
  input ap_loop_init;
  input imgG_full_n;
  input ap_enable_reg_pp0_iter9;
  input tmp_53_reg_3879_pp0_iter8_reg;
  input imgBayer_empty_n;
  input ap_enable_reg_pp0_iter1;
  input \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ;
  input icmp_ln328_reg_3820;
  input ram_reg_bram_0_i_15_0;
  input grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  input [7:0]\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 ;
  input \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ;
  input [7:0]\empty_162_reg_777_reg[7] ;
  input [7:0]\empty_164_reg_787_reg[7] ;
  input [7:0]\empty_161_reg_767_reg[7] ;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_init;
  wire \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 ;
  wire \ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ;
  wire [7:0]\empty_126_fu_232_reg[7] ;
  wire [7:0]\empty_161_reg_767_reg[7] ;
  wire [7:0]\empty_162_reg_777_reg[7] ;
  wire [7:0]\empty_164_reg_787_reg[7] ;
  wire full_n_reg;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg;
  wire [7:0]\icmp_ln318_reg_3816_reg[0] ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0]_0 ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0]_1 ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0]_2 ;
  wire icmp_ln328_reg_3820;
  wire imgBayer_empty_n;
  wire imgG_full_n;
  wire linebuf_yuv_1_we0_local;
  wire p_10_in;
  wire [7:0]ram_reg_bram_0_0;
  wire [11:0]ram_reg_bram_0_1;
  wire ram_reg_bram_0_i_15_0;
  wire tmp_53_reg_3879_pp0_iter8_reg;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_163_reg_833[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 [0]),
        .I3(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .I4(ram_reg_bram_0_0[0]),
        .O(\icmp_ln318_reg_3816_reg[0] [0]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_163_reg_833[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 [1]),
        .I3(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .I4(ram_reg_bram_0_0[1]),
        .O(\icmp_ln318_reg_3816_reg[0] [1]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_163_reg_833[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 [2]),
        .I3(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .I4(ram_reg_bram_0_0[2]),
        .O(\icmp_ln318_reg_3816_reg[0] [2]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_163_reg_833[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 [3]),
        .I3(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .I4(ram_reg_bram_0_0[3]),
        .O(\icmp_ln318_reg_3816_reg[0] [3]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_163_reg_833[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 [4]),
        .I3(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .I4(ram_reg_bram_0_0[4]),
        .O(\icmp_ln318_reg_3816_reg[0] [4]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_163_reg_833[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 [5]),
        .I3(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .I4(ram_reg_bram_0_0[5]),
        .O(\icmp_ln318_reg_3816_reg[0] [5]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_163_reg_833[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 [6]),
        .I3(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .I4(ram_reg_bram_0_0[6]),
        .O(\icmp_ln318_reg_3816_reg[0] [6]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_163_reg_833[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_0 [7]),
        .I3(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .I4(ram_reg_bram_0_0[7]),
        .O(\icmp_ln318_reg_3816_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_126_fu_232[0]_i_1 
       (.I0(\empty_126_fu_232_reg[7] [0]),
        .I1(ram_reg_bram_0_0[0]),
        .I2(ap_loop_init),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_126_fu_232[1]_i_1 
       (.I0(\empty_126_fu_232_reg[7] [1]),
        .I1(ram_reg_bram_0_0[1]),
        .I2(ap_loop_init),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_126_fu_232[2]_i_1 
       (.I0(\empty_126_fu_232_reg[7] [2]),
        .I1(ram_reg_bram_0_0[2]),
        .I2(ap_loop_init),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_126_fu_232[3]_i_1 
       (.I0(\empty_126_fu_232_reg[7] [3]),
        .I1(ram_reg_bram_0_0[3]),
        .I2(ap_loop_init),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_126_fu_232[4]_i_1 
       (.I0(\empty_126_fu_232_reg[7] [4]),
        .I1(ram_reg_bram_0_0[4]),
        .I2(ap_loop_init),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_126_fu_232[5]_i_1 
       (.I0(\empty_126_fu_232_reg[7] [5]),
        .I1(ram_reg_bram_0_0[5]),
        .I2(ap_loop_init),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_126_fu_232[6]_i_1 
       (.I0(\empty_126_fu_232_reg[7] [6]),
        .I1(ram_reg_bram_0_0[6]),
        .I2(ap_loop_init),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_126_fu_232[7]_i_1 
       (.I0(\empty_126_fu_232_reg[7] [7]),
        .I1(ram_reg_bram_0_0[7]),
        .I2(ap_loop_init),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_161_reg_767[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[0]),
        .I3(\empty_161_reg_767_reg[7] [0]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [0]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_161_reg_767[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[1]),
        .I3(\empty_161_reg_767_reg[7] [1]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_161_reg_767[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[2]),
        .I3(\empty_161_reg_767_reg[7] [2]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [2]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_161_reg_767[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[3]),
        .I3(\empty_161_reg_767_reg[7] [3]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [3]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_161_reg_767[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[4]),
        .I3(\empty_161_reg_767_reg[7] [4]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [4]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_161_reg_767[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[5]),
        .I3(\empty_161_reg_767_reg[7] [5]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [5]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_161_reg_767[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[6]),
        .I3(\empty_161_reg_767_reg[7] [6]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [6]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_161_reg_767[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[7]),
        .I3(\empty_161_reg_767_reg[7] [7]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_2 [7]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_162_reg_777[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[0]),
        .I3(\empty_162_reg_777_reg[7] [0]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_162_reg_777[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[1]),
        .I3(\empty_162_reg_777_reg[7] [1]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_162_reg_777[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[2]),
        .I3(\empty_162_reg_777_reg[7] [2]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_162_reg_777[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[3]),
        .I3(\empty_162_reg_777_reg[7] [3]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_162_reg_777[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[4]),
        .I3(\empty_162_reg_777_reg[7] [4]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_162_reg_777[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[5]),
        .I3(\empty_162_reg_777_reg[7] [5]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_162_reg_777[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[6]),
        .I3(\empty_162_reg_777_reg[7] [6]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_162_reg_777[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[7]),
        .I3(\empty_162_reg_777_reg[7] [7]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_164_reg_787[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[0]),
        .I3(\empty_164_reg_787_reg[7] [0]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_164_reg_787[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[1]),
        .I3(\empty_164_reg_787_reg[7] [1]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_164_reg_787[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[2]),
        .I3(\empty_164_reg_787_reg[7] [2]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_164_reg_787[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[3]),
        .I3(\empty_164_reg_787_reg[7] [3]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_164_reg_787[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[4]),
        .I3(\empty_164_reg_787_reg[7] [4]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_164_reg_787[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[5]),
        .I3(\empty_164_reg_787_reg[7] [5]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_164_reg_787[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[6]),
        .I3(\empty_164_reg_787_reg[7] [6]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_164_reg_787[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[7]),
        .I3(\empty_164_reg_787_reg[7] [7]),
        .I4(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7]_1 ),
        .O(\icmp_ln318_reg_3816_reg[0]_1 [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30728" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_3_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(linebuf_yuv_1_we0_local),
        .ENBWREN(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_14__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(full_n_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h0404FF0404040404)) 
    ram_reg_bram_0_i_15
       (.I0(imgG_full_n),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(tmp_53_reg_3879_pp0_iter8_reg),
        .I3(p_10_in),
        .I4(imgBayer_empty_n),
        .I5(ap_enable_reg_pp0_iter1),
        .O(full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_2__2
       (.I0(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I1(full_n_reg),
        .O(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_bram_0_i_42
       (.I0(\ap_phi_reg_pp0_iter2_empty_163_reg_833_reg[7] ),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_i_15_0),
        .O(p_10_in));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15
   (ram_reg_bram_0_0,
    D,
    \icmp_ln318_reg_3816_reg[0] ,
    \icmp_ln318_reg_3816_reg[0]_0 ,
    ap_clk,
    ram_reg_bram_0_1,
    Q,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    E,
    \empty_129_fu_244_reg[7] ,
    ap_loop_init,
    icmp_ln328_reg_3820,
    ram_reg_bram_0_4,
    ap_enable_reg_pp0_iter1,
    ram_reg_bram_0_5,
    ram_reg_bram_0_6,
    \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] ,
    \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ,
    \empty_151_reg_690_reg[7] );
  output [7:0]ram_reg_bram_0_0;
  output [7:0]D;
  output [7:0]\icmp_ln318_reg_3816_reg[0] ;
  output [7:0]\icmp_ln318_reg_3816_reg[0]_0 ;
  input ap_clk;
  input ram_reg_bram_0_1;
  input [11:0]Q;
  input [11:0]ram_reg_bram_0_2;
  input [7:0]ram_reg_bram_0_3;
  input [0:0]E;
  input [7:0]\empty_129_fu_244_reg[7] ;
  input ap_loop_init;
  input icmp_ln328_reg_3820;
  input ram_reg_bram_0_4;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_bram_0_5;
  input ram_reg_bram_0_6;
  input [7:0]\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] ;
  input \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ;
  input [7:0]\empty_151_reg_690_reg[7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire [7:0]\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ;
  wire [7:0]\empty_129_fu_244_reg[7] ;
  wire [7:0]\empty_151_reg_690_reg[7] ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0] ;
  wire [7:0]\icmp_ln318_reg_3816_reg[0]_0 ;
  wire icmp_ln328_reg_3820;
  wire [7:0]ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [11:0]ram_reg_bram_0_2;
  wire [7:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire ram_reg_bram_0_5;
  wire ram_reg_bram_0_6;
  wire ram_reg_bram_0_i_1__2_n_5;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:8]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_152_reg_806[0]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] [0]),
        .I3(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[0]),
        .O(\icmp_ln318_reg_3816_reg[0] [0]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_152_reg_806[1]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] [1]),
        .I3(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[1]),
        .O(\icmp_ln318_reg_3816_reg[0] [1]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_152_reg_806[2]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] [2]),
        .I3(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[2]),
        .O(\icmp_ln318_reg_3816_reg[0] [2]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_152_reg_806[3]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] [3]),
        .I3(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[3]),
        .O(\icmp_ln318_reg_3816_reg[0] [3]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_152_reg_806[4]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] [4]),
        .I3(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[4]),
        .O(\icmp_ln318_reg_3816_reg[0] [4]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_152_reg_806[5]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] [5]),
        .I3(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[5]),
        .O(\icmp_ln318_reg_3816_reg[0] [5]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_152_reg_806[6]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] [6]),
        .I3(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[6]),
        .O(\icmp_ln318_reg_3816_reg[0] [6]));
  LUT5 #(
    .INIT(32'h54501050)) 
    \ap_phi_reg_pp0_iter2_empty_152_reg_806[7]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7] [7]),
        .I3(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .I4(ram_reg_bram_0_0[7]),
        .O(\icmp_ln318_reg_3816_reg[0] [7]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_129_fu_244[0]_i_1 
       (.I0(\empty_129_fu_244_reg[7] [0]),
        .I1(ram_reg_bram_0_0[0]),
        .I2(ap_loop_init),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_129_fu_244[1]_i_1 
       (.I0(\empty_129_fu_244_reg[7] [1]),
        .I1(ram_reg_bram_0_0[1]),
        .I2(ap_loop_init),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_129_fu_244[2]_i_1 
       (.I0(\empty_129_fu_244_reg[7] [2]),
        .I1(ram_reg_bram_0_0[2]),
        .I2(ap_loop_init),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_129_fu_244[3]_i_1 
       (.I0(\empty_129_fu_244_reg[7] [3]),
        .I1(ram_reg_bram_0_0[3]),
        .I2(ap_loop_init),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_129_fu_244[4]_i_1 
       (.I0(\empty_129_fu_244_reg[7] [4]),
        .I1(ram_reg_bram_0_0[4]),
        .I2(ap_loop_init),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_129_fu_244[5]_i_1 
       (.I0(\empty_129_fu_244_reg[7] [5]),
        .I1(ram_reg_bram_0_0[5]),
        .I2(ap_loop_init),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_129_fu_244[6]_i_1 
       (.I0(\empty_129_fu_244_reg[7] [6]),
        .I1(ram_reg_bram_0_0[6]),
        .I2(ap_loop_init),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_129_fu_244[7]_i_1 
       (.I0(\empty_129_fu_244_reg[7] [7]),
        .I1(ram_reg_bram_0_0[7]),
        .I2(ap_loop_init),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_151_reg_690[0]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[0]),
        .I3(\empty_151_reg_690_reg[7] [0]),
        .I4(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_151_reg_690[1]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[1]),
        .I3(\empty_151_reg_690_reg[7] [1]),
        .I4(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_151_reg_690[2]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[2]),
        .I3(\empty_151_reg_690_reg[7] [2]),
        .I4(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_151_reg_690[3]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[3]),
        .I3(\empty_151_reg_690_reg[7] [3]),
        .I4(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_151_reg_690[4]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[4]),
        .I3(\empty_151_reg_690_reg[7] [4]),
        .I4(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_151_reg_690[5]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[5]),
        .I3(\empty_151_reg_690_reg[7] [5]),
        .I4(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_151_reg_690[6]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[6]),
        .I3(\empty_151_reg_690_reg[7] [6]),
        .I4(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'hF1E0FF00)) 
    \empty_151_reg_690[7]_i_1 
       (.I0(ram_reg_bram_0_4),
        .I1(icmp_ln328_reg_3820),
        .I2(ram_reg_bram_0_0[7]),
        .I3(\empty_151_reg_690_reg[7] [7]),
        .I4(\ap_phi_reg_pp0_iter2_empty_152_reg_806_reg[7]_0 ),
        .O(\icmp_ln318_reg_3816_reg[0]_0 [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30728" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_bram_0_2,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_3}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:8],ram_reg_bram_0_0}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__2_n_5),
        .ENBWREN(ram_reg_bram_0_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({E,E,E,E}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h00002000)) 
    ram_reg_bram_0_i_1__2
       (.I0(icmp_ln328_reg_3820),
        .I1(ram_reg_bram_0_4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ram_reg_bram_0_5),
        .I4(ram_reg_bram_0_6),
        .O(ram_reg_bram_0_i_1__2_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG
   (DebayerRandBatG_U0_bayerPhase_c_read,
    Q,
    ap_condition_314__0,
    q1,
    \ap_CS_fsm_reg[0]_0 ,
    \y_fu_64_reg[11]_0 ,
    Debayer_U0_imgRgb_din,
    push,
    p_6_in,
    p_9_in,
    E,
    p_9_in_0,
    p_6_in_1,
    \ap_CS_fsm_reg[1]_0 ,
    ap_clk,
    ap_done_cache_reg,
    bayerPhase_c_dout,
    \cmp59_i_reg_465_reg[0]_0 ,
    ap_rst_n,
    imgRB_empty_n,
    imgRgb_full_n,
    \icmp_ln891_reg_1978_reg[0] ,
    DebayerRandBatG_U0_ap_start,
    bayerPhase_c_empty_n,
    ram_reg_bram_2,
    ram_reg_bram_2_0,
    ram_reg_bram_1,
    DebayerRatBorBatR_U0_ap_start,
    start_for_DebayerRandBatG_U0_full_n,
    start_once_reg,
    push_2,
    d0,
    D,
    \p_0_0_01183_21752_ph_i_reg_367_reg[7] ,
    \p_0_0_01185_21748_ph_i_reg_387_reg[7] ,
    \loopHeight_reg_377_reg[11]_0 ,
    \loopWidth_reg_382_reg[11]_0 );
  output DebayerRandBatG_U0_bayerPhase_c_read;
  output [7:0]Q;
  output ap_condition_314__0;
  output [23:0]q1;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [11:0]\y_fu_64_reg[11]_0 ;
  output [15:0]Debayer_U0_imgRgb_din;
  output push;
  output p_6_in;
  output p_9_in;
  output [0:0]E;
  output p_9_in_0;
  output p_6_in_1;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  input ap_clk;
  input ap_done_cache_reg;
  input [15:0]bayerPhase_c_dout;
  input [0:0]\cmp59_i_reg_465_reg[0]_0 ;
  input ap_rst_n;
  input imgRB_empty_n;
  input imgRgb_full_n;
  input [11:0]\icmp_ln891_reg_1978_reg[0] ;
  input DebayerRandBatG_U0_ap_start;
  input bayerPhase_c_empty_n;
  input [23:0]ram_reg_bram_2;
  input [23:0]ram_reg_bram_2_0;
  input ram_reg_bram_1;
  input DebayerRatBorBatR_U0_ap_start;
  input start_for_DebayerRandBatG_U0_full_n;
  input start_once_reg;
  input push_2;
  input [23:0]d0;
  input [7:0]D;
  input [7:0]\p_0_0_01183_21752_ph_i_reg_367_reg[7] ;
  input [7:0]\p_0_0_01185_21748_ph_i_reg_387_reg[7] ;
  input [11:0]\loopHeight_reg_377_reg[11]_0 ;
  input [11:0]\loopWidth_reg_382_reg[11]_0 ;

  wire [7:0]D;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRandBatG_U0_bayerPhase_c_read;
  wire DebayerRatBorBatR_U0_ap_start;
  wire [15:0]Debayer_U0_imgRgb_din;
  wire [0:0]E;
  wire [7:0]Q;
  wire \ap_CS_fsm[2]_i_2__0_n_5 ;
  wire \ap_CS_fsm[2]_i_3__0_n_5 ;
  wire \ap_CS_fsm[2]_i_4__0_n_5 ;
  wire \ap_CS_fsm[2]_i_5__0_n_5 ;
  wire \ap_CS_fsm[2]_i_6__0_n_5 ;
  wire \ap_CS_fsm[2]_i_7__0_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_314__0;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire [15:0]bayerPhase_c_dout;
  wire bayerPhase_c_empty_n;
  wire cmp203_i_fu_277_p2;
  wire cmp203_i_reg_470;
  wire \cmp203_i_reg_470[0]_i_2_n_5 ;
  wire \cmp203_i_reg_470[0]_i_3_n_5 ;
  wire cmp59_i_reg_465;
  wire [0:0]\cmp59_i_reg_465_reg[0]_0 ;
  wire [23:0]d0;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_154;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out;
  wire [7:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out;
  wire [11:0]\icmp_ln891_reg_1978_reg[0] ;
  wire imgRB_empty_n;
  wire imgRgb_full_n;
  wire [11:0]loopHeight_reg_377;
  wire [11:0]\loopHeight_reg_377_reg[11]_0 ;
  wire [11:0]loopWidth_reg_382;
  wire [11:0]\loopWidth_reg_382_reg[11]_0 ;
  wire [7:0]p_0_0_0116117581770_lcssa1806_i_fu_88;
  wire [7:0]p_0_0_0116117581770_lcssa1806_i_load_reg_425;
  wire [7:0]p_0_0_0116217561768_lcssa1804_i_fu_84;
  wire [7:0]p_0_0_0116217561768_lcssa1804_i_load_reg_420;
  wire [7:0]p_0_0_0116317541766_lcssa1802_i_fu_80;
  wire [7:0]p_0_0_0116317541766_lcssa1802_i_load_reg_415;
  wire [7:0]p_0_0_01183_217521782_lcssa1818_i_fu_112;
  wire [7:0]p_0_0_01183_217521782_lcssa1818_i_load_reg_455;
  wire [7:0]\p_0_0_01183_21752_ph_i_reg_367_reg[7] ;
  wire [7:0]p_0_0_01184_217501780_lcssa1816_i_fu_108;
  wire [7:0]p_0_0_01184_217501780_lcssa1816_i_load_reg_450;
  wire [7:0]p_0_0_01185_217481778_lcssa1814_i_fu_104;
  wire [7:0]p_0_0_01185_217481778_lcssa1814_i_load_reg_445;
  wire [7:0]\p_0_0_01185_21748_ph_i_reg_387_reg[7] ;
  wire [7:0]p_0_0_0_0_011491771_lcssa1808_i_fu_92;
  wire [7:0]p_0_0_0_0_011491771_lcssa1808_i_load_reg_430;
  wire [7:0]p_0_0_0_0_011551676_lcssa1720_i_fu_68;
  wire [7:0]p_0_0_0_0_011551676_lcssa1720_i_load_reg_400;
  wire [7:0]p_0_1_0_0_011501773_lcssa1810_i_fu_96;
  wire [7:0]p_0_1_0_0_011501773_lcssa1810_i_load_reg_435;
  wire [7:0]p_0_1_0_0_011561679_lcssa1722_i_fu_72;
  wire [7:0]p_0_1_0_0_011561679_lcssa1722_i_load_reg_405;
  wire [7:0]p_0_2_0_0_011511775_lcssa1812_i_fu_100;
  wire p_0_2_0_0_011511775_lcssa1812_i_fu_1000;
  wire [7:0]p_0_2_0_0_011511775_lcssa1812_i_load_reg_440;
  wire [7:0]p_0_2_0_0_011571682_lcssa1724_i_fu_76;
  wire [7:0]p_0_2_0_0_011571682_lcssa1724_i_load_reg_410;
  wire p_6_in;
  wire p_6_in_1;
  wire p_9_in;
  wire p_9_in_0;
  wire push;
  wire push_2;
  wire [23:0]q1;
  wire ram_reg_bram_1;
  wire [23:0]ram_reg_bram_2;
  wire [23:0]ram_reg_bram_2_0;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_once_reg;
  wire [14:0]trunc_ln870_1_i_reg_392;
  wire x_phase_reg_387;
  wire [0:0]xor_i_fu_267_p2;
  wire [14:0]xor_i_reg_460;
  wire [11:0]y_6_fu_211_p2;
  wire [11:0]\y_fu_64_reg[11]_0 ;
  wire \y_fu_64_reg[11]_i_1_n_11 ;
  wire \y_fu_64_reg[11]_i_1_n_12 ;
  wire \y_fu_64_reg[8]_i_1_n_10 ;
  wire \y_fu_64_reg[8]_i_1_n_11 ;
  wire \y_fu_64_reg[8]_i_1_n_12 ;
  wire \y_fu_64_reg[8]_i_1_n_5 ;
  wire \y_fu_64_reg[8]_i_1_n_6 ;
  wire \y_fu_64_reg[8]_i_1_n_7 ;
  wire \y_fu_64_reg[8]_i_1_n_8 ;
  wire \y_fu_64_reg[8]_i_1_n_9 ;
  wire [7:2]\NLW_y_fu_64_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_y_fu_64_reg[11]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h22F2F2F2)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(bayerPhase_c_empty_n),
        .I4(DebayerRandBatG_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFFFF6)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\y_fu_64_reg[11]_0 [7]),
        .I1(loopHeight_reg_377[7]),
        .I2(\ap_CS_fsm[2]_i_3__0_n_5 ),
        .I3(\ap_CS_fsm[2]_i_4__0_n_5 ),
        .I4(\ap_CS_fsm[2]_i_5__0_n_5 ),
        .O(\ap_CS_fsm[2]_i_2__0_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(\ap_CS_fsm[2]_i_6__0_n_5 ),
        .I1(\y_fu_64_reg[11]_0 [3]),
        .I2(loopHeight_reg_377[3]),
        .I3(\y_fu_64_reg[11]_0 [4]),
        .I4(loopHeight_reg_377[4]),
        .I5(\ap_CS_fsm[2]_i_7__0_n_5 ),
        .O(\ap_CS_fsm[2]_i_3__0_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\y_fu_64_reg[11]_0 [11]),
        .I1(loopHeight_reg_377[11]),
        .I2(\y_fu_64_reg[11]_0 [9]),
        .I3(loopHeight_reg_377[9]),
        .O(\ap_CS_fsm[2]_i_4__0_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(loopHeight_reg_377[6]),
        .I1(\y_fu_64_reg[11]_0 [6]),
        .I2(loopHeight_reg_377[10]),
        .I3(\y_fu_64_reg[11]_0 [10]),
        .I4(\y_fu_64_reg[11]_0 [8]),
        .I5(loopHeight_reg_377[8]),
        .O(\ap_CS_fsm[2]_i_5__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\y_fu_64_reg[11]_0 [0]),
        .I1(loopHeight_reg_377[0]),
        .I2(\y_fu_64_reg[11]_0 [1]),
        .I3(loopHeight_reg_377[1]),
        .O(\ap_CS_fsm[2]_i_6__0_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(\y_fu_64_reg[11]_0 [2]),
        .I1(loopHeight_reg_377[2]),
        .I2(\y_fu_64_reg[11]_0 [5]),
        .I3(loopHeight_reg_377[5]),
        .O(\ap_CS_fsm[2]_i_7__0_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp203_i_reg_470[0]_i_1 
       (.I0(\cmp203_i_reg_470[0]_i_2_n_5 ),
        .I1(\y_fu_64_reg[11]_0 [4]),
        .I2(\y_fu_64_reg[11]_0 [3]),
        .I3(\y_fu_64_reg[11]_0 [5]),
        .I4(\y_fu_64_reg[11]_0 [1]),
        .I5(\cmp203_i_reg_470[0]_i_3_n_5 ),
        .O(cmp203_i_fu_277_p2));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp203_i_reg_470[0]_i_2 
       (.I0(\y_fu_64_reg[11]_0 [0]),
        .I1(\y_fu_64_reg[11]_0 [2]),
        .I2(\y_fu_64_reg[11]_0 [11]),
        .I3(\y_fu_64_reg[11]_0 [9]),
        .O(\cmp203_i_reg_470[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp203_i_reg_470[0]_i_3 
       (.I0(\y_fu_64_reg[11]_0 [10]),
        .I1(\y_fu_64_reg[11]_0 [7]),
        .I2(\y_fu_64_reg[11]_0 [6]),
        .I3(\y_fu_64_reg[11]_0 [8]),
        .O(\cmp203_i_reg_470[0]_i_3_n_5 ));
  FDRE \cmp203_i_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp203_i_fu_277_p2),
        .Q(cmp203_i_reg_470),
        .R(1'b0));
  FDRE \cmp59_i_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\cmp59_i_reg_465_reg[0]_0 ),
        .Q(cmp59_i_reg_465),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134
       (.D({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .Debayer_U0_imgRgb_din(Debayer_U0_imgRgb_din),
        .E(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .Q(Q),
        .\ap_CS_fsm_reg[1] (DebayerRandBatG_U0_bayerPhase_c_read),
        .\ap_CS_fsm_reg[3] ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ap_clk(ap_clk),
        .ap_condition_314__0(ap_condition_314__0),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .cmp203_i_reg_470(cmp203_i_reg_470),
        .cmp59_i_reg_465(cmp59_i_reg_465),
        .d0(d0),
        .empty_n_reg(E),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_154),
        .\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 (xor_i_reg_460),
        .\icmp_ln891_reg_1978_reg[0]_0 (\icmp_ln891_reg_1978_reg[0] ),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\p_0_0_0116117581769_i_fu_168_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out),
        .\p_0_0_0116117581769_i_fu_168_reg[7]_1 (p_0_0_0116117581770_lcssa1806_i_load_reg_425),
        .\p_0_0_0116217561767_i_fu_164_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out),
        .\p_0_0_0116217561767_i_fu_164_reg[7]_1 (p_0_0_0116217561768_lcssa1804_i_load_reg_420),
        .\p_0_0_0116317541765_i_fu_160_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out),
        .\p_0_0_0116317541765_i_fu_160_reg[7]_1 (p_0_0_0116317541766_lcssa1802_i_load_reg_415),
        .\p_0_0_01183_217521781_i_fu_192_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out),
        .\p_0_0_01183_217521781_i_fu_192_reg[7]_1 (p_0_0_01183_217521782_lcssa1818_i_load_reg_455),
        .\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 (\p_0_0_01183_21752_ph_i_reg_367_reg[7] ),
        .\p_0_0_01184_217501779_i_fu_188_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out),
        .\p_0_0_01184_217501779_i_fu_188_reg[7]_1 (p_0_0_01184_217501780_lcssa1816_i_load_reg_450),
        .\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 (D),
        .\p_0_0_01185_217481777_i_fu_184_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out),
        .\p_0_0_01185_217481777_i_fu_184_reg[7]_1 (p_0_0_01185_217481778_lcssa1814_i_load_reg_445),
        .\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 (\p_0_0_01185_21748_ph_i_reg_387_reg[7] ),
        .\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out),
        .\p_0_0_0_0_011551678_i_fu_196_reg[7]_1 (p_0_0_0_0_011551676_lcssa1720_i_load_reg_400),
        .\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out),
        .\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 (p_0_1_0_0_011561679_lcssa1722_i_load_reg_405),
        .\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out),
        .\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 (p_0_2_0_0_011571682_lcssa1724_i_load_reg_410),
        .p_6_in_1(p_6_in_1),
        .p_9_in_0(p_9_in_0),
        .push(push),
        .push_2(push_2),
        .q1(q1),
        .ram_reg_bram_1(ram_reg_bram_1),
        .ram_reg_bram_2(ram_reg_bram_2),
        .ram_reg_bram_2_0(ram_reg_bram_2_0),
        .\right_1_fu_176_reg[7]_0 (p_0_1_0_0_011501773_lcssa1810_i_load_reg_435),
        .\right_2_fu_180_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out),
        .\right_2_fu_180_reg[7]_1 (p_0_2_0_0_011511775_lcssa1812_i_load_reg_440),
        .\right_3_reg_2020_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out),
        .\right_4_reg_2027_reg[7]_0 (grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out),
        .\right_fu_172_reg[7]_0 (p_0_0_0_0_011491771_lcssa1808_i_load_reg_430),
        .\x_fu_156[11]_i_3 (loopWidth_reg_382),
        .x_phase_reg_387(x_phase_reg_387));
  FDRE #(
    .INIT(1'b0)) 
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_154),
        .Q(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \loopHeight_reg_377[11]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(DebayerRandBatG_U0_ap_start),
        .I2(bayerPhase_c_empty_n),
        .O(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE \loopHeight_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [0]),
        .Q(loopHeight_reg_377[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [10]),
        .Q(loopHeight_reg_377[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[11] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [11]),
        .Q(loopHeight_reg_377[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [1]),
        .Q(loopHeight_reg_377[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [2]),
        .Q(loopHeight_reg_377[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [3]),
        .Q(loopHeight_reg_377[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [4]),
        .Q(loopHeight_reg_377[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [5]),
        .Q(loopHeight_reg_377[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [6]),
        .Q(loopHeight_reg_377[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [7]),
        .Q(loopHeight_reg_377[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [8]),
        .Q(loopHeight_reg_377[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_377_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopHeight_reg_377_reg[11]_0 [9]),
        .Q(loopHeight_reg_377[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [0]),
        .Q(loopWidth_reg_382[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [10]),
        .Q(loopWidth_reg_382[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[11] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [11]),
        .Q(loopWidth_reg_382[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [1]),
        .Q(loopWidth_reg_382[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [2]),
        .Q(loopWidth_reg_382[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [3]),
        .Q(loopWidth_reg_382[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [4]),
        .Q(loopWidth_reg_382[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [5]),
        .Q(loopWidth_reg_382[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [6]),
        .Q(loopWidth_reg_382[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [7]),
        .Q(loopWidth_reg_382[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [8]),
        .Q(loopWidth_reg_382[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_382_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(\loopWidth_reg_382_reg[11]_0 [9]),
        .Q(loopWidth_reg_382[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[1]_i_1__1 
       (.I0(p_9_in),
        .I1(p_6_in),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000DF000000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I2(DebayerRandBatG_U0_ap_start),
        .I3(DebayerRatBorBatR_U0_ap_start),
        .I4(start_for_DebayerRandBatG_U0_full_n),
        .I5(start_once_reg),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h2020202000202020)) 
    \mOutPtr[1]_i_4__1 
       (.I0(ap_CS_fsm_state2),
        .I1(\ap_CS_fsm[2]_i_2__0_n_5 ),
        .I2(DebayerRandBatG_U0_ap_start),
        .I3(DebayerRatBorBatR_U0_ap_start),
        .I4(start_for_DebayerRandBatG_U0_full_n),
        .I5(start_once_reg),
        .O(p_6_in));
  FDRE \p_0_0_0116117581770_lcssa1806_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out[0]),
        .Q(p_0_0_0116117581770_lcssa1806_i_fu_88[0]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out[1]),
        .Q(p_0_0_0116117581770_lcssa1806_i_fu_88[1]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out[2]),
        .Q(p_0_0_0116117581770_lcssa1806_i_fu_88[2]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out[3]),
        .Q(p_0_0_0116117581770_lcssa1806_i_fu_88[3]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out[4]),
        .Q(p_0_0_0116117581770_lcssa1806_i_fu_88[4]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out[5]),
        .Q(p_0_0_0116117581770_lcssa1806_i_fu_88[5]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out[6]),
        .Q(p_0_0_0116117581770_lcssa1806_i_fu_88[6]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out[7]),
        .Q(p_0_0_0116117581770_lcssa1806_i_fu_88[7]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117581770_lcssa1806_i_fu_88[0]),
        .Q(p_0_0_0116117581770_lcssa1806_i_load_reg_425[0]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117581770_lcssa1806_i_fu_88[1]),
        .Q(p_0_0_0116117581770_lcssa1806_i_load_reg_425[1]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117581770_lcssa1806_i_fu_88[2]),
        .Q(p_0_0_0116117581770_lcssa1806_i_load_reg_425[2]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117581770_lcssa1806_i_fu_88[3]),
        .Q(p_0_0_0116117581770_lcssa1806_i_load_reg_425[3]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117581770_lcssa1806_i_fu_88[4]),
        .Q(p_0_0_0116117581770_lcssa1806_i_load_reg_425[4]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117581770_lcssa1806_i_fu_88[5]),
        .Q(p_0_0_0116117581770_lcssa1806_i_load_reg_425[5]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117581770_lcssa1806_i_fu_88[6]),
        .Q(p_0_0_0116117581770_lcssa1806_i_load_reg_425[6]),
        .R(1'b0));
  FDRE \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116117581770_lcssa1806_i_fu_88[7]),
        .Q(p_0_0_0116117581770_lcssa1806_i_load_reg_425[7]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out[0]),
        .Q(p_0_0_0116217561768_lcssa1804_i_fu_84[0]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out[1]),
        .Q(p_0_0_0116217561768_lcssa1804_i_fu_84[1]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out[2]),
        .Q(p_0_0_0116217561768_lcssa1804_i_fu_84[2]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out[3]),
        .Q(p_0_0_0116217561768_lcssa1804_i_fu_84[3]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out[4]),
        .Q(p_0_0_0116217561768_lcssa1804_i_fu_84[4]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out[5]),
        .Q(p_0_0_0116217561768_lcssa1804_i_fu_84[5]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out[6]),
        .Q(p_0_0_0116217561768_lcssa1804_i_fu_84[6]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out[7]),
        .Q(p_0_0_0116217561768_lcssa1804_i_fu_84[7]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217561768_lcssa1804_i_fu_84[0]),
        .Q(p_0_0_0116217561768_lcssa1804_i_load_reg_420[0]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217561768_lcssa1804_i_fu_84[1]),
        .Q(p_0_0_0116217561768_lcssa1804_i_load_reg_420[1]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217561768_lcssa1804_i_fu_84[2]),
        .Q(p_0_0_0116217561768_lcssa1804_i_load_reg_420[2]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217561768_lcssa1804_i_fu_84[3]),
        .Q(p_0_0_0116217561768_lcssa1804_i_load_reg_420[3]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217561768_lcssa1804_i_fu_84[4]),
        .Q(p_0_0_0116217561768_lcssa1804_i_load_reg_420[4]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217561768_lcssa1804_i_fu_84[5]),
        .Q(p_0_0_0116217561768_lcssa1804_i_load_reg_420[5]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217561768_lcssa1804_i_fu_84[6]),
        .Q(p_0_0_0116217561768_lcssa1804_i_load_reg_420[6]),
        .R(1'b0));
  FDRE \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116217561768_lcssa1804_i_fu_84[7]),
        .Q(p_0_0_0116217561768_lcssa1804_i_load_reg_420[7]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out[0]),
        .Q(p_0_0_0116317541766_lcssa1802_i_fu_80[0]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out[1]),
        .Q(p_0_0_0116317541766_lcssa1802_i_fu_80[1]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out[2]),
        .Q(p_0_0_0116317541766_lcssa1802_i_fu_80[2]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out[3]),
        .Q(p_0_0_0116317541766_lcssa1802_i_fu_80[3]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out[4]),
        .Q(p_0_0_0116317541766_lcssa1802_i_fu_80[4]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out[5]),
        .Q(p_0_0_0116317541766_lcssa1802_i_fu_80[5]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out[6]),
        .Q(p_0_0_0116317541766_lcssa1802_i_fu_80[6]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out[7]),
        .Q(p_0_0_0116317541766_lcssa1802_i_fu_80[7]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317541766_lcssa1802_i_fu_80[0]),
        .Q(p_0_0_0116317541766_lcssa1802_i_load_reg_415[0]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317541766_lcssa1802_i_fu_80[1]),
        .Q(p_0_0_0116317541766_lcssa1802_i_load_reg_415[1]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317541766_lcssa1802_i_fu_80[2]),
        .Q(p_0_0_0116317541766_lcssa1802_i_load_reg_415[2]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317541766_lcssa1802_i_fu_80[3]),
        .Q(p_0_0_0116317541766_lcssa1802_i_load_reg_415[3]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317541766_lcssa1802_i_fu_80[4]),
        .Q(p_0_0_0116317541766_lcssa1802_i_load_reg_415[4]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317541766_lcssa1802_i_fu_80[5]),
        .Q(p_0_0_0116317541766_lcssa1802_i_load_reg_415[5]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317541766_lcssa1802_i_fu_80[6]),
        .Q(p_0_0_0116317541766_lcssa1802_i_load_reg_415[6]),
        .R(1'b0));
  FDRE \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0116317541766_lcssa1802_i_fu_80[7]),
        .Q(p_0_0_0116317541766_lcssa1802_i_load_reg_415[7]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out[0]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out[1]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out[2]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out[3]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out[4]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out[5]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out[6]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out[7]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_fu_112[7]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217521782_lcssa1818_i_fu_112[0]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_load_reg_455[0]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217521782_lcssa1818_i_fu_112[1]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_load_reg_455[1]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217521782_lcssa1818_i_fu_112[2]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_load_reg_455[2]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217521782_lcssa1818_i_fu_112[3]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_load_reg_455[3]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217521782_lcssa1818_i_fu_112[4]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_load_reg_455[4]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217521782_lcssa1818_i_fu_112[5]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_load_reg_455[5]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217521782_lcssa1818_i_fu_112[6]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_load_reg_455[6]),
        .R(1'b0));
  FDRE \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01183_217521782_lcssa1818_i_fu_112[7]),
        .Q(p_0_0_01183_217521782_lcssa1818_i_load_reg_455[7]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out[0]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out[1]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out[2]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out[3]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out[4]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out[5]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out[6]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out[7]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217501780_lcssa1816_i_fu_108[0]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_load_reg_450[0]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217501780_lcssa1816_i_fu_108[1]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_load_reg_450[1]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217501780_lcssa1816_i_fu_108[2]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_load_reg_450[2]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217501780_lcssa1816_i_fu_108[3]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_load_reg_450[3]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217501780_lcssa1816_i_fu_108[4]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_load_reg_450[4]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217501780_lcssa1816_i_fu_108[5]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_load_reg_450[5]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217501780_lcssa1816_i_fu_108[6]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_load_reg_450[6]),
        .R(1'b0));
  FDRE \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01184_217501780_lcssa1816_i_fu_108[7]),
        .Q(p_0_0_01184_217501780_lcssa1816_i_load_reg_450[7]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out[0]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out[1]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out[2]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out[3]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out[4]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out[5]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out[6]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out[7]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217481778_lcssa1814_i_fu_104[0]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_load_reg_445[0]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217481778_lcssa1814_i_fu_104[1]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_load_reg_445[1]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217481778_lcssa1814_i_fu_104[2]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_load_reg_445[2]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217481778_lcssa1814_i_fu_104[3]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_load_reg_445[3]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217481778_lcssa1814_i_fu_104[4]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_load_reg_445[4]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217481778_lcssa1814_i_fu_104[5]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_load_reg_445[5]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217481778_lcssa1814_i_fu_104[6]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_load_reg_445[6]),
        .R(1'b0));
  FDRE \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_01185_217481778_lcssa1814_i_fu_104[7]),
        .Q(p_0_0_01185_217481778_lcssa1814_i_load_reg_445[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[0]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_fu_92[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[1]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_fu_92[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[2]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_fu_92[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[3]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_fu_92[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[4]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_fu_92[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[5]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_fu_92[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[6]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_fu_92[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out[7]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_fu_92[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491771_lcssa1808_i_fu_92[0]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_load_reg_430[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491771_lcssa1808_i_fu_92[1]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_load_reg_430[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491771_lcssa1808_i_fu_92[2]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_load_reg_430[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491771_lcssa1808_i_fu_92[3]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_load_reg_430[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491771_lcssa1808_i_fu_92[4]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_load_reg_430[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491771_lcssa1808_i_fu_92[5]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_load_reg_430[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491771_lcssa1808_i_fu_92[6]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_load_reg_430[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011491771_lcssa1808_i_fu_92[7]),
        .Q(p_0_0_0_0_011491771_lcssa1808_i_load_reg_430[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out[0]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_fu_68[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out[1]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_fu_68[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out[2]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_fu_68[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out[3]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_fu_68[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out[4]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_fu_68[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out[5]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_fu_68[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out[6]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_fu_68[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out[7]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_fu_68[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551676_lcssa1720_i_fu_68[0]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_load_reg_400[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551676_lcssa1720_i_fu_68[1]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_load_reg_400[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551676_lcssa1720_i_fu_68[2]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_load_reg_400[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551676_lcssa1720_i_fu_68[3]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_load_reg_400[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551676_lcssa1720_i_fu_68[4]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_load_reg_400[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551676_lcssa1720_i_fu_68[5]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_load_reg_400[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551676_lcssa1720_i_fu_68[6]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_load_reg_400[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_011551676_lcssa1720_i_fu_68[7]),
        .Q(p_0_0_0_0_011551676_lcssa1720_i_load_reg_400[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[0]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_fu_96[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[1]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_fu_96[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[2]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_fu_96[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[3]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_fu_96[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[4]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_fu_96[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[5]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_fu_96[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[6]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_fu_96[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out[7]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_fu_96[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501773_lcssa1810_i_fu_96[0]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_load_reg_435[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501773_lcssa1810_i_fu_96[1]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_load_reg_435[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501773_lcssa1810_i_fu_96[2]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_load_reg_435[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501773_lcssa1810_i_fu_96[3]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_load_reg_435[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501773_lcssa1810_i_fu_96[4]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_load_reg_435[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501773_lcssa1810_i_fu_96[5]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_load_reg_435[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501773_lcssa1810_i_fu_96[6]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_load_reg_435[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011501773_lcssa1810_i_fu_96[7]),
        .Q(p_0_1_0_0_011501773_lcssa1810_i_load_reg_435[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out[0]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_fu_72[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out[1]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_fu_72[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out[2]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_fu_72[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out[3]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_fu_72[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out[4]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_fu_72[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out[5]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_fu_72[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out[6]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_fu_72[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out[7]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_fu_72[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561679_lcssa1722_i_fu_72[0]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_load_reg_405[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561679_lcssa1722_i_fu_72[1]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_load_reg_405[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561679_lcssa1722_i_fu_72[2]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_load_reg_405[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561679_lcssa1722_i_fu_72[3]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_load_reg_405[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561679_lcssa1722_i_fu_72[4]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_load_reg_405[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561679_lcssa1722_i_fu_72[5]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_load_reg_405[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561679_lcssa1722_i_fu_72[6]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_load_reg_405[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_011561679_lcssa1722_i_fu_72[7]),
        .Q(p_0_1_0_0_011561679_lcssa1722_i_load_reg_405[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[0]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_fu_100[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[1]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_fu_100[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[2]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_fu_100[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[3]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_fu_100[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[4]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_fu_100[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[5]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_fu_100[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[6]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_fu_100[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out[7]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_fu_100[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511775_lcssa1812_i_fu_100[0]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_load_reg_440[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511775_lcssa1812_i_fu_100[1]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_load_reg_440[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511775_lcssa1812_i_fu_100[2]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_load_reg_440[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511775_lcssa1812_i_fu_100[3]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_load_reg_440[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511775_lcssa1812_i_fu_100[4]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_load_reg_440[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511775_lcssa1812_i_fu_100[5]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_load_reg_440[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511775_lcssa1812_i_fu_100[6]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_load_reg_440[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011511775_lcssa1812_i_fu_100[7]),
        .Q(p_0_2_0_0_011511775_lcssa1812_i_load_reg_440[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out[0]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_fu_76[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out[1]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_fu_76[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out[2]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_fu_76[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out[3]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_fu_76[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out[4]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_fu_76[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out[5]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_fu_76[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out[6]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_fu_76[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(p_0_2_0_0_011511775_lcssa1812_i_fu_1000),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out[7]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_fu_76[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571682_lcssa1724_i_fu_76[0]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_load_reg_410[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571682_lcssa1724_i_fu_76[1]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_load_reg_410[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571682_lcssa1724_i_fu_76[2]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_load_reg_410[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571682_lcssa1724_i_fu_76[3]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_load_reg_410[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571682_lcssa1724_i_fu_76[4]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_load_reg_410[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571682_lcssa1724_i_fu_76[5]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_load_reg_410[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571682_lcssa1724_i_fu_76[6]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_load_reg_410[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_011571682_lcssa1724_i_fu_76[7]),
        .Q(p_0_2_0_0_011571682_lcssa1724_i_load_reg_410[7]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[1]),
        .Q(trunc_ln870_1_i_reg_392[0]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[11]),
        .Q(trunc_ln870_1_i_reg_392[10]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[11] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[12]),
        .Q(trunc_ln870_1_i_reg_392[11]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[12] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[13]),
        .Q(trunc_ln870_1_i_reg_392[12]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[13] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[14]),
        .Q(trunc_ln870_1_i_reg_392[13]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[14] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[15]),
        .Q(trunc_ln870_1_i_reg_392[14]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[2]),
        .Q(trunc_ln870_1_i_reg_392[1]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[3]),
        .Q(trunc_ln870_1_i_reg_392[2]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[4]),
        .Q(trunc_ln870_1_i_reg_392[3]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[5]),
        .Q(trunc_ln870_1_i_reg_392[4]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[6]),
        .Q(trunc_ln870_1_i_reg_392[5]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[7]),
        .Q(trunc_ln870_1_i_reg_392[6]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[8]),
        .Q(trunc_ln870_1_i_reg_392[7]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[9]),
        .Q(trunc_ln870_1_i_reg_392[8]),
        .R(1'b0));
  FDRE \trunc_ln870_1_i_reg_392_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[10]),
        .Q(trunc_ln870_1_i_reg_392[9]),
        .R(1'b0));
  FDRE \x_phase_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRandBatG_U0_bayerPhase_c_read),
        .D(bayerPhase_c_dout[0]),
        .Q(x_phase_reg_387),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \xor_i_reg_460[0]_i_1 
       (.I0(\y_fu_64_reg[11]_0 [0]),
        .I1(trunc_ln870_1_i_reg_392[0]),
        .O(xor_i_fu_267_p2));
  FDRE \xor_i_reg_460_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(xor_i_fu_267_p2),
        .Q(xor_i_reg_460[0]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[10]),
        .Q(xor_i_reg_460[10]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[11]),
        .Q(xor_i_reg_460[11]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[12]),
        .Q(xor_i_reg_460[12]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[13]),
        .Q(xor_i_reg_460[13]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[14]),
        .Q(xor_i_reg_460[14]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[1]),
        .Q(xor_i_reg_460[1]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[2]),
        .Q(xor_i_reg_460[2]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[3]),
        .Q(xor_i_reg_460[3]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[4]),
        .Q(xor_i_reg_460[4]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[5]),
        .Q(xor_i_reg_460[5]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[6]),
        .Q(xor_i_reg_460[6]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[7]),
        .Q(xor_i_reg_460[7]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[8]),
        .Q(xor_i_reg_460[8]),
        .R(1'b0));
  FDRE \xor_i_reg_460_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(trunc_ln870_1_i_reg_392[9]),
        .Q(xor_i_reg_460[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_64[0]_i_1 
       (.I0(\y_fu_64_reg[11]_0 [0]),
        .O(y_6_fu_211_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[0]),
        .Q(\y_fu_64_reg[11]_0 [0]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[10]),
        .Q(\y_fu_64_reg[11]_0 [10]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[11]),
        .Q(\y_fu_64_reg[11]_0 [11]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_64_reg[11]_i_1 
       (.CI(\y_fu_64_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_fu_64_reg[11]_i_1_CO_UNCONNECTED [7:2],\y_fu_64_reg[11]_i_1_n_11 ,\y_fu_64_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_64_reg[11]_i_1_O_UNCONNECTED [7:3],y_6_fu_211_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\y_fu_64_reg[11]_0 [11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[1]),
        .Q(\y_fu_64_reg[11]_0 [1]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[2]),
        .Q(\y_fu_64_reg[11]_0 [2]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[3]),
        .Q(\y_fu_64_reg[11]_0 [3]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[4]),
        .Q(\y_fu_64_reg[11]_0 [4]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[5]),
        .Q(\y_fu_64_reg[11]_0 [5]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[6]),
        .Q(\y_fu_64_reg[11]_0 [6]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[7]),
        .Q(\y_fu_64_reg[11]_0 [7]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[8]),
        .Q(\y_fu_64_reg[11]_0 [8]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_64_reg[8]_i_1 
       (.CI(\y_fu_64_reg[11]_0 [0]),
        .CI_TOP(1'b0),
        .CO({\y_fu_64_reg[8]_i_1_n_5 ,\y_fu_64_reg[8]_i_1_n_6 ,\y_fu_64_reg[8]_i_1_n_7 ,\y_fu_64_reg[8]_i_1_n_8 ,\y_fu_64_reg[8]_i_1_n_9 ,\y_fu_64_reg[8]_i_1_n_10 ,\y_fu_64_reg[8]_i_1_n_11 ,\y_fu_64_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_6_fu_211_p2[8:1]),
        .S(\y_fu_64_reg[11]_0 [8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_64_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_6_fu_211_p2[9]),
        .Q(\y_fu_64_reg[11]_0 [9]),
        .R(DebayerRandBatG_U0_bayerPhase_c_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
   (Q,
    E,
    D,
    ap_condition_314__0,
    \right_3_reg_2020_reg[7]_0 ,
    q1,
    \right_4_reg_2027_reg[7]_0 ,
    \right_2_fu_180_reg[7]_0 ,
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_0 ,
    \p_0_0_01184_217501779_i_fu_188_reg[7]_0 ,
    \p_0_0_01183_217521781_i_fu_192_reg[7]_0 ,
    \p_0_0_0116117581769_i_fu_168_reg[7]_0 ,
    \p_0_0_0116217561767_i_fu_164_reg[7]_0 ,
    \p_0_0_0_0_011551678_i_fu_196_reg[7]_0 ,
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_0 ,
    \p_0_0_0116317541765_i_fu_160_reg[7]_0 ,
    \p_0_0_01185_217481777_i_fu_184_reg[7]_0 ,
    Debayer_U0_imgRgb_din,
    push,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg,
    empty_n_reg,
    p_9_in_0,
    p_6_in_1,
    ap_clk,
    ap_done_cache_reg,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[1] ,
    cmp59_i_reg_465,
    imgRB_empty_n,
    imgRgb_full_n,
    \p_0_0_0_0_011551678_i_fu_196_reg[7]_1 ,
    \right_fu_172_reg[7]_0 ,
    \p_0_0_0116317541765_i_fu_160_reg[7]_1 ,
    \p_0_0_01185_217481777_i_fu_184_reg[7]_1 ,
    \p_0_0_0116117581769_i_fu_168_reg[7]_1 ,
    \p_0_0_01183_217521781_i_fu_192_reg[7]_1 ,
    \p_0_0_0116217561767_i_fu_164_reg[7]_1 ,
    \p_0_0_01184_217501779_i_fu_188_reg[7]_1 ,
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_1 ,
    \right_1_fu_176_reg[7]_0 ,
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_1 ,
    \right_2_fu_180_reg[7]_1 ,
    cmp203_i_reg_470,
    \icmp_ln891_reg_1978_reg[0]_0 ,
    \x_fu_156[11]_i_3 ,
    x_phase_reg_387,
    \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 ,
    ram_reg_bram_2,
    ram_reg_bram_2_0,
    ram_reg_bram_1,
    push_2,
    d0,
    \p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 ,
    \p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 ,
    \p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 );
  output [7:0]Q;
  output [0:0]E;
  output [1:0]D;
  output ap_condition_314__0;
  output [7:0]\right_3_reg_2020_reg[7]_0 ;
  output [23:0]q1;
  output [7:0]\right_4_reg_2027_reg[7]_0 ;
  output [7:0]\right_2_fu_180_reg[7]_0 ;
  output [7:0]\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 ;
  output [7:0]\p_0_0_01184_217501779_i_fu_188_reg[7]_0 ;
  output [7:0]\p_0_0_01183_217521781_i_fu_192_reg[7]_0 ;
  output [7:0]\p_0_0_0116117581769_i_fu_168_reg[7]_0 ;
  output [7:0]\p_0_0_0116217561767_i_fu_164_reg[7]_0 ;
  output [7:0]\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 ;
  output [7:0]\p_0_0_0116317541765_i_fu_160_reg[7]_0 ;
  output [7:0]\p_0_0_01185_217481777_i_fu_184_reg[7]_0 ;
  output [15:0]Debayer_U0_imgRgb_din;
  output push;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  output [0:0]empty_n_reg;
  output p_9_in_0;
  output p_6_in_1;
  input ap_clk;
  input ap_done_cache_reg;
  input grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  input ap_rst_n;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input cmp59_i_reg_465;
  input imgRB_empty_n;
  input imgRgb_full_n;
  input [7:0]\p_0_0_0_0_011551678_i_fu_196_reg[7]_1 ;
  input [7:0]\right_fu_172_reg[7]_0 ;
  input [7:0]\p_0_0_0116317541765_i_fu_160_reg[7]_1 ;
  input [7:0]\p_0_0_01185_217481777_i_fu_184_reg[7]_1 ;
  input [7:0]\p_0_0_0116117581769_i_fu_168_reg[7]_1 ;
  input [7:0]\p_0_0_01183_217521781_i_fu_192_reg[7]_1 ;
  input [7:0]\p_0_0_0116217561767_i_fu_164_reg[7]_1 ;
  input [7:0]\p_0_0_01184_217501779_i_fu_188_reg[7]_1 ;
  input [7:0]\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 ;
  input [7:0]\right_1_fu_176_reg[7]_0 ;
  input [7:0]\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 ;
  input [7:0]\right_2_fu_180_reg[7]_1 ;
  input cmp203_i_reg_470;
  input [11:0]\icmp_ln891_reg_1978_reg[0]_0 ;
  input [11:0]\x_fu_156[11]_i_3 ;
  input x_phase_reg_387;
  input [14:0]\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 ;
  input [23:0]ram_reg_bram_2;
  input [23:0]ram_reg_bram_2_0;
  input ram_reg_bram_1;
  input push_2;
  input [23:0]d0;
  input [7:0]\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 ;
  input [7:0]\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 ;
  input [7:0]\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 ;

  wire [1:0]D;
  wire [15:0]Debayer_U0_imgRgb_din;
  wire [0:0]E;
  wire [23:0]LineBufVal_4_fu_730_p4;
  wire [7:0]Q;
  wire \SRL_SIG[0][15]_i_2_n_5 ;
  wire \SRL_SIG[0][23]_i_3__0_n_5 ;
  wire \SRL_SIG[0][23]_i_4__0_n_5 ;
  wire [9:0]add_ln1030_3_fu_1177_p2;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_101_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_102_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_108_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_109_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_38_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_85_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_86_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_87_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_90_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_91_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_92_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_94_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_97_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_n_10;
  wire add_ln1030_3_fu_1177_p2__0_carry_n_11;
  wire add_ln1030_3_fu_1177_p2__0_carry_n_12;
  wire add_ln1030_3_fu_1177_p2__0_carry_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_n_6;
  wire add_ln1030_3_fu_1177_p2__0_carry_n_7;
  wire add_ln1030_3_fu_1177_p2__0_carry_n_8;
  wire add_ln1030_3_fu_1177_p2__0_carry_n_9;
  wire [9:0]add_ln1030_3_reg_2090;
  wire [8:0]add_ln1030_fu_1149_p2;
  wire [8:0]add_ln1030_reg_2085;
  wire \add_ln1030_reg_2085[7]_i_10_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_11_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_12_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_13_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_14_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_15_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_16_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_17_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_18_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_19_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_20_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_21_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_23_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_25_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_27_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_29_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_31_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_33_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_35_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_36_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_37_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_38_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_39_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_40_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_43_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_44_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_45_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_46_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_47_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_48_n_5 ;
  wire \add_ln1030_reg_2085[7]_i_49_n_5 ;
  wire \add_ln1030_reg_2085_reg[7]_i_1_n_10 ;
  wire \add_ln1030_reg_2085_reg[7]_i_1_n_11 ;
  wire \add_ln1030_reg_2085_reg[7]_i_1_n_12 ;
  wire \add_ln1030_reg_2085_reg[7]_i_1_n_5 ;
  wire \add_ln1030_reg_2085_reg[7]_i_1_n_6 ;
  wire \add_ln1030_reg_2085_reg[7]_i_1_n_7 ;
  wire \add_ln1030_reg_2085_reg[7]_i_1_n_8 ;
  wire \add_ln1030_reg_2085_reg[7]_i_1_n_9 ;
  wire [8:0]add_ln1033_fu_1455_p2;
  wire add_ln1033_fu_1455_p2_carry__0_i_1_n_12;
  wire add_ln1033_fu_1455_p2_carry__0_i_2_n_5;
  wire add_ln1033_fu_1455_p2_carry__0_i_3_n_12;
  wire add_ln1033_fu_1455_p2_carry__0_n_11;
  wire add_ln1033_fu_1455_p2_carry_i_10_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_11_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_12_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_13_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_14_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_15_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_16_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_17_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_18_n_10;
  wire add_ln1033_fu_1455_p2_carry_i_18_n_11;
  wire add_ln1033_fu_1455_p2_carry_i_18_n_12;
  wire add_ln1033_fu_1455_p2_carry_i_18_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_18_n_6;
  wire add_ln1033_fu_1455_p2_carry_i_18_n_7;
  wire add_ln1033_fu_1455_p2_carry_i_18_n_8;
  wire add_ln1033_fu_1455_p2_carry_i_18_n_9;
  wire add_ln1033_fu_1455_p2_carry_i_19_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_1_n_10;
  wire add_ln1033_fu_1455_p2_carry_i_1_n_11;
  wire add_ln1033_fu_1455_p2_carry_i_1_n_12;
  wire add_ln1033_fu_1455_p2_carry_i_1_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_1_n_6;
  wire add_ln1033_fu_1455_p2_carry_i_1_n_7;
  wire add_ln1033_fu_1455_p2_carry_i_1_n_8;
  wire add_ln1033_fu_1455_p2_carry_i_1_n_9;
  wire add_ln1033_fu_1455_p2_carry_i_20_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_21_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_22_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_23_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_24_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_25_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_26_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_2_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_3_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_4_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_5_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_6_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_7_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_8_n_5;
  wire add_ln1033_fu_1455_p2_carry_i_9_n_5;
  wire add_ln1033_fu_1455_p2_carry_n_10;
  wire add_ln1033_fu_1455_p2_carry_n_11;
  wire add_ln1033_fu_1455_p2_carry_n_12;
  wire add_ln1033_fu_1455_p2_carry_n_5;
  wire add_ln1033_fu_1455_p2_carry_n_6;
  wire add_ln1033_fu_1455_p2_carry_n_7;
  wire add_ln1033_fu_1455_p2_carry_n_8;
  wire add_ln1033_fu_1455_p2_carry_n_9;
  wire [8:0]add_ln1034_fu_1547_p2;
  wire add_ln1034_fu_1547_p2_carry__0_i_1_n_12;
  wire add_ln1034_fu_1547_p2_carry__0_i_2_n_5;
  wire add_ln1034_fu_1547_p2_carry__0_i_3_n_12;
  wire add_ln1034_fu_1547_p2_carry__0_n_11;
  wire add_ln1034_fu_1547_p2_carry_i_10_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_11_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_12_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_13_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_14_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_15_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_16_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_17_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_18_n_10;
  wire add_ln1034_fu_1547_p2_carry_i_18_n_11;
  wire add_ln1034_fu_1547_p2_carry_i_18_n_12;
  wire add_ln1034_fu_1547_p2_carry_i_18_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_18_n_6;
  wire add_ln1034_fu_1547_p2_carry_i_18_n_7;
  wire add_ln1034_fu_1547_p2_carry_i_18_n_8;
  wire add_ln1034_fu_1547_p2_carry_i_18_n_9;
  wire add_ln1034_fu_1547_p2_carry_i_19_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_1_n_10;
  wire add_ln1034_fu_1547_p2_carry_i_1_n_11;
  wire add_ln1034_fu_1547_p2_carry_i_1_n_12;
  wire add_ln1034_fu_1547_p2_carry_i_1_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_1_n_6;
  wire add_ln1034_fu_1547_p2_carry_i_1_n_7;
  wire add_ln1034_fu_1547_p2_carry_i_1_n_8;
  wire add_ln1034_fu_1547_p2_carry_i_1_n_9;
  wire add_ln1034_fu_1547_p2_carry_i_20_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_21_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_22_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_23_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_24_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_25_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_26_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_2_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_3_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_4_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_5_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_6_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_7_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_8_n_5;
  wire add_ln1034_fu_1547_p2_carry_i_9_n_5;
  wire add_ln1034_fu_1547_p2_carry_n_10;
  wire add_ln1034_fu_1547_p2_carry_n_11;
  wire add_ln1034_fu_1547_p2_carry_n_12;
  wire add_ln1034_fu_1547_p2_carry_n_5;
  wire add_ln1034_fu_1547_p2_carry_n_6;
  wire add_ln1034_fu_1547_p2_carry_n_7;
  wire add_ln1034_fu_1547_p2_carry_n_8;
  wire add_ln1034_fu_1547_p2_carry_n_9;
  wire [8:0]add_ln1039_fu_1203_p2;
  wire add_ln1039_fu_1203_p2_carry__0_n_11;
  wire add_ln1039_fu_1203_p2_carry_i_25_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_26_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_28_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_29_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_30_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_31_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_32_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_33_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_34_n_5;
  wire add_ln1039_fu_1203_p2_carry_n_10;
  wire add_ln1039_fu_1203_p2_carry_n_11;
  wire add_ln1039_fu_1203_p2_carry_n_12;
  wire add_ln1039_fu_1203_p2_carry_n_5;
  wire add_ln1039_fu_1203_p2_carry_n_6;
  wire add_ln1039_fu_1203_p2_carry_n_7;
  wire add_ln1039_fu_1203_p2_carry_n_8;
  wire add_ln1039_fu_1203_p2_carry_n_9;
  wire [8:0]add_ln1040_fu_1293_p2;
  wire add_ln1040_fu_1293_p2_carry__0_n_11;
  wire add_ln1040_fu_1293_p2_carry_i_26_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_27_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_28_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_31_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_32_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_33_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_34_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_35_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_36_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_37_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_38_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_39_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_40_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_41_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_42_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_43_n_5;
  wire add_ln1040_fu_1293_p2_carry_n_10;
  wire add_ln1040_fu_1293_p2_carry_n_11;
  wire add_ln1040_fu_1293_p2_carry_n_12;
  wire add_ln1040_fu_1293_p2_carry_n_5;
  wire add_ln1040_fu_1293_p2_carry_n_6;
  wire add_ln1040_fu_1293_p2_carry_n_7;
  wire add_ln1040_fu_1293_p2_carry_n_8;
  wire add_ln1040_fu_1293_p2_carry_n_9;
  wire and_ln1052_fu_638_p2;
  wire \and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire and_ln1052_reg_2016_pp0_iter2_reg;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_248;
  wire ap_condition_314__0;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire [7:0]ap_phi_mux_left_1_phi_fu_427_p4;
  wire [7:0]ap_phi_reg_pp0_iter3_left_2_reg_499;
  wire \ap_phi_reg_pp0_iter3_left_2_reg_499[0]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_left_2_reg_499[1]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_left_2_reg_499[2]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_left_2_reg_499[3]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_left_2_reg_499[4]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_left_2_reg_499[5]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_left_2_reg_499[6]_i_1_n_5 ;
  wire \ap_phi_reg_pp0_iter3_left_2_reg_499[7]_i_2_n_5 ;
  wire ap_rst_n;
  wire b_2_fu_1645_p2_carry__0_i_1_n_5;
  wire b_2_fu_1645_p2_carry__0_i_2_n_5;
  wire b_2_fu_1645_p2_carry__0_i_3_n_5;
  wire b_2_fu_1645_p2_carry__0_i_4_n_5;
  wire b_2_fu_1645_p2_carry__0_i_5_n_5;
  wire b_2_fu_1645_p2_carry__0_n_11;
  wire b_2_fu_1645_p2_carry__0_n_12;
  wire b_2_fu_1645_p2_carry__0_n_9;
  wire b_2_fu_1645_p2_carry_i_10_n_5;
  wire b_2_fu_1645_p2_carry_i_11_n_5;
  wire b_2_fu_1645_p2_carry_i_12_n_5;
  wire b_2_fu_1645_p2_carry_i_13_n_5;
  wire b_2_fu_1645_p2_carry_i_14_n_5;
  wire b_2_fu_1645_p2_carry_i_15_n_5;
  wire b_2_fu_1645_p2_carry_i_16_n_5;
  wire b_2_fu_1645_p2_carry_i_17_n_5;
  wire b_2_fu_1645_p2_carry_i_18_n_5;
  wire b_2_fu_1645_p2_carry_i_19_n_5;
  wire b_2_fu_1645_p2_carry_i_1_n_5;
  wire b_2_fu_1645_p2_carry_i_20_n_5;
  wire b_2_fu_1645_p2_carry_i_21_n_5;
  wire b_2_fu_1645_p2_carry_i_2_n_5;
  wire b_2_fu_1645_p2_carry_i_3_n_5;
  wire b_2_fu_1645_p2_carry_i_4_n_5;
  wire b_2_fu_1645_p2_carry_i_5_n_5;
  wire b_2_fu_1645_p2_carry_i_6_n_5;
  wire b_2_fu_1645_p2_carry_i_7_n_5;
  wire b_2_fu_1645_p2_carry_i_8_n_5;
  wire b_2_fu_1645_p2_carry_i_9_n_5;
  wire b_2_fu_1645_p2_carry_n_10;
  wire b_2_fu_1645_p2_carry_n_11;
  wire b_2_fu_1645_p2_carry_n_12;
  wire b_2_fu_1645_p2_carry_n_13;
  wire b_2_fu_1645_p2_carry_n_14;
  wire b_2_fu_1645_p2_carry_n_15;
  wire b_2_fu_1645_p2_carry_n_16;
  wire b_2_fu_1645_p2_carry_n_17;
  wire b_2_fu_1645_p2_carry_n_18;
  wire b_2_fu_1645_p2_carry_n_19;
  wire b_2_fu_1645_p2_carry_n_20;
  wire b_2_fu_1645_p2_carry_n_5;
  wire b_2_fu_1645_p2_carry_n_6;
  wire b_2_fu_1645_p2_carry_n_7;
  wire b_2_fu_1645_p2_carry_n_8;
  wire b_2_fu_1645_p2_carry_n_9;
  wire cmp161_i_reg_1993_pp0_iter1_reg;
  wire \cmp161_i_reg_1993_reg_n_5_[0] ;
  wire cmp203_i_reg_470;
  wire cmp59_i_reg_465;
  wire [23:0]d0;
  wire [0:0]empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_121;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  wire i__carry__0_i_1_n_5;
  wire i__carry__0_i_2_n_5;
  wire i__carry__0_i_3_n_5;
  wire i__carry__0_i_4_n_5;
  wire i__carry_i_10_n_5;
  wire i__carry_i_11_n_5;
  wire i__carry_i_12_n_5;
  wire i__carry_i_13_n_5;
  wire i__carry_i_14_n_5;
  wire i__carry_i_15_n_5;
  wire i__carry_i_1_n_5;
  wire i__carry_i_23_n_5;
  wire i__carry_i_24_n_5;
  wire i__carry_i_26_n_5;
  wire i__carry_i_27_n_5;
  wire i__carry_i_28_n_5;
  wire i__carry_i_29_n_5;
  wire i__carry_i_2_n_5;
  wire i__carry_i_30_n_5;
  wire i__carry_i_32_n_5;
  wire i__carry_i_33_n_5;
  wire i__carry_i_34_n_5;
  wire i__carry_i_3_n_5;
  wire i__carry_i_4_n_5;
  wire i__carry_i_5_n_5;
  wire i__carry_i_6_n_5;
  wire i__carry_i_7_n_5;
  wire i__carry_i_8_n_5;
  wire i__carry_i_9_n_5;
  wire icmp_ln1014_fu_626_p2;
  wire [14:0]\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 ;
  wire \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_n_5 ;
  wire \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_3_n_5 ;
  wire \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_4_n_5 ;
  wire \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire icmp_ln1014_reg_2009_pp0_iter2_reg;
  wire icmp_ln881_fu_576_p2;
  wire \icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ;
  wire \icmp_ln881_reg_1974_reg_n_5_[0] ;
  wire icmp_ln891_fu_598_p2;
  wire icmp_ln891_fu_598_p2_carry_n_10;
  wire icmp_ln891_fu_598_p2_carry_n_11;
  wire icmp_ln891_fu_598_p2_carry_n_12;
  wire icmp_ln891_fu_598_p2_carry_n_8;
  wire icmp_ln891_fu_598_p2_carry_n_9;
  wire icmp_ln891_reg_1978;
  wire icmp_ln891_reg_1978_pp0_iter1_reg;
  wire [11:0]\icmp_ln891_reg_1978_reg[0]_0 ;
  wire imgRB_empty_n;
  wire imgRgb_full_n;
  wire lineBuffer_2_U_n_10;
  wire lineBuffer_2_U_n_100;
  wire lineBuffer_2_U_n_101;
  wire lineBuffer_2_U_n_102;
  wire lineBuffer_2_U_n_11;
  wire lineBuffer_2_U_n_12;
  wire lineBuffer_2_U_n_13;
  wire lineBuffer_2_U_n_14;
  wire lineBuffer_2_U_n_39;
  wire lineBuffer_2_U_n_40;
  wire lineBuffer_2_U_n_5;
  wire lineBuffer_2_U_n_6;
  wire lineBuffer_2_U_n_7;
  wire lineBuffer_2_U_n_77;
  wire lineBuffer_2_U_n_78;
  wire lineBuffer_2_U_n_79;
  wire lineBuffer_2_U_n_8;
  wire lineBuffer_2_U_n_80;
  wire lineBuffer_2_U_n_81;
  wire lineBuffer_2_U_n_82;
  wire lineBuffer_2_U_n_83;
  wire lineBuffer_2_U_n_84;
  wire lineBuffer_2_U_n_85;
  wire lineBuffer_2_U_n_86;
  wire lineBuffer_2_U_n_87;
  wire lineBuffer_2_U_n_88;
  wire lineBuffer_2_U_n_89;
  wire lineBuffer_2_U_n_9;
  wire lineBuffer_2_U_n_90;
  wire lineBuffer_2_U_n_91;
  wire lineBuffer_2_U_n_92;
  wire lineBuffer_2_U_n_93;
  wire lineBuffer_2_U_n_94;
  wire lineBuffer_2_U_n_95;
  wire lineBuffer_2_U_n_96;
  wire lineBuffer_2_U_n_97;
  wire lineBuffer_2_U_n_98;
  wire lineBuffer_2_U_n_99;
  wire lineBuffer_2_ce0_local;
  wire [23:0]lineBuffer_2_q0;
  wire [11:0]lineBuffer_addr_reg_1982;
  wire [11:0]lineBuffer_address1;
  wire p_0_0_0116117581769_i_fu_168;
  wire [7:0]\p_0_0_0116117581769_i_fu_168_reg[7]_0 ;
  wire [7:0]\p_0_0_0116117581769_i_fu_168_reg[7]_1 ;
  wire [7:0]\p_0_0_0116217561767_i_fu_164_reg[7]_0 ;
  wire [7:0]\p_0_0_0116217561767_i_fu_164_reg[7]_1 ;
  wire [7:0]\p_0_0_0116317541765_i_fu_160_reg[7]_0 ;
  wire [7:0]\p_0_0_0116317541765_i_fu_160_reg[7]_1 ;
  wire [7:0]\p_0_0_01183_217521781_i_fu_192_reg[7]_0 ;
  wire [7:0]\p_0_0_01183_217521781_i_fu_192_reg[7]_1 ;
  wire p_0_0_01183_21752_ph_i_reg_367;
  wire [7:0]\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 ;
  wire \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0] ;
  wire \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1] ;
  wire \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2] ;
  wire \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3] ;
  wire \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4] ;
  wire \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5] ;
  wire \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[6] ;
  wire \p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[7] ;
  wire [7:0]\p_0_0_01184_217501779_i_fu_188_reg[7]_0 ;
  wire [7:0]\p_0_0_01184_217501779_i_fu_188_reg[7]_1 ;
  wire [7:0]p_0_0_01184_21750_ph_i_reg_377;
  wire [7:0]\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 ;
  wire [7:0]\p_0_0_01185_217481777_i_fu_184_reg[7]_0 ;
  wire [7:0]\p_0_0_01185_217481777_i_fu_184_reg[7]_1 ;
  wire [7:0]p_0_0_01185_21748_ph_i_reg_387__0;
  wire [7:0]\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 ;
  wire p_0_0_0_0_011551678_i_fu_196;
  wire [7:0]\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_011551678_i_fu_196_reg[7]_1 ;
  wire [7:0]\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 ;
  wire [7:0]\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 ;
  wire \p_1_out_inferred__2/i__carry__0_n_11 ;
  wire \p_1_out_inferred__2/i__carry__0_n_12 ;
  wire \p_1_out_inferred__2/i__carry_n_10 ;
  wire \p_1_out_inferred__2/i__carry_n_11 ;
  wire \p_1_out_inferred__2/i__carry_n_12 ;
  wire \p_1_out_inferred__2/i__carry_n_5 ;
  wire \p_1_out_inferred__2/i__carry_n_6 ;
  wire \p_1_out_inferred__2/i__carry_n_7 ;
  wire \p_1_out_inferred__2/i__carry_n_8 ;
  wire \p_1_out_inferred__2/i__carry_n_9 ;
  wire p_4_in;
  wire p_6_in_1;
  wire p_9_in_0;
  wire pix_7_reg_452;
  wire \pix_7_reg_452[0]_i_1_n_5 ;
  wire \pix_7_reg_452[1]_i_1_n_5 ;
  wire \pix_7_reg_452[2]_i_1_n_5 ;
  wire \pix_7_reg_452[3]_i_1_n_5 ;
  wire \pix_7_reg_452[4]_i_1_n_5 ;
  wire \pix_7_reg_452[5]_i_1_n_5 ;
  wire \pix_7_reg_452[6]_i_1_n_5 ;
  wire \pix_7_reg_452[7]_i_2_n_5 ;
  wire [7:0]pix_8_reg_442;
  wire \pix_8_reg_442[0]_i_1_n_5 ;
  wire \pix_8_reg_442[1]_i_1_n_5 ;
  wire \pix_8_reg_442[2]_i_1_n_5 ;
  wire \pix_8_reg_442[3]_i_1_n_5 ;
  wire \pix_8_reg_442[4]_i_1_n_5 ;
  wire \pix_8_reg_442[5]_i_1_n_5 ;
  wire \pix_8_reg_442[6]_i_1_n_5 ;
  wire \pix_8_reg_442[7]_i_1_n_5 ;
  wire \pix_reg_462[0]_i_1_n_5 ;
  wire \pix_reg_462[1]_i_1_n_5 ;
  wire \pix_reg_462[2]_i_1_n_5 ;
  wire \pix_reg_462[3]_i_1_n_5 ;
  wire \pix_reg_462[4]_i_1_n_5 ;
  wire \pix_reg_462[5]_i_1_n_5 ;
  wire \pix_reg_462[6]_i_1_n_5 ;
  wire \pix_reg_462[7]_i_1_n_5 ;
  wire [7:0]pix_reg_462__0;
  wire push;
  wire push_2;
  wire [23:0]q1;
  wire r_2_fu_1628_p2_carry__0_i_1_n_5;
  wire r_2_fu_1628_p2_carry__0_i_2_n_5;
  wire r_2_fu_1628_p2_carry__0_i_3_n_5;
  wire r_2_fu_1628_p2_carry__0_i_4_n_5;
  wire r_2_fu_1628_p2_carry__0_i_5_n_5;
  wire r_2_fu_1628_p2_carry__0_n_11;
  wire r_2_fu_1628_p2_carry__0_n_12;
  wire r_2_fu_1628_p2_carry__0_n_9;
  wire r_2_fu_1628_p2_carry_i_10_n_5;
  wire r_2_fu_1628_p2_carry_i_11_n_5;
  wire r_2_fu_1628_p2_carry_i_12_n_5;
  wire r_2_fu_1628_p2_carry_i_13_n_5;
  wire r_2_fu_1628_p2_carry_i_14_n_5;
  wire r_2_fu_1628_p2_carry_i_15_n_5;
  wire r_2_fu_1628_p2_carry_i_16_n_5;
  wire r_2_fu_1628_p2_carry_i_17_n_5;
  wire r_2_fu_1628_p2_carry_i_18_n_5;
  wire r_2_fu_1628_p2_carry_i_19_n_5;
  wire r_2_fu_1628_p2_carry_i_1_n_5;
  wire r_2_fu_1628_p2_carry_i_20_n_5;
  wire r_2_fu_1628_p2_carry_i_21_n_5;
  wire r_2_fu_1628_p2_carry_i_2_n_5;
  wire r_2_fu_1628_p2_carry_i_3_n_5;
  wire r_2_fu_1628_p2_carry_i_4_n_5;
  wire r_2_fu_1628_p2_carry_i_5_n_5;
  wire r_2_fu_1628_p2_carry_i_6_n_5;
  wire r_2_fu_1628_p2_carry_i_7_n_5;
  wire r_2_fu_1628_p2_carry_i_8_n_5;
  wire r_2_fu_1628_p2_carry_i_9_n_5;
  wire r_2_fu_1628_p2_carry_n_10;
  wire r_2_fu_1628_p2_carry_n_11;
  wire r_2_fu_1628_p2_carry_n_12;
  wire r_2_fu_1628_p2_carry_n_13;
  wire r_2_fu_1628_p2_carry_n_14;
  wire r_2_fu_1628_p2_carry_n_15;
  wire r_2_fu_1628_p2_carry_n_16;
  wire r_2_fu_1628_p2_carry_n_17;
  wire r_2_fu_1628_p2_carry_n_18;
  wire r_2_fu_1628_p2_carry_n_19;
  wire r_2_fu_1628_p2_carry_n_20;
  wire r_2_fu_1628_p2_carry_n_5;
  wire r_2_fu_1628_p2_carry_n_6;
  wire r_2_fu_1628_p2_carry_n_7;
  wire r_2_fu_1628_p2_carry_n_8;
  wire r_2_fu_1628_p2_carry_n_9;
  wire ram_reg_bram_1;
  wire [23:0]ram_reg_bram_2;
  wire [23:0]ram_reg_bram_2_0;
  wire right_1_fu_176;
  wire [7:0]\right_1_fu_176_reg[7]_0 ;
  wire \right_1_fu_176_reg_n_5_[0] ;
  wire \right_1_fu_176_reg_n_5_[1] ;
  wire \right_1_fu_176_reg_n_5_[2] ;
  wire \right_1_fu_176_reg_n_5_[3] ;
  wire \right_1_fu_176_reg_n_5_[4] ;
  wire \right_1_fu_176_reg_n_5_[5] ;
  wire \right_1_fu_176_reg_n_5_[6] ;
  wire \right_1_fu_176_reg_n_5_[7] ;
  wire [7:0]\right_2_fu_180_reg[7]_0 ;
  wire [7:0]\right_2_fu_180_reg[7]_1 ;
  wire [7:0]\right_3_reg_2020_reg[7]_0 ;
  wire [7:0]\right_4_reg_2027_reg[7]_0 ;
  wire [7:0]right_fu_172__0;
  wire [7:0]\right_fu_172_reg[7]_0 ;
  wire [9:0]select_ln1039_fu_1265_p3;
  wire \select_ln1039_reg_2095[10]_i_2_n_5 ;
  wire \select_ln1039_reg_2095[4]_i_2_n_5 ;
  wire \select_ln1039_reg_2095[4]_i_3_n_5 ;
  wire \select_ln1039_reg_2095[9]_i_2_n_5 ;
  wire \select_ln1039_reg_2095[9]_i_3_n_5 ;
  wire \select_ln1039_reg_2095_reg_n_5_[0] ;
  wire \select_ln1039_reg_2095_reg_n_5_[10] ;
  wire \select_ln1039_reg_2095_reg_n_5_[1] ;
  wire \select_ln1039_reg_2095_reg_n_5_[2] ;
  wire \select_ln1039_reg_2095_reg_n_5_[3] ;
  wire \select_ln1039_reg_2095_reg_n_5_[4] ;
  wire \select_ln1039_reg_2095_reg_n_5_[5] ;
  wire \select_ln1039_reg_2095_reg_n_5_[6] ;
  wire \select_ln1039_reg_2095_reg_n_5_[7] ;
  wire \select_ln1039_reg_2095_reg_n_5_[8] ;
  wire \select_ln1039_reg_2095_reg_n_5_[9] ;
  wire [9:0]select_ln1040_fu_1355_p3;
  wire \select_ln1040_reg_2100[10]_i_2_n_5 ;
  wire \select_ln1040_reg_2100[4]_i_2_n_5 ;
  wire \select_ln1040_reg_2100[4]_i_3_n_5 ;
  wire \select_ln1040_reg_2100[9]_i_2_n_5 ;
  wire \select_ln1040_reg_2100[9]_i_3_n_5 ;
  wire \select_ln1040_reg_2100_reg_n_5_[0] ;
  wire \select_ln1040_reg_2100_reg_n_5_[10] ;
  wire \select_ln1040_reg_2100_reg_n_5_[1] ;
  wire \select_ln1040_reg_2100_reg_n_5_[2] ;
  wire \select_ln1040_reg_2100_reg_n_5_[3] ;
  wire \select_ln1040_reg_2100_reg_n_5_[4] ;
  wire \select_ln1040_reg_2100_reg_n_5_[5] ;
  wire \select_ln1040_reg_2100_reg_n_5_[6] ;
  wire \select_ln1040_reg_2100_reg_n_5_[7] ;
  wire \select_ln1040_reg_2100_reg_n_5_[8] ;
  wire \select_ln1040_reg_2100_reg_n_5_[9] ;
  wire [0:0]sub_ln1023_fu_949_p2;
  wire [5:1]sub_ln1023_fu_949_p2__52;
  wire [8:8]sub_ln1023_fu_949_p2__52__0;
  wire [8:2]sub_ln1025_fu_1029_p2__52;
  wire [8:2]sub_ln1027_fu_1389_p2__52;
  wire [7:0]sub_ln1033_1_fu_1443_p22_out;
  wire [7:0]sub_ln1033_fu_1439_p23_out;
  wire [7:0]sub_ln1034_1_fu_1534_p20_out;
  wire [7:0]sub_ln1034_fu_1529_p21_out;
  wire [7:0]sub_ln1039_fu_1183_p2;
  wire [7:0]sub_ln1040_fu_1273_p2;
  wire [7:0]tmp_1_i2_reg_2046;
  wire [2:0]tmp_23_fu_1667_p4;
  wire [2:0]tmp_25_fu_1719_p4__0;
  wire [7:0]tmp_i1_reg_2040;
  wire [7:0]trunc_ln902_reg_2034;
  wire x_fu_156;
  wire [11:0]\x_fu_156[11]_i_3 ;
  wire \x_fu_156_reg_n_5_[0] ;
  wire \x_fu_156_reg_n_5_[10] ;
  wire \x_fu_156_reg_n_5_[11] ;
  wire \x_fu_156_reg_n_5_[1] ;
  wire \x_fu_156_reg_n_5_[2] ;
  wire \x_fu_156_reg_n_5_[3] ;
  wire \x_fu_156_reg_n_5_[4] ;
  wire \x_fu_156_reg_n_5_[5] ;
  wire \x_fu_156_reg_n_5_[6] ;
  wire \x_fu_156_reg_n_5_[7] ;
  wire \x_fu_156_reg_n_5_[8] ;
  wire \x_fu_156_reg_n_5_[9] ;
  wire x_phase_reg_387;
  wire [7:0]zext_ln1023_1_reg_2068_reg;
  wire \zext_ln1023_reg_2063[0]_i_1_n_5 ;
  wire \zext_ln1023_reg_2063[1]_i_1_n_5 ;
  wire \zext_ln1023_reg_2063[2]_i_1_n_5 ;
  wire \zext_ln1023_reg_2063[3]_i_1_n_5 ;
  wire \zext_ln1023_reg_2063[4]_i_1_n_5 ;
  wire \zext_ln1023_reg_2063[5]_i_1_n_5 ;
  wire \zext_ln1023_reg_2063[6]_i_1_n_5 ;
  wire \zext_ln1023_reg_2063[7]_i_1_n_5 ;
  wire \zext_ln1023_reg_2063_reg_n_5_[0] ;
  wire \zext_ln1023_reg_2063_reg_n_5_[1] ;
  wire \zext_ln1023_reg_2063_reg_n_5_[2] ;
  wire \zext_ln1023_reg_2063_reg_n_5_[3] ;
  wire \zext_ln1023_reg_2063_reg_n_5_[4] ;
  wire \zext_ln1023_reg_2063_reg_n_5_[5] ;
  wire \zext_ln1023_reg_2063_reg_n_5_[6] ;
  wire \zext_ln1023_reg_2063_reg_n_5_[7] ;
  wire [7:0]zext_ln1025_1_reg_2079;
  wire [7:0]zext_ln1025_reg_2073_reg;
  wire [7:1]zext_ln1030_3_fu_1424_p1;
  wire [7:1]zext_ln1030_fu_1141_p1;
  wire [7:0]NLW_add_ln1030_3_fu_1177_p2__0_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1030_3_fu_1177_p2__0_carry__0_O_UNCONNECTED;
  wire [7:1]\NLW_add_ln1030_reg_2085_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_add_ln1030_reg_2085_reg[8]_i_1_O_UNCONNECTED ;
  wire [7:0]NLW_add_ln1033_fu_1455_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1033_fu_1455_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1033_fu_1455_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_add_ln1033_fu_1455_p2_carry__0_i_1_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1033_fu_1455_p2_carry__0_i_3_CO_UNCONNECTED;
  wire [7:0]NLW_add_ln1033_fu_1455_p2_carry__0_i_3_O_UNCONNECTED;
  wire [7:0]NLW_add_ln1034_fu_1547_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1034_fu_1547_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1034_fu_1547_p2_carry__0_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_add_ln1034_fu_1547_p2_carry__0_i_1_O_UNCONNECTED;
  wire [7:1]NLW_add_ln1034_fu_1547_p2_carry__0_i_3_CO_UNCONNECTED;
  wire [7:0]NLW_add_ln1034_fu_1547_p2_carry__0_i_3_O_UNCONNECTED;
  wire [7:0]NLW_add_ln1039_fu_1203_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1039_fu_1203_p2_carry__0_O_UNCONNECTED;
  wire [7:0]NLW_add_ln1040_fu_1293_p2_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1040_fu_1293_p2_carry__0_O_UNCONNECTED;
  wire [7:2]NLW_b_2_fu_1645_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_b_2_fu_1645_p2_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln891_fu_598_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln891_fu_598_p2_carry_O_UNCONNECTED;
  wire [7:0]\NLW_p_1_out_inferred__2/i__carry_O_UNCONNECTED ;
  wire [7:2]\NLW_p_1_out_inferred__2/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_p_1_out_inferred__2/i__carry__0_O_UNCONNECTED ;
  wire [7:2]NLW_r_2_fu_1628_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_r_2_fu_1628_p2_carry__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFAFAEEAA)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG[0][15]_i_2_n_5 ),
        .I1(b_2_fu_1645_p2_carry_n_18),
        .I2(pix_8_reg_442[2]),
        .I3(b_2_fu_1645_p2_carry__0_n_9),
        .I4(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .O(Debayer_U0_imgRgb_din[2]));
  LUT5 #(
    .INIT(32'hFAFAEEAA)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG[0][15]_i_2_n_5 ),
        .I1(b_2_fu_1645_p2_carry_n_17),
        .I2(pix_8_reg_442[3]),
        .I3(b_2_fu_1645_p2_carry__0_n_9),
        .I4(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .O(Debayer_U0_imgRgb_din[3]));
  LUT5 #(
    .INIT(32'hFAFAEEAA)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG[0][15]_i_2_n_5 ),
        .I1(b_2_fu_1645_p2_carry_n_16),
        .I2(pix_8_reg_442[4]),
        .I3(b_2_fu_1645_p2_carry__0_n_9),
        .I4(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .O(Debayer_U0_imgRgb_din[4]));
  LUT5 #(
    .INIT(32'hFAFAEEAA)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG[0][15]_i_2_n_5 ),
        .I1(b_2_fu_1645_p2_carry_n_15),
        .I2(pix_8_reg_442[5]),
        .I3(b_2_fu_1645_p2_carry__0_n_9),
        .I4(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .O(Debayer_U0_imgRgb_din[5]));
  LUT5 #(
    .INIT(32'hFAFAEEAA)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG[0][15]_i_2_n_5 ),
        .I1(b_2_fu_1645_p2_carry_n_14),
        .I2(pix_8_reg_442[6]),
        .I3(b_2_fu_1645_p2_carry__0_n_9),
        .I4(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .O(Debayer_U0_imgRgb_din[6]));
  LUT5 #(
    .INIT(32'hFAFAEEAA)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG[0][15]_i_2_n_5 ),
        .I1(b_2_fu_1645_p2_carry_n_13),
        .I2(pix_8_reg_442[7]),
        .I3(b_2_fu_1645_p2_carry__0_n_9),
        .I4(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .O(Debayer_U0_imgRgb_din[7]));
  LUT5 #(
    .INIT(32'h50505040)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I1(tmp_25_fu_1719_p4__0[2]),
        .I2(b_2_fu_1645_p2_carry__0_n_9),
        .I3(tmp_25_fu_1719_p4__0[1]),
        .I4(tmp_25_fu_1719_p4__0[0]),
        .O(\SRL_SIG[0][15]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(\SRL_SIG[0][23]_i_3__0_n_5 ),
        .I1(\SRL_SIG[0][23]_i_4__0_n_5 ),
        .I2(r_2_fu_1628_p2_carry_n_20),
        .I3(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I4(pix_reg_462__0[0]),
        .O(Debayer_U0_imgRgb_din[8]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(\SRL_SIG[0][23]_i_3__0_n_5 ),
        .I1(\SRL_SIG[0][23]_i_4__0_n_5 ),
        .I2(r_2_fu_1628_p2_carry_n_19),
        .I3(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I4(pix_reg_462__0[1]),
        .O(Debayer_U0_imgRgb_din[9]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(\SRL_SIG[0][23]_i_3__0_n_5 ),
        .I1(\SRL_SIG[0][23]_i_4__0_n_5 ),
        .I2(r_2_fu_1628_p2_carry_n_18),
        .I3(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I4(pix_reg_462__0[2]),
        .O(Debayer_U0_imgRgb_din[10]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(\SRL_SIG[0][23]_i_3__0_n_5 ),
        .I1(\SRL_SIG[0][23]_i_4__0_n_5 ),
        .I2(r_2_fu_1628_p2_carry_n_17),
        .I3(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I4(pix_reg_462__0[3]),
        .O(Debayer_U0_imgRgb_din[11]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(\SRL_SIG[0][23]_i_3__0_n_5 ),
        .I1(\SRL_SIG[0][23]_i_4__0_n_5 ),
        .I2(r_2_fu_1628_p2_carry_n_16),
        .I3(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I4(pix_reg_462__0[4]),
        .O(Debayer_U0_imgRgb_din[12]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(\SRL_SIG[0][23]_i_3__0_n_5 ),
        .I1(\SRL_SIG[0][23]_i_4__0_n_5 ),
        .I2(r_2_fu_1628_p2_carry_n_15),
        .I3(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I4(pix_reg_462__0[5]),
        .O(Debayer_U0_imgRgb_din[13]));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(\SRL_SIG[0][23]_i_3__0_n_5 ),
        .I1(\SRL_SIG[0][23]_i_4__0_n_5 ),
        .I2(r_2_fu_1628_p2_carry_n_14),
        .I3(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I4(pix_reg_462__0[6]),
        .O(Debayer_U0_imgRgb_din[14]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(imgRgb_full_n),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(and_ln1052_reg_2016_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(\ap_CS_fsm_reg[3] [1]),
        .O(push));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \SRL_SIG[0][23]_i_2__0 
       (.I0(\SRL_SIG[0][23]_i_3__0_n_5 ),
        .I1(\SRL_SIG[0][23]_i_4__0_n_5 ),
        .I2(r_2_fu_1628_p2_carry_n_13),
        .I3(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I4(pix_reg_462__0[7]),
        .O(Debayer_U0_imgRgb_din[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h50505040)) 
    \SRL_SIG[0][23]_i_3__0 
       (.I0(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I1(tmp_23_fu_1667_p4[2]),
        .I2(r_2_fu_1628_p2_carry__0_n_9),
        .I3(tmp_23_fu_1667_p4[0]),
        .I4(tmp_23_fu_1667_p4[1]),
        .O(\SRL_SIG[0][23]_i_3__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \SRL_SIG[0][23]_i_4__0 
       (.I0(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .I1(tmp_23_fu_1667_p4[2]),
        .I2(r_2_fu_1628_p2_carry__0_n_9),
        .I3(tmp_23_fu_1667_p4[0]),
        .I4(tmp_23_fu_1667_p4[1]),
        .O(\SRL_SIG[0][23]_i_4__0_n_5 ));
  LUT5 #(
    .INIT(32'hFAFAEEAA)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG[0][15]_i_2_n_5 ),
        .I1(b_2_fu_1645_p2_carry_n_20),
        .I2(pix_8_reg_442[0]),
        .I3(b_2_fu_1645_p2_carry__0_n_9),
        .I4(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .O(Debayer_U0_imgRgb_din[0]));
  LUT5 #(
    .INIT(32'hFAFAEEAA)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG[0][15]_i_2_n_5 ),
        .I1(b_2_fu_1645_p2_carry_n_19),
        .I2(pix_8_reg_442[1]),
        .I3(b_2_fu_1645_p2_carry__0_n_9),
        .I4(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .O(Debayer_U0_imgRgb_din[1]));
  CARRY8 add_ln1030_3_fu_1177_p2__0_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1030_3_fu_1177_p2__0_carry_n_5,add_ln1030_3_fu_1177_p2__0_carry_n_6,add_ln1030_3_fu_1177_p2__0_carry_n_7,add_ln1030_3_fu_1177_p2__0_carry_n_8,add_ln1030_3_fu_1177_p2__0_carry_n_9,add_ln1030_3_fu_1177_p2__0_carry_n_10,add_ln1030_3_fu_1177_p2__0_carry_n_11,add_ln1030_3_fu_1177_p2__0_carry_n_12}),
        .DI({lineBuffer_2_U_n_7,lineBuffer_2_U_n_8,lineBuffer_2_U_n_9,lineBuffer_2_U_n_10,lineBuffer_2_U_n_11,lineBuffer_2_U_n_12,lineBuffer_2_U_n_13,1'b0}),
        .O(add_ln1030_3_fu_1177_p2[7:0]),
        .S({lineBuffer_2_U_n_77,lineBuffer_2_U_n_78,lineBuffer_2_U_n_79,lineBuffer_2_U_n_80,lineBuffer_2_U_n_81,lineBuffer_2_U_n_82,lineBuffer_2_U_n_83,lineBuffer_2_U_n_84}));
  CARRY8 add_ln1030_3_fu_1177_p2__0_carry__0
       (.CI(add_ln1030_3_fu_1177_p2__0_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1030_3_fu_1177_p2__0_carry__0_CO_UNCONNECTED[7:2],add_ln1030_3_fu_1177_p2[9],NLW_add_ln1030_3_fu_1177_p2__0_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_add_ln1030_3_fu_1177_p2__0_carry__0_O_UNCONNECTED[7:1],add_ln1030_3_fu_1177_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,lineBuffer_2_U_n_14}));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_101
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [1]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[1]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_101_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_102
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [0]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_102_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_108
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [1]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1] ),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_108_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_109
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [0]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0] ),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_109_n_5));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h7)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_37
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_38
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [0]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01184_21750_ph_i_reg_377[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_38_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_85
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [5]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[5]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_85_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_86
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [4]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[4]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_86_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_87
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [3]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[3]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_87_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_90
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [5]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5] ),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_90_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_91
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [4]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4] ),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_91_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_92
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [3]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3] ),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_92_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_94
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [2]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[2]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_94_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_97
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [2]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2] ),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_97_n_5));
  FDRE \add_ln1030_3_reg_2090_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_3_fu_1177_p2[0]),
        .Q(add_ln1030_3_reg_2090[0]),
        .R(1'b0));
  FDRE \add_ln1030_3_reg_2090_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_3_fu_1177_p2[1]),
        .Q(add_ln1030_3_reg_2090[1]),
        .R(1'b0));
  FDRE \add_ln1030_3_reg_2090_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_3_fu_1177_p2[2]),
        .Q(add_ln1030_3_reg_2090[2]),
        .R(1'b0));
  FDRE \add_ln1030_3_reg_2090_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_3_fu_1177_p2[3]),
        .Q(add_ln1030_3_reg_2090[3]),
        .R(1'b0));
  FDRE \add_ln1030_3_reg_2090_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_3_fu_1177_p2[4]),
        .Q(add_ln1030_3_reg_2090[4]),
        .R(1'b0));
  FDRE \add_ln1030_3_reg_2090_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_3_fu_1177_p2[5]),
        .Q(add_ln1030_3_reg_2090[5]),
        .R(1'b0));
  FDRE \add_ln1030_3_reg_2090_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_3_fu_1177_p2[6]),
        .Q(add_ln1030_3_reg_2090[6]),
        .R(1'b0));
  FDRE \add_ln1030_3_reg_2090_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_3_fu_1177_p2[7]),
        .Q(add_ln1030_3_reg_2090[7]),
        .R(1'b0));
  FDRE \add_ln1030_3_reg_2090_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_3_fu_1177_p2[8]),
        .Q(add_ln1030_3_reg_2090[8]),
        .R(1'b0));
  FDRE \add_ln1030_3_reg_2090_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_3_fu_1177_p2[9]),
        .Q(add_ln1030_3_reg_2090[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA69A9669A69AA69A)) 
    \add_ln1030_reg_2085[7]_i_10 
       (.I0(zext_ln1030_fu_1141_p1[7]),
        .I1(ap_phi_mux_left_1_phi_fu_427_p4[7]),
        .I2(\right_1_fu_176_reg_n_5_[7] ),
        .I3(\add_ln1030_reg_2085[7]_i_31_n_5 ),
        .I4(sub_ln1025_fu_1029_p2__52[6]),
        .I5(\add_ln1030_reg_2085[7]_i_33_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_10_n_5 ));
  LUT4 #(
    .INIT(16'h6966)) 
    \add_ln1030_reg_2085[7]_i_11 
       (.I0(zext_ln1030_fu_1141_p1[6]),
        .I1(sub_ln1025_fu_1029_p2__52[6]),
        .I2(\add_ln1030_reg_2085[7]_i_33_n_5 ),
        .I3(sub_ln1025_fu_1029_p2__52[8]),
        .O(\add_ln1030_reg_2085[7]_i_11_n_5 ));
  LUT6 #(
    .INIT(64'h9669699696699669)) 
    \add_ln1030_reg_2085[7]_i_12 
       (.I0(zext_ln1030_fu_1141_p1[5]),
        .I1(ap_phi_mux_left_1_phi_fu_427_p4[5]),
        .I2(\right_1_fu_176_reg_n_5_[5] ),
        .I3(\add_ln1030_reg_2085[7]_i_35_n_5 ),
        .I4(\add_ln1030_reg_2085[7]_i_36_n_5 ),
        .I5(sub_ln1025_fu_1029_p2__52[8]),
        .O(\add_ln1030_reg_2085[7]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h9669699696699669)) 
    \add_ln1030_reg_2085[7]_i_13 
       (.I0(zext_ln1030_fu_1141_p1[4]),
        .I1(ap_phi_mux_left_1_phi_fu_427_p4[4]),
        .I2(\right_1_fu_176_reg_n_5_[4] ),
        .I3(\add_ln1030_reg_2085[7]_i_37_n_5 ),
        .I4(\add_ln1030_reg_2085[7]_i_38_n_5 ),
        .I5(sub_ln1025_fu_1029_p2__52[8]),
        .O(\add_ln1030_reg_2085[7]_i_13_n_5 ));
  LUT6 #(
    .INIT(64'h6996966996699669)) 
    \add_ln1030_reg_2085[7]_i_14 
       (.I0(zext_ln1030_fu_1141_p1[3]),
        .I1(ap_phi_mux_left_1_phi_fu_427_p4[3]),
        .I2(\right_1_fu_176_reg_n_5_[3] ),
        .I3(\add_ln1030_reg_2085[7]_i_39_n_5 ),
        .I4(\add_ln1030_reg_2085[7]_i_40_n_5 ),
        .I5(sub_ln1025_fu_1029_p2__52[8]),
        .O(\add_ln1030_reg_2085[7]_i_14_n_5 ));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    \add_ln1030_reg_2085[7]_i_15 
       (.I0(sub_ln1023_fu_949_p2__52[2]),
        .I1(\add_ln1030_reg_2085[7]_i_27_n_5 ),
        .I2(sub_ln1023_fu_949_p2__52__0),
        .I3(sub_ln1025_fu_1029_p2__52[2]),
        .I4(\add_ln1030_reg_2085[7]_i_43_n_5 ),
        .I5(sub_ln1025_fu_1029_p2__52[8]),
        .O(\add_ln1030_reg_2085[7]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'h9669969696966996)) 
    \add_ln1030_reg_2085[7]_i_16 
       (.I0(zext_ln1030_fu_1141_p1[1]),
        .I1(ap_phi_mux_left_1_phi_fu_427_p4[1]),
        .I2(\right_1_fu_176_reg_n_5_[1] ),
        .I3(\right_1_fu_176_reg_n_5_[0] ),
        .I4(ap_phi_mux_left_1_phi_fu_427_p4[0]),
        .I5(sub_ln1025_fu_1029_p2__52[8]),
        .O(\add_ln1030_reg_2085[7]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h6669696999696969)) 
    \add_ln1030_reg_2085[7]_i_17 
       (.I0(\add_ln1030_reg_2085[7]_i_29_n_5 ),
        .I1(\right_1_fu_176_reg_n_5_[0] ),
        .I2(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [0]),
        .I3(cmp161_i_reg_1993_pp0_iter1_reg),
        .I4(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I5(tmp_i1_reg_2040[0]),
        .O(\add_ln1030_reg_2085[7]_i_17_n_5 ));
  LUT6 #(
    .INIT(64'h8282822828288228)) 
    \add_ln1030_reg_2085[7]_i_18 
       (.I0(\add_ln1030_reg_2085[7]_i_21_n_5 ),
        .I1(\add_ln1030_reg_2085[7]_i_44_n_5 ),
        .I2(right_fu_172__0[5]),
        .I3(trunc_ln902_reg_2034[5]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [5]),
        .O(\add_ln1030_reg_2085[7]_i_18_n_5 ));
  LUT6 #(
    .INIT(64'hFDDD5DDD54440444)) 
    \add_ln1030_reg_2085[7]_i_19 
       (.I0(right_fu_172__0[5]),
        .I1(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [5]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(trunc_ln902_reg_2034[5]),
        .I5(\add_ln1030_reg_2085[7]_i_44_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_19_n_5 ));
  LUT6 #(
    .INIT(64'h0008F3308EE70008)) 
    \add_ln1030_reg_2085[7]_i_2 
       (.I0(\add_ln1030_reg_2085[7]_i_18_n_5 ),
        .I1(right_fu_172__0[6]),
        .I2(\zext_ln1023_reg_2063[6]_i_1_n_5 ),
        .I3(\add_ln1030_reg_2085[7]_i_19_n_5 ),
        .I4(right_fu_172__0[7]),
        .I5(\zext_ln1023_reg_2063[7]_i_1_n_5 ),
        .O(zext_ln1030_fu_1141_p1[7]));
  LUT5 #(
    .INIT(32'hDD4D4D44)) 
    \add_ln1030_reg_2085[7]_i_20 
       (.I0(right_fu_172__0[6]),
        .I1(\zext_ln1023_reg_2063[6]_i_1_n_5 ),
        .I2(right_fu_172__0[5]),
        .I3(\zext_ln1023_reg_2063[5]_i_1_n_5 ),
        .I4(\add_ln1030_reg_2085[7]_i_44_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_20_n_5 ));
  LUT6 #(
    .INIT(64'h8282822828288228)) 
    \add_ln1030_reg_2085[7]_i_21 
       (.I0(\add_ln1030_reg_2085[7]_i_23_n_5 ),
        .I1(\add_ln1030_reg_2085[7]_i_45_n_5 ),
        .I2(right_fu_172__0[4]),
        .I3(trunc_ln902_reg_2034[4]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [4]),
        .O(\add_ln1030_reg_2085[7]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'h15D5EA2AEA2A15D5)) 
    \add_ln1030_reg_2085[7]_i_22 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [5]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[5]),
        .I4(right_fu_172__0[5]),
        .I5(\add_ln1030_reg_2085[7]_i_44_n_5 ),
        .O(sub_ln1023_fu_949_p2__52[5]));
  LUT6 #(
    .INIT(64'h4141411414144114)) 
    \add_ln1030_reg_2085[7]_i_23 
       (.I0(\add_ln1030_reg_2085[7]_i_25_n_5 ),
        .I1(\add_ln1030_reg_2085[7]_i_46_n_5 ),
        .I2(right_fu_172__0[3]),
        .I3(trunc_ln902_reg_2034[3]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [3]),
        .O(\add_ln1030_reg_2085[7]_i_23_n_5 ));
  LUT6 #(
    .INIT(64'h15D5EA2AEA2A15D5)) 
    \add_ln1030_reg_2085[7]_i_24 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [4]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[4]),
        .I4(right_fu_172__0[4]),
        .I5(\add_ln1030_reg_2085[7]_i_45_n_5 ),
        .O(sub_ln1023_fu_949_p2__52[4]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \add_ln1030_reg_2085[7]_i_25 
       (.I0(\zext_ln1023_reg_2063[1]_i_1_n_5 ),
        .I1(right_fu_172__0[1]),
        .I2(\zext_ln1023_reg_2063[0]_i_1_n_5 ),
        .I3(right_fu_172__0[0]),
        .I4(right_fu_172__0[2]),
        .I5(\zext_ln1023_reg_2063[2]_i_1_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_25_n_5 ));
  LUT6 #(
    .INIT(64'h15D5EA2AEA2A15D5)) 
    \add_ln1030_reg_2085[7]_i_26 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [3]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[3]),
        .I4(right_fu_172__0[3]),
        .I5(\add_ln1030_reg_2085[7]_i_46_n_5 ),
        .O(sub_ln1023_fu_949_p2__52[3]));
  LUT6 #(
    .INIT(64'h6FF66F6F6FF6F6F6)) 
    \add_ln1030_reg_2085[7]_i_27 
       (.I0(right_fu_172__0[1]),
        .I1(\zext_ln1023_reg_2063[1]_i_1_n_5 ),
        .I2(right_fu_172__0[0]),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [0]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(trunc_ln902_reg_2034[0]),
        .O(\add_ln1030_reg_2085[7]_i_27_n_5 ));
  LUT6 #(
    .INIT(64'h15D5EA2AEA2A15D5)) 
    \add_ln1030_reg_2085[7]_i_28 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [2]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[2]),
        .I4(right_fu_172__0[2]),
        .I5(\add_ln1030_reg_2085[7]_i_47_n_5 ),
        .O(sub_ln1023_fu_949_p2__52[2]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'hBF80407F)) 
    \add_ln1030_reg_2085[7]_i_29 
       (.I0(trunc_ln902_reg_2034[0]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [0]),
        .I4(right_fu_172__0[0]),
        .O(\add_ln1030_reg_2085[7]_i_29_n_5 ));
  LUT6 #(
    .INIT(64'h02F4FD02F40B02F4)) 
    \add_ln1030_reg_2085[7]_i_3 
       (.I0(right_fu_172__0[7]),
        .I1(\zext_ln1023_reg_2063[7]_i_1_n_5 ),
        .I2(\add_ln1030_reg_2085[7]_i_18_n_5 ),
        .I3(\add_ln1030_reg_2085[7]_i_19_n_5 ),
        .I4(right_fu_172__0[6]),
        .I5(\zext_ln1023_reg_2063[6]_i_1_n_5 ),
        .O(zext_ln1030_fu_1141_p1[6]));
  LUT6 #(
    .INIT(64'h6696666666969696)) 
    \add_ln1030_reg_2085[7]_i_30 
       (.I0(\zext_ln1023_reg_2063[1]_i_1_n_5 ),
        .I1(right_fu_172__0[1]),
        .I2(right_fu_172__0[0]),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [0]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(trunc_ln902_reg_2034[0]),
        .O(sub_ln1023_fu_949_p2__52[1]));
  LUT5 #(
    .INIT(32'hDD4D4D44)) 
    \add_ln1030_reg_2085[7]_i_31 
       (.I0(\right_1_fu_176_reg_n_5_[6] ),
        .I1(ap_phi_mux_left_1_phi_fu_427_p4[6]),
        .I2(\right_1_fu_176_reg_n_5_[5] ),
        .I3(ap_phi_mux_left_1_phi_fu_427_p4[5]),
        .I4(\add_ln1030_reg_2085[7]_i_35_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_31_n_5 ));
  LUT6 #(
    .INIT(64'h15D5EA2AEA2A15D5)) 
    \add_ln1030_reg_2085[7]_i_32 
       (.I0(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [6]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[6]),
        .I4(\right_1_fu_176_reg_n_5_[6] ),
        .I5(\add_ln1030_reg_2085[7]_i_48_n_5 ),
        .O(sub_ln1025_fu_1029_p2__52[6]));
  LUT6 #(
    .INIT(64'h8282822828288228)) 
    \add_ln1030_reg_2085[7]_i_33 
       (.I0(\add_ln1030_reg_2085[7]_i_36_n_5 ),
        .I1(\add_ln1030_reg_2085[7]_i_35_n_5 ),
        .I2(\right_1_fu_176_reg_n_5_[5] ),
        .I3(tmp_i1_reg_2040[5]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [5]),
        .O(\add_ln1030_reg_2085[7]_i_33_n_5 ));
  LUT6 #(
    .INIT(64'h0222A222ABBBFBBB)) 
    \add_ln1030_reg_2085[7]_i_34 
       (.I0(\right_1_fu_176_reg_n_5_[7] ),
        .I1(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [7]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(tmp_i1_reg_2040[7]),
        .I5(\add_ln1030_reg_2085[7]_i_31_n_5 ),
        .O(sub_ln1025_fu_1029_p2__52[8]));
  LUT6 #(
    .INIT(64'hFDDD5DDD54440444)) 
    \add_ln1030_reg_2085[7]_i_35 
       (.I0(\right_1_fu_176_reg_n_5_[4] ),
        .I1(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [4]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(tmp_i1_reg_2040[4]),
        .I5(\add_ln1030_reg_2085[7]_i_37_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_35_n_5 ));
  LUT6 #(
    .INIT(64'h8282822828288228)) 
    \add_ln1030_reg_2085[7]_i_36 
       (.I0(\add_ln1030_reg_2085[7]_i_38_n_5 ),
        .I1(\add_ln1030_reg_2085[7]_i_37_n_5 ),
        .I2(\right_1_fu_176_reg_n_5_[4] ),
        .I3(tmp_i1_reg_2040[4]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [4]),
        .O(\add_ln1030_reg_2085[7]_i_36_n_5 ));
  LUT6 #(
    .INIT(64'hFDDD5DDD54440444)) 
    \add_ln1030_reg_2085[7]_i_37 
       (.I0(\right_1_fu_176_reg_n_5_[3] ),
        .I1(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [3]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(tmp_i1_reg_2040[3]),
        .I5(\add_ln1030_reg_2085[7]_i_39_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_37_n_5 ));
  LUT6 #(
    .INIT(64'h4141411414144114)) 
    \add_ln1030_reg_2085[7]_i_38 
       (.I0(\add_ln1030_reg_2085[7]_i_40_n_5 ),
        .I1(\add_ln1030_reg_2085[7]_i_39_n_5 ),
        .I2(\right_1_fu_176_reg_n_5_[3] ),
        .I3(tmp_i1_reg_2040[3]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [3]),
        .O(\add_ln1030_reg_2085[7]_i_38_n_5 ));
  LUT6 #(
    .INIT(64'hFDDD5DDD54440444)) 
    \add_ln1030_reg_2085[7]_i_39 
       (.I0(\right_1_fu_176_reg_n_5_[2] ),
        .I1(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [2]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(tmp_i1_reg_2040[2]),
        .I5(\add_ln1030_reg_2085[7]_i_49_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_39_n_5 ));
  LUT5 #(
    .INIT(32'hFFD4002B)) 
    \add_ln1030_reg_2085[7]_i_4 
       (.I0(right_fu_172__0[7]),
        .I1(\zext_ln1023_reg_2063[7]_i_1_n_5 ),
        .I2(\add_ln1030_reg_2085[7]_i_20_n_5 ),
        .I3(\add_ln1030_reg_2085[7]_i_21_n_5 ),
        .I4(sub_ln1023_fu_949_p2__52[5]),
        .O(zext_ln1030_fu_1141_p1[5]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \add_ln1030_reg_2085[7]_i_40 
       (.I0(ap_phi_mux_left_1_phi_fu_427_p4[1]),
        .I1(\right_1_fu_176_reg_n_5_[1] ),
        .I2(ap_phi_mux_left_1_phi_fu_427_p4[0]),
        .I3(\right_1_fu_176_reg_n_5_[0] ),
        .I4(\right_1_fu_176_reg_n_5_[2] ),
        .I5(ap_phi_mux_left_1_phi_fu_427_p4[2]),
        .O(\add_ln1030_reg_2085[7]_i_40_n_5 ));
  LUT6 #(
    .INIT(64'h0222A222ABBBFBBB)) 
    \add_ln1030_reg_2085[7]_i_41 
       (.I0(right_fu_172__0[7]),
        .I1(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [7]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(trunc_ln902_reg_2034[7]),
        .I5(\add_ln1030_reg_2085[7]_i_20_n_5 ),
        .O(sub_ln1023_fu_949_p2__52__0));
  LUT6 #(
    .INIT(64'h15D5EA2AEA2A15D5)) 
    \add_ln1030_reg_2085[7]_i_42 
       (.I0(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [2]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[2]),
        .I4(\right_1_fu_176_reg_n_5_[2] ),
        .I5(\add_ln1030_reg_2085[7]_i_49_n_5 ),
        .O(sub_ln1025_fu_1029_p2__52[2]));
  LUT6 #(
    .INIT(64'h6FF66F6F6FF6F6F6)) 
    \add_ln1030_reg_2085[7]_i_43 
       (.I0(\right_1_fu_176_reg_n_5_[1] ),
        .I1(ap_phi_mux_left_1_phi_fu_427_p4[1]),
        .I2(\right_1_fu_176_reg_n_5_[0] ),
        .I3(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [0]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(tmp_i1_reg_2040[0]),
        .O(\add_ln1030_reg_2085[7]_i_43_n_5 ));
  LUT6 #(
    .INIT(64'hFDDD5DDD54440444)) 
    \add_ln1030_reg_2085[7]_i_44 
       (.I0(right_fu_172__0[4]),
        .I1(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [4]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(trunc_ln902_reg_2034[4]),
        .I5(\add_ln1030_reg_2085[7]_i_45_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_44_n_5 ));
  LUT6 #(
    .INIT(64'hFDDD5DDD54440444)) 
    \add_ln1030_reg_2085[7]_i_45 
       (.I0(right_fu_172__0[3]),
        .I1(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [3]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(trunc_ln902_reg_2034[3]),
        .I5(\add_ln1030_reg_2085[7]_i_46_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_45_n_5 ));
  LUT6 #(
    .INIT(64'hFDDD5DDD54440444)) 
    \add_ln1030_reg_2085[7]_i_46 
       (.I0(right_fu_172__0[2]),
        .I1(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [2]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(trunc_ln902_reg_2034[2]),
        .I5(\add_ln1030_reg_2085[7]_i_47_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_46_n_5 ));
  LUT6 #(
    .INIT(64'hBBB222B2BBBBBBBB)) 
    \add_ln1030_reg_2085[7]_i_47 
       (.I0(\zext_ln1023_reg_2063[1]_i_1_n_5 ),
        .I1(right_fu_172__0[1]),
        .I2(trunc_ln902_reg_2034[0]),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I4(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [0]),
        .I5(right_fu_172__0[0]),
        .O(\add_ln1030_reg_2085[7]_i_47_n_5 ));
  LUT6 #(
    .INIT(64'hFDDD5DDD54440444)) 
    \add_ln1030_reg_2085[7]_i_48 
       (.I0(\right_1_fu_176_reg_n_5_[5] ),
        .I1(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [5]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(tmp_i1_reg_2040[5]),
        .I5(\add_ln1030_reg_2085[7]_i_35_n_5 ),
        .O(\add_ln1030_reg_2085[7]_i_48_n_5 ));
  LUT6 #(
    .INIT(64'hBBB222B2BBBBBBBB)) 
    \add_ln1030_reg_2085[7]_i_49 
       (.I0(ap_phi_mux_left_1_phi_fu_427_p4[1]),
        .I1(\right_1_fu_176_reg_n_5_[1] ),
        .I2(tmp_i1_reg_2040[0]),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I4(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [0]),
        .I5(\right_1_fu_176_reg_n_5_[0] ),
        .O(\add_ln1030_reg_2085[7]_i_49_n_5 ));
  LUT5 #(
    .INIT(32'hFFD4002B)) 
    \add_ln1030_reg_2085[7]_i_5 
       (.I0(right_fu_172__0[7]),
        .I1(\zext_ln1023_reg_2063[7]_i_1_n_5 ),
        .I2(\add_ln1030_reg_2085[7]_i_20_n_5 ),
        .I3(\add_ln1030_reg_2085[7]_i_23_n_5 ),
        .I4(sub_ln1023_fu_949_p2__52[4]),
        .O(zext_ln1030_fu_1141_p1[4]));
  LUT5 #(
    .INIT(32'hD4FF2B00)) 
    \add_ln1030_reg_2085[7]_i_6 
       (.I0(right_fu_172__0[7]),
        .I1(\zext_ln1023_reg_2063[7]_i_1_n_5 ),
        .I2(\add_ln1030_reg_2085[7]_i_20_n_5 ),
        .I3(\add_ln1030_reg_2085[7]_i_25_n_5 ),
        .I4(sub_ln1023_fu_949_p2__52[3]),
        .O(zext_ln1030_fu_1141_p1[3]));
  LUT5 #(
    .INIT(32'hD4FF2B00)) 
    \add_ln1030_reg_2085[7]_i_7 
       (.I0(right_fu_172__0[7]),
        .I1(\zext_ln1023_reg_2063[7]_i_1_n_5 ),
        .I2(\add_ln1030_reg_2085[7]_i_20_n_5 ),
        .I3(\add_ln1030_reg_2085[7]_i_27_n_5 ),
        .I4(sub_ln1023_fu_949_p2__52[2]),
        .O(zext_ln1030_fu_1141_p1[2]));
  LUT5 #(
    .INIT(32'hFFD4002B)) 
    \add_ln1030_reg_2085[7]_i_8 
       (.I0(right_fu_172__0[7]),
        .I1(\zext_ln1023_reg_2063[7]_i_1_n_5 ),
        .I2(\add_ln1030_reg_2085[7]_i_20_n_5 ),
        .I3(\add_ln1030_reg_2085[7]_i_29_n_5 ),
        .I4(sub_ln1023_fu_949_p2__52[1]),
        .O(zext_ln1030_fu_1141_p1[1]));
  LUT5 #(
    .INIT(32'h5666A666)) 
    \add_ln1030_reg_2085[7]_i_9 
       (.I0(right_fu_172__0[0]),
        .I1(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [0]),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(trunc_ln902_reg_2034[0]),
        .O(sub_ln1023_fu_949_p2));
  FDRE \add_ln1030_reg_2085_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1149_p2[0]),
        .Q(add_ln1030_reg_2085[0]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2085_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1149_p2[1]),
        .Q(add_ln1030_reg_2085[1]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2085_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1149_p2[2]),
        .Q(add_ln1030_reg_2085[2]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2085_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1149_p2[3]),
        .Q(add_ln1030_reg_2085[3]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2085_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1149_p2[4]),
        .Q(add_ln1030_reg_2085[4]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2085_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1149_p2[5]),
        .Q(add_ln1030_reg_2085[5]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2085_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1149_p2[6]),
        .Q(add_ln1030_reg_2085[6]),
        .R(1'b0));
  FDRE \add_ln1030_reg_2085_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1149_p2[7]),
        .Q(add_ln1030_reg_2085[7]),
        .R(1'b0));
  CARRY8 \add_ln1030_reg_2085_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln1030_reg_2085_reg[7]_i_1_n_5 ,\add_ln1030_reg_2085_reg[7]_i_1_n_6 ,\add_ln1030_reg_2085_reg[7]_i_1_n_7 ,\add_ln1030_reg_2085_reg[7]_i_1_n_8 ,\add_ln1030_reg_2085_reg[7]_i_1_n_9 ,\add_ln1030_reg_2085_reg[7]_i_1_n_10 ,\add_ln1030_reg_2085_reg[7]_i_1_n_11 ,\add_ln1030_reg_2085_reg[7]_i_1_n_12 }),
        .DI({zext_ln1030_fu_1141_p1,sub_ln1023_fu_949_p2}),
        .O(add_ln1030_fu_1149_p2[7:0]),
        .S({\add_ln1030_reg_2085[7]_i_10_n_5 ,\add_ln1030_reg_2085[7]_i_11_n_5 ,\add_ln1030_reg_2085[7]_i_12_n_5 ,\add_ln1030_reg_2085[7]_i_13_n_5 ,\add_ln1030_reg_2085[7]_i_14_n_5 ,\add_ln1030_reg_2085[7]_i_15_n_5 ,\add_ln1030_reg_2085[7]_i_16_n_5 ,\add_ln1030_reg_2085[7]_i_17_n_5 }));
  FDRE \add_ln1030_reg_2085_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1030_fu_1149_p2[8]),
        .Q(add_ln1030_reg_2085[8]),
        .R(1'b0));
  CARRY8 \add_ln1030_reg_2085_reg[8]_i_1 
       (.CI(\add_ln1030_reg_2085_reg[7]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln1030_reg_2085_reg[8]_i_1_CO_UNCONNECTED [7:1],add_ln1030_fu_1149_p2[8]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln1030_reg_2085_reg[8]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 add_ln1033_fu_1455_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1033_fu_1455_p2_carry_n_5,add_ln1033_fu_1455_p2_carry_n_6,add_ln1033_fu_1455_p2_carry_n_7,add_ln1033_fu_1455_p2_carry_n_8,add_ln1033_fu_1455_p2_carry_n_9,add_ln1033_fu_1455_p2_carry_n_10,add_ln1033_fu_1455_p2_carry_n_11,add_ln1033_fu_1455_p2_carry_n_12}),
        .DI(sub_ln1033_fu_1439_p23_out),
        .O(add_ln1033_fu_1455_p2[7:0]),
        .S({add_ln1033_fu_1455_p2_carry_i_2_n_5,add_ln1033_fu_1455_p2_carry_i_3_n_5,add_ln1033_fu_1455_p2_carry_i_4_n_5,add_ln1033_fu_1455_p2_carry_i_5_n_5,add_ln1033_fu_1455_p2_carry_i_6_n_5,add_ln1033_fu_1455_p2_carry_i_7_n_5,add_ln1033_fu_1455_p2_carry_i_8_n_5,add_ln1033_fu_1455_p2_carry_i_9_n_5}));
  CARRY8 add_ln1033_fu_1455_p2_carry__0
       (.CI(add_ln1033_fu_1455_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1033_fu_1455_p2_carry__0_CO_UNCONNECTED[7:2],add_ln1033_fu_1455_p2_carry__0_n_11,NLW_add_ln1033_fu_1455_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1033_fu_1455_p2_carry__0_i_1_n_12}),
        .O({NLW_add_ln1033_fu_1455_p2_carry__0_O_UNCONNECTED[7:1],add_ln1033_fu_1455_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1033_fu_1455_p2_carry__0_i_2_n_5}));
  CARRY8 add_ln1033_fu_1455_p2_carry__0_i_1
       (.CI(add_ln1033_fu_1455_p2_carry_i_1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1033_fu_1455_p2_carry__0_i_1_CO_UNCONNECTED[7:1],add_ln1033_fu_1455_p2_carry__0_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_add_ln1033_fu_1455_p2_carry__0_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1455_p2_carry__0_i_2
       (.I0(add_ln1033_fu_1455_p2_carry__0_i_1_n_12),
        .I1(add_ln1033_fu_1455_p2_carry__0_i_3_n_12),
        .O(add_ln1033_fu_1455_p2_carry__0_i_2_n_5));
  CARRY8 add_ln1033_fu_1455_p2_carry__0_i_3
       (.CI(add_ln1033_fu_1455_p2_carry_i_18_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1033_fu_1455_p2_carry__0_i_3_CO_UNCONNECTED[7:1],add_ln1033_fu_1455_p2_carry__0_i_3_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_add_ln1033_fu_1455_p2_carry__0_i_3_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 add_ln1033_fu_1455_p2_carry_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1033_fu_1455_p2_carry_i_1_n_5,add_ln1033_fu_1455_p2_carry_i_1_n_6,add_ln1033_fu_1455_p2_carry_i_1_n_7,add_ln1033_fu_1455_p2_carry_i_1_n_8,add_ln1033_fu_1455_p2_carry_i_1_n_9,add_ln1033_fu_1455_p2_carry_i_1_n_10,add_ln1033_fu_1455_p2_carry_i_1_n_11,add_ln1033_fu_1455_p2_carry_i_1_n_12}),
        .DI(zext_ln1025_reg_2073_reg),
        .O(sub_ln1033_fu_1439_p23_out),
        .S({add_ln1033_fu_1455_p2_carry_i_10_n_5,add_ln1033_fu_1455_p2_carry_i_11_n_5,add_ln1033_fu_1455_p2_carry_i_12_n_5,add_ln1033_fu_1455_p2_carry_i_13_n_5,add_ln1033_fu_1455_p2_carry_i_14_n_5,add_ln1033_fu_1455_p2_carry_i_15_n_5,add_ln1033_fu_1455_p2_carry_i_16_n_5,add_ln1033_fu_1455_p2_carry_i_17_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_10
       (.I0(zext_ln1025_reg_2073_reg[7]),
        .I1(\zext_ln1023_reg_2063_reg_n_5_[7] ),
        .O(add_ln1033_fu_1455_p2_carry_i_10_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_11
       (.I0(zext_ln1025_reg_2073_reg[6]),
        .I1(\zext_ln1023_reg_2063_reg_n_5_[6] ),
        .O(add_ln1033_fu_1455_p2_carry_i_11_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_12
       (.I0(zext_ln1025_reg_2073_reg[5]),
        .I1(\zext_ln1023_reg_2063_reg_n_5_[5] ),
        .O(add_ln1033_fu_1455_p2_carry_i_12_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_13
       (.I0(zext_ln1025_reg_2073_reg[4]),
        .I1(\zext_ln1023_reg_2063_reg_n_5_[4] ),
        .O(add_ln1033_fu_1455_p2_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_14
       (.I0(zext_ln1025_reg_2073_reg[3]),
        .I1(\zext_ln1023_reg_2063_reg_n_5_[3] ),
        .O(add_ln1033_fu_1455_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_15
       (.I0(zext_ln1025_reg_2073_reg[2]),
        .I1(\zext_ln1023_reg_2063_reg_n_5_[2] ),
        .O(add_ln1033_fu_1455_p2_carry_i_15_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_16
       (.I0(zext_ln1025_reg_2073_reg[1]),
        .I1(\zext_ln1023_reg_2063_reg_n_5_[1] ),
        .O(add_ln1033_fu_1455_p2_carry_i_16_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_17
       (.I0(zext_ln1025_reg_2073_reg[0]),
        .I1(\zext_ln1023_reg_2063_reg_n_5_[0] ),
        .O(add_ln1033_fu_1455_p2_carry_i_17_n_5));
  CARRY8 add_ln1033_fu_1455_p2_carry_i_18
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1033_fu_1455_p2_carry_i_18_n_5,add_ln1033_fu_1455_p2_carry_i_18_n_6,add_ln1033_fu_1455_p2_carry_i_18_n_7,add_ln1033_fu_1455_p2_carry_i_18_n_8,add_ln1033_fu_1455_p2_carry_i_18_n_9,add_ln1033_fu_1455_p2_carry_i_18_n_10,add_ln1033_fu_1455_p2_carry_i_18_n_11,add_ln1033_fu_1455_p2_carry_i_18_n_12}),
        .DI(zext_ln1025_1_reg_2079),
        .O(sub_ln1033_1_fu_1443_p22_out),
        .S({add_ln1033_fu_1455_p2_carry_i_19_n_5,add_ln1033_fu_1455_p2_carry_i_20_n_5,add_ln1033_fu_1455_p2_carry_i_21_n_5,add_ln1033_fu_1455_p2_carry_i_22_n_5,add_ln1033_fu_1455_p2_carry_i_23_n_5,add_ln1033_fu_1455_p2_carry_i_24_n_5,add_ln1033_fu_1455_p2_carry_i_25_n_5,add_ln1033_fu_1455_p2_carry_i_26_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_19
       (.I0(zext_ln1025_1_reg_2079[7]),
        .I1(zext_ln1023_1_reg_2068_reg[7]),
        .O(add_ln1033_fu_1455_p2_carry_i_19_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1455_p2_carry_i_2
       (.I0(sub_ln1033_fu_1439_p23_out[7]),
        .I1(sub_ln1033_1_fu_1443_p22_out[7]),
        .O(add_ln1033_fu_1455_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_20
       (.I0(zext_ln1025_1_reg_2079[6]),
        .I1(zext_ln1023_1_reg_2068_reg[6]),
        .O(add_ln1033_fu_1455_p2_carry_i_20_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_21
       (.I0(zext_ln1025_1_reg_2079[5]),
        .I1(zext_ln1023_1_reg_2068_reg[5]),
        .O(add_ln1033_fu_1455_p2_carry_i_21_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_22
       (.I0(zext_ln1025_1_reg_2079[4]),
        .I1(zext_ln1023_1_reg_2068_reg[4]),
        .O(add_ln1033_fu_1455_p2_carry_i_22_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_23
       (.I0(zext_ln1025_1_reg_2079[3]),
        .I1(zext_ln1023_1_reg_2068_reg[3]),
        .O(add_ln1033_fu_1455_p2_carry_i_23_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_24
       (.I0(zext_ln1025_1_reg_2079[2]),
        .I1(zext_ln1023_1_reg_2068_reg[2]),
        .O(add_ln1033_fu_1455_p2_carry_i_24_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_25
       (.I0(zext_ln1025_1_reg_2079[1]),
        .I1(zext_ln1023_1_reg_2068_reg[1]),
        .O(add_ln1033_fu_1455_p2_carry_i_25_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1033_fu_1455_p2_carry_i_26
       (.I0(zext_ln1025_1_reg_2079[0]),
        .I1(zext_ln1023_1_reg_2068_reg[0]),
        .O(add_ln1033_fu_1455_p2_carry_i_26_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1455_p2_carry_i_3
       (.I0(sub_ln1033_fu_1439_p23_out[6]),
        .I1(sub_ln1033_1_fu_1443_p22_out[6]),
        .O(add_ln1033_fu_1455_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1455_p2_carry_i_4
       (.I0(sub_ln1033_fu_1439_p23_out[5]),
        .I1(sub_ln1033_1_fu_1443_p22_out[5]),
        .O(add_ln1033_fu_1455_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1455_p2_carry_i_5
       (.I0(sub_ln1033_fu_1439_p23_out[4]),
        .I1(sub_ln1033_1_fu_1443_p22_out[4]),
        .O(add_ln1033_fu_1455_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1455_p2_carry_i_6
       (.I0(sub_ln1033_fu_1439_p23_out[3]),
        .I1(sub_ln1033_1_fu_1443_p22_out[3]),
        .O(add_ln1033_fu_1455_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1455_p2_carry_i_7
       (.I0(sub_ln1033_fu_1439_p23_out[2]),
        .I1(sub_ln1033_1_fu_1443_p22_out[2]),
        .O(add_ln1033_fu_1455_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1455_p2_carry_i_8
       (.I0(sub_ln1033_fu_1439_p23_out[1]),
        .I1(sub_ln1033_1_fu_1443_p22_out[1]),
        .O(add_ln1033_fu_1455_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1033_fu_1455_p2_carry_i_9
       (.I0(sub_ln1033_fu_1439_p23_out[0]),
        .I1(sub_ln1033_1_fu_1443_p22_out[0]),
        .O(add_ln1033_fu_1455_p2_carry_i_9_n_5));
  CARRY8 add_ln1034_fu_1547_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1034_fu_1547_p2_carry_n_5,add_ln1034_fu_1547_p2_carry_n_6,add_ln1034_fu_1547_p2_carry_n_7,add_ln1034_fu_1547_p2_carry_n_8,add_ln1034_fu_1547_p2_carry_n_9,add_ln1034_fu_1547_p2_carry_n_10,add_ln1034_fu_1547_p2_carry_n_11,add_ln1034_fu_1547_p2_carry_n_12}),
        .DI(sub_ln1034_fu_1529_p21_out),
        .O(add_ln1034_fu_1547_p2[7:0]),
        .S({add_ln1034_fu_1547_p2_carry_i_2_n_5,add_ln1034_fu_1547_p2_carry_i_3_n_5,add_ln1034_fu_1547_p2_carry_i_4_n_5,add_ln1034_fu_1547_p2_carry_i_5_n_5,add_ln1034_fu_1547_p2_carry_i_6_n_5,add_ln1034_fu_1547_p2_carry_i_7_n_5,add_ln1034_fu_1547_p2_carry_i_8_n_5,add_ln1034_fu_1547_p2_carry_i_9_n_5}));
  CARRY8 add_ln1034_fu_1547_p2_carry__0
       (.CI(add_ln1034_fu_1547_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1034_fu_1547_p2_carry__0_CO_UNCONNECTED[7:2],add_ln1034_fu_1547_p2_carry__0_n_11,NLW_add_ln1034_fu_1547_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln1034_fu_1547_p2_carry__0_i_1_n_12}),
        .O({NLW_add_ln1034_fu_1547_p2_carry__0_O_UNCONNECTED[7:1],add_ln1034_fu_1547_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1034_fu_1547_p2_carry__0_i_2_n_5}));
  CARRY8 add_ln1034_fu_1547_p2_carry__0_i_1
       (.CI(add_ln1034_fu_1547_p2_carry_i_1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1034_fu_1547_p2_carry__0_i_1_CO_UNCONNECTED[7:1],add_ln1034_fu_1547_p2_carry__0_i_1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_add_ln1034_fu_1547_p2_carry__0_i_1_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1547_p2_carry__0_i_2
       (.I0(add_ln1034_fu_1547_p2_carry__0_i_1_n_12),
        .I1(add_ln1034_fu_1547_p2_carry__0_i_3_n_12),
        .O(add_ln1034_fu_1547_p2_carry__0_i_2_n_5));
  CARRY8 add_ln1034_fu_1547_p2_carry__0_i_3
       (.CI(add_ln1034_fu_1547_p2_carry_i_18_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1034_fu_1547_p2_carry__0_i_3_CO_UNCONNECTED[7:1],add_ln1034_fu_1547_p2_carry__0_i_3_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_add_ln1034_fu_1547_p2_carry__0_i_3_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 add_ln1034_fu_1547_p2_carry_i_1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1034_fu_1547_p2_carry_i_1_n_5,add_ln1034_fu_1547_p2_carry_i_1_n_6,add_ln1034_fu_1547_p2_carry_i_1_n_7,add_ln1034_fu_1547_p2_carry_i_1_n_8,add_ln1034_fu_1547_p2_carry_i_1_n_9,add_ln1034_fu_1547_p2_carry_i_1_n_10,add_ln1034_fu_1547_p2_carry_i_1_n_11,add_ln1034_fu_1547_p2_carry_i_1_n_12}),
        .DI(zext_ln1025_reg_2073_reg),
        .O(sub_ln1034_fu_1529_p21_out),
        .S({add_ln1034_fu_1547_p2_carry_i_10_n_5,add_ln1034_fu_1547_p2_carry_i_11_n_5,add_ln1034_fu_1547_p2_carry_i_12_n_5,add_ln1034_fu_1547_p2_carry_i_13_n_5,add_ln1034_fu_1547_p2_carry_i_14_n_5,add_ln1034_fu_1547_p2_carry_i_15_n_5,add_ln1034_fu_1547_p2_carry_i_16_n_5,add_ln1034_fu_1547_p2_carry_i_17_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_10
       (.I0(zext_ln1025_reg_2073_reg[7]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[7]),
        .O(add_ln1034_fu_1547_p2_carry_i_10_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_11
       (.I0(zext_ln1025_reg_2073_reg[6]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[6]),
        .O(add_ln1034_fu_1547_p2_carry_i_11_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_12
       (.I0(zext_ln1025_reg_2073_reg[5]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[5]),
        .O(add_ln1034_fu_1547_p2_carry_i_12_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_13
       (.I0(zext_ln1025_reg_2073_reg[4]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[4]),
        .O(add_ln1034_fu_1547_p2_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_14
       (.I0(zext_ln1025_reg_2073_reg[3]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[3]),
        .O(add_ln1034_fu_1547_p2_carry_i_14_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_15
       (.I0(zext_ln1025_reg_2073_reg[2]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[2]),
        .O(add_ln1034_fu_1547_p2_carry_i_15_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_16
       (.I0(zext_ln1025_reg_2073_reg[1]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[1]),
        .O(add_ln1034_fu_1547_p2_carry_i_16_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_17
       (.I0(zext_ln1025_reg_2073_reg[0]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[0]),
        .O(add_ln1034_fu_1547_p2_carry_i_17_n_5));
  CARRY8 add_ln1034_fu_1547_p2_carry_i_18
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({add_ln1034_fu_1547_p2_carry_i_18_n_5,add_ln1034_fu_1547_p2_carry_i_18_n_6,add_ln1034_fu_1547_p2_carry_i_18_n_7,add_ln1034_fu_1547_p2_carry_i_18_n_8,add_ln1034_fu_1547_p2_carry_i_18_n_9,add_ln1034_fu_1547_p2_carry_i_18_n_10,add_ln1034_fu_1547_p2_carry_i_18_n_11,add_ln1034_fu_1547_p2_carry_i_18_n_12}),
        .DI(zext_ln1025_1_reg_2079),
        .O(sub_ln1034_1_fu_1534_p20_out),
        .S({add_ln1034_fu_1547_p2_carry_i_19_n_5,add_ln1034_fu_1547_p2_carry_i_20_n_5,add_ln1034_fu_1547_p2_carry_i_21_n_5,add_ln1034_fu_1547_p2_carry_i_22_n_5,add_ln1034_fu_1547_p2_carry_i_23_n_5,add_ln1034_fu_1547_p2_carry_i_24_n_5,add_ln1034_fu_1547_p2_carry_i_25_n_5,add_ln1034_fu_1547_p2_carry_i_26_n_5}));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_19
       (.I0(zext_ln1025_1_reg_2079[7]),
        .I1(\right_2_fu_180_reg[7]_0 [7]),
        .O(add_ln1034_fu_1547_p2_carry_i_19_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1547_p2_carry_i_2
       (.I0(sub_ln1034_fu_1529_p21_out[7]),
        .I1(sub_ln1034_1_fu_1534_p20_out[7]),
        .O(add_ln1034_fu_1547_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_20
       (.I0(zext_ln1025_1_reg_2079[6]),
        .I1(\right_2_fu_180_reg[7]_0 [6]),
        .O(add_ln1034_fu_1547_p2_carry_i_20_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_21
       (.I0(zext_ln1025_1_reg_2079[5]),
        .I1(\right_2_fu_180_reg[7]_0 [5]),
        .O(add_ln1034_fu_1547_p2_carry_i_21_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_22
       (.I0(zext_ln1025_1_reg_2079[4]),
        .I1(\right_2_fu_180_reg[7]_0 [4]),
        .O(add_ln1034_fu_1547_p2_carry_i_22_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_23
       (.I0(zext_ln1025_1_reg_2079[3]),
        .I1(\right_2_fu_180_reg[7]_0 [3]),
        .O(add_ln1034_fu_1547_p2_carry_i_23_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_24
       (.I0(zext_ln1025_1_reg_2079[2]),
        .I1(\right_2_fu_180_reg[7]_0 [2]),
        .O(add_ln1034_fu_1547_p2_carry_i_24_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_25
       (.I0(zext_ln1025_1_reg_2079[1]),
        .I1(\right_2_fu_180_reg[7]_0 [1]),
        .O(add_ln1034_fu_1547_p2_carry_i_25_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    add_ln1034_fu_1547_p2_carry_i_26
       (.I0(zext_ln1025_1_reg_2079[0]),
        .I1(\right_2_fu_180_reg[7]_0 [0]),
        .O(add_ln1034_fu_1547_p2_carry_i_26_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1547_p2_carry_i_3
       (.I0(sub_ln1034_fu_1529_p21_out[6]),
        .I1(sub_ln1034_1_fu_1534_p20_out[6]),
        .O(add_ln1034_fu_1547_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1547_p2_carry_i_4
       (.I0(sub_ln1034_fu_1529_p21_out[5]),
        .I1(sub_ln1034_1_fu_1534_p20_out[5]),
        .O(add_ln1034_fu_1547_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1547_p2_carry_i_5
       (.I0(sub_ln1034_fu_1529_p21_out[4]),
        .I1(sub_ln1034_1_fu_1534_p20_out[4]),
        .O(add_ln1034_fu_1547_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1547_p2_carry_i_6
       (.I0(sub_ln1034_fu_1529_p21_out[3]),
        .I1(sub_ln1034_1_fu_1534_p20_out[3]),
        .O(add_ln1034_fu_1547_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1547_p2_carry_i_7
       (.I0(sub_ln1034_fu_1529_p21_out[2]),
        .I1(sub_ln1034_1_fu_1534_p20_out[2]),
        .O(add_ln1034_fu_1547_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1547_p2_carry_i_8
       (.I0(sub_ln1034_fu_1529_p21_out[1]),
        .I1(sub_ln1034_1_fu_1534_p20_out[1]),
        .O(add_ln1034_fu_1547_p2_carry_i_8_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1034_fu_1547_p2_carry_i_9
       (.I0(sub_ln1034_fu_1529_p21_out[0]),
        .I1(sub_ln1034_1_fu_1534_p20_out[0]),
        .O(add_ln1034_fu_1547_p2_carry_i_9_n_5));
  CARRY8 add_ln1039_fu_1203_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1039_fu_1203_p2_carry_n_5,add_ln1039_fu_1203_p2_carry_n_6,add_ln1039_fu_1203_p2_carry_n_7,add_ln1039_fu_1203_p2_carry_n_8,add_ln1039_fu_1203_p2_carry_n_9,add_ln1039_fu_1203_p2_carry_n_10,add_ln1039_fu_1203_p2_carry_n_11,add_ln1039_fu_1203_p2_carry_n_12}),
        .DI(sub_ln1039_fu_1183_p2),
        .O(add_ln1039_fu_1203_p2[7:0]),
        .S({lineBuffer_2_U_n_94,lineBuffer_2_U_n_95,lineBuffer_2_U_n_96,lineBuffer_2_U_n_97,lineBuffer_2_U_n_98,lineBuffer_2_U_n_99,lineBuffer_2_U_n_100,lineBuffer_2_U_n_101}));
  CARRY8 add_ln1039_fu_1203_p2_carry__0
       (.CI(add_ln1039_fu_1203_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1039_fu_1203_p2_carry__0_CO_UNCONNECTED[7:2],add_ln1039_fu_1203_p2_carry__0_n_11,NLW_add_ln1039_fu_1203_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lineBuffer_2_U_n_39}),
        .O({NLW_add_ln1039_fu_1203_p2_carry__0_O_UNCONNECTED[7:1],add_ln1039_fu_1203_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,lineBuffer_2_U_n_102}));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1039_fu_1203_p2_carry_i_25
       (.I0(add_ln1039_fu_1203_p2_carry_i_28_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[6]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [6]),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[6]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [6]),
        .O(add_ln1039_fu_1203_p2_carry_i_25_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1039_fu_1203_p2_carry_i_26
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [7]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[7]),
        .O(add_ln1039_fu_1203_p2_carry_i_26_n_5));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1039_fu_1203_p2_carry_i_28
       (.I0(add_ln1039_fu_1203_p2_carry_i_30_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[5]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [5]),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[5]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [5]),
        .O(add_ln1039_fu_1203_p2_carry_i_28_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1039_fu_1203_p2_carry_i_29
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [6]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[6]),
        .O(add_ln1039_fu_1203_p2_carry_i_29_n_5));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1039_fu_1203_p2_carry_i_30
       (.I0(add_ln1039_fu_1203_p2_carry_i_31_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[4]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [4]),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[4]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [4]),
        .O(add_ln1039_fu_1203_p2_carry_i_30_n_5));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1039_fu_1203_p2_carry_i_31
       (.I0(add_ln1039_fu_1203_p2_carry_i_32_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[3]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [3]),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[3]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [3]),
        .O(add_ln1039_fu_1203_p2_carry_i_31_n_5));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1039_fu_1203_p2_carry_i_32
       (.I0(add_ln1039_fu_1203_p2_carry_i_33_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[2]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [2]),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[2]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [2]),
        .O(add_ln1039_fu_1203_p2_carry_i_32_n_5));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1039_fu_1203_p2_carry_i_33
       (.I0(add_ln1039_fu_1203_p2_carry_i_34_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[1]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [1]),
        .I3(p_0_0_01185_21748_ph_i_reg_387__0[1]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [1]),
        .O(add_ln1039_fu_1203_p2_carry_i_33_n_5));
  LUT6 #(
    .INIT(64'hF5FFFFFFF5333333)) 
    add_ln1039_fu_1203_p2_carry_i_34
       (.I0(p_0_0_01185_21748_ph_i_reg_387__0[0]),
        .I1(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [0]),
        .I2(p_0_0_01184_21750_ph_i_reg_377[0]),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .I5(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [0]),
        .O(add_ln1039_fu_1203_p2_carry_i_34_n_5));
  CARRY8 add_ln1040_fu_1293_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1040_fu_1293_p2_carry_n_5,add_ln1040_fu_1293_p2_carry_n_6,add_ln1040_fu_1293_p2_carry_n_7,add_ln1040_fu_1293_p2_carry_n_8,add_ln1040_fu_1293_p2_carry_n_9,add_ln1040_fu_1293_p2_carry_n_10,add_ln1040_fu_1293_p2_carry_n_11,add_ln1040_fu_1293_p2_carry_n_12}),
        .DI(sub_ln1040_fu_1273_p2),
        .O(add_ln1040_fu_1293_p2[7:0]),
        .S({lineBuffer_2_U_n_85,lineBuffer_2_U_n_86,lineBuffer_2_U_n_87,lineBuffer_2_U_n_88,lineBuffer_2_U_n_89,lineBuffer_2_U_n_90,lineBuffer_2_U_n_91,lineBuffer_2_U_n_92}));
  CARRY8 add_ln1040_fu_1293_p2_carry__0
       (.CI(add_ln1040_fu_1293_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1040_fu_1293_p2_carry__0_CO_UNCONNECTED[7:2],add_ln1040_fu_1293_p2_carry__0_n_11,NLW_add_ln1040_fu_1293_p2_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,lineBuffer_2_U_n_40}),
        .O({NLW_add_ln1040_fu_1293_p2_carry__0_O_UNCONNECTED[7:1],add_ln1040_fu_1293_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,lineBuffer_2_U_n_93}));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1040_fu_1293_p2_carry_i_26
       (.I0(add_ln1040_fu_1293_p2_carry_i_31_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[6]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [6]),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[6] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [6]),
        .O(add_ln1040_fu_1293_p2_carry_i_26_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1040_fu_1293_p2_carry_i_27
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [7]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[7] ),
        .O(add_ln1040_fu_1293_p2_carry_i_27_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_28
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [7]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01184_21750_ph_i_reg_377[7]),
        .O(add_ln1040_fu_1293_p2_carry_i_28_n_5));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1040_fu_1293_p2_carry_i_31
       (.I0(add_ln1040_fu_1293_p2_carry_i_34_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[5]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [5]),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [5]),
        .O(add_ln1040_fu_1293_p2_carry_i_31_n_5));
  LUT4 #(
    .INIT(16'h15D5)) 
    add_ln1040_fu_1293_p2_carry_i_32
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [6]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[6] ),
        .O(add_ln1040_fu_1293_p2_carry_i_32_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_33
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [6]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01184_21750_ph_i_reg_377[6]),
        .O(add_ln1040_fu_1293_p2_carry_i_33_n_5));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1040_fu_1293_p2_carry_i_34
       (.I0(add_ln1040_fu_1293_p2_carry_i_36_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[4]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [4]),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [4]),
        .O(add_ln1040_fu_1293_p2_carry_i_34_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_35
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [5]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01184_21750_ph_i_reg_377[5]),
        .O(add_ln1040_fu_1293_p2_carry_i_35_n_5));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1040_fu_1293_p2_carry_i_36
       (.I0(add_ln1040_fu_1293_p2_carry_i_38_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[3]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [3]),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [3]),
        .O(add_ln1040_fu_1293_p2_carry_i_36_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_37
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [4]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01184_21750_ph_i_reg_377[4]),
        .O(add_ln1040_fu_1293_p2_carry_i_37_n_5));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1040_fu_1293_p2_carry_i_38
       (.I0(add_ln1040_fu_1293_p2_carry_i_40_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[2]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [2]),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [2]),
        .O(add_ln1040_fu_1293_p2_carry_i_38_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_39
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [3]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01184_21750_ph_i_reg_377[3]),
        .O(add_ln1040_fu_1293_p2_carry_i_39_n_5));
  LUT6 #(
    .INIT(64'hA0A088EEFAFA88EE)) 
    add_ln1040_fu_1293_p2_carry_i_40
       (.I0(add_ln1040_fu_1293_p2_carry_i_42_n_5),
        .I1(p_0_0_01184_21750_ph_i_reg_377[1]),
        .I2(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [1]),
        .I3(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .I5(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [1]),
        .O(add_ln1040_fu_1293_p2_carry_i_40_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_41
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [2]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01184_21750_ph_i_reg_377[2]),
        .O(add_ln1040_fu_1293_p2_carry_i_41_n_5));
  LUT6 #(
    .INIT(64'hAFCCCCCCAFFFFFFF)) 
    add_ln1040_fu_1293_p2_carry_i_42
       (.I0(p_0_0_01184_21750_ph_i_reg_377[0]),
        .I1(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [0]),
        .I2(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .I5(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [0]),
        .O(add_ln1040_fu_1293_p2_carry_i_42_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_43
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [1]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(p_0_0_01184_21750_ph_i_reg_377[1]),
        .O(add_ln1040_fu_1293_p2_carry_i_43_n_5));
  LUT5 #(
    .INIT(32'h00008000)) 
    \addr[0]_i_2__0 
       (.I0(cmp59_i_reg_465),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(lineBuffer_2_ce0_local),
        .I3(imgRB_empty_n),
        .I4(push_2),
        .O(p_6_in_1));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_2016_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln1052_fu_638_p2),
        .Q(\and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  FDRE \and_ln1052_reg_2016_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(and_ln1052_reg_2016_pp0_iter2_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_done_cache_reg));
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter3_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter3),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h0C0A0A0A)) 
    \ap_phi_reg_pp0_iter3_left_2_reg_499[0]_i_1 
       (.I0(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [0]),
        .I1(tmp_1_i2_reg_2046[0]),
        .I2(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter3_left_2_reg_499[0]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0C0A0A0A)) 
    \ap_phi_reg_pp0_iter3_left_2_reg_499[1]_i_1 
       (.I0(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [1]),
        .I1(tmp_1_i2_reg_2046[1]),
        .I2(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter3_left_2_reg_499[1]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0C0A0A0A)) 
    \ap_phi_reg_pp0_iter3_left_2_reg_499[2]_i_1 
       (.I0(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [2]),
        .I1(tmp_1_i2_reg_2046[2]),
        .I2(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter3_left_2_reg_499[2]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0C0A0A0A)) 
    \ap_phi_reg_pp0_iter3_left_2_reg_499[3]_i_1 
       (.I0(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [3]),
        .I1(tmp_1_i2_reg_2046[3]),
        .I2(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter3_left_2_reg_499[3]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0C0A0A0A)) 
    \ap_phi_reg_pp0_iter3_left_2_reg_499[4]_i_1 
       (.I0(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [4]),
        .I1(tmp_1_i2_reg_2046[4]),
        .I2(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter3_left_2_reg_499[4]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0C0A0A0A)) 
    \ap_phi_reg_pp0_iter3_left_2_reg_499[5]_i_1 
       (.I0(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [5]),
        .I1(tmp_1_i2_reg_2046[5]),
        .I2(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter3_left_2_reg_499[5]_i_1_n_5 ));
  LUT5 #(
    .INIT(32'h0C0A0A0A)) 
    \ap_phi_reg_pp0_iter3_left_2_reg_499[6]_i_1 
       (.I0(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [6]),
        .I1(tmp_1_i2_reg_2046[6]),
        .I2(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter3_left_2_reg_499[6]_i_1_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter3_left_2_reg_499[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(p_4_in));
  LUT5 #(
    .INIT(32'h0C0A0A0A)) 
    \ap_phi_reg_pp0_iter3_left_2_reg_499[7]_i_2 
       (.I0(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [7]),
        .I1(tmp_1_i2_reg_2046[7]),
        .I2(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter3_left_2_reg_499[7]_i_2_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_left_2_reg_499_reg[0] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\ap_phi_reg_pp0_iter3_left_2_reg_499[0]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_left_2_reg_499[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_left_2_reg_499_reg[1] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\ap_phi_reg_pp0_iter3_left_2_reg_499[1]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_left_2_reg_499[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_left_2_reg_499_reg[2] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\ap_phi_reg_pp0_iter3_left_2_reg_499[2]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_left_2_reg_499[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_left_2_reg_499_reg[3] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\ap_phi_reg_pp0_iter3_left_2_reg_499[3]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_left_2_reg_499[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_left_2_reg_499_reg[4] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\ap_phi_reg_pp0_iter3_left_2_reg_499[4]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_left_2_reg_499[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_left_2_reg_499_reg[5] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\ap_phi_reg_pp0_iter3_left_2_reg_499[5]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_left_2_reg_499[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_left_2_reg_499_reg[6] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\ap_phi_reg_pp0_iter3_left_2_reg_499[6]_i_1_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_left_2_reg_499[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_left_2_reg_499_reg[7] 
       (.C(ap_clk),
        .CE(p_4_in),
        .D(\ap_phi_reg_pp0_iter3_left_2_reg_499[7]_i_2_n_5 ),
        .Q(ap_phi_reg_pp0_iter3_left_2_reg_499[7]),
        .R(1'b0));
  CARRY8 b_2_fu_1645_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({b_2_fu_1645_p2_carry_n_5,b_2_fu_1645_p2_carry_n_6,b_2_fu_1645_p2_carry_n_7,b_2_fu_1645_p2_carry_n_8,b_2_fu_1645_p2_carry_n_9,b_2_fu_1645_p2_carry_n_10,b_2_fu_1645_p2_carry_n_11,b_2_fu_1645_p2_carry_n_12}),
        .DI(Q),
        .O({b_2_fu_1645_p2_carry_n_13,b_2_fu_1645_p2_carry_n_14,b_2_fu_1645_p2_carry_n_15,b_2_fu_1645_p2_carry_n_16,b_2_fu_1645_p2_carry_n_17,b_2_fu_1645_p2_carry_n_18,b_2_fu_1645_p2_carry_n_19,b_2_fu_1645_p2_carry_n_20}),
        .S({b_2_fu_1645_p2_carry_i_1_n_5,b_2_fu_1645_p2_carry_i_2_n_5,b_2_fu_1645_p2_carry_i_3_n_5,b_2_fu_1645_p2_carry_i_4_n_5,b_2_fu_1645_p2_carry_i_5_n_5,b_2_fu_1645_p2_carry_i_6_n_5,b_2_fu_1645_p2_carry_i_7_n_5,b_2_fu_1645_p2_carry_i_8_n_5}));
  CARRY8 b_2_fu_1645_p2_carry__0
       (.CI(b_2_fu_1645_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_b_2_fu_1645_p2_carry__0_CO_UNCONNECTED[7:4],b_2_fu_1645_p2_carry__0_n_9,NLW_b_2_fu_1645_p2_carry__0_CO_UNCONNECTED[2],b_2_fu_1645_p2_carry__0_n_11,b_2_fu_1645_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .O({NLW_b_2_fu_1645_p2_carry__0_O_UNCONNECTED[7:3],tmp_25_fu_1719_p4__0}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,b_2_fu_1645_p2_carry__0_i_1_n_5,b_2_fu_1645_p2_carry__0_i_2_n_5,b_2_fu_1645_p2_carry__0_i_3_n_5}));
  LUT6 #(
    .INIT(64'h5C5C5C5C5F5F5F5C)) 
    b_2_fu_1645_p2_carry__0_i_1
       (.I0(\select_ln1040_reg_2100_reg_n_5_[10] ),
        .I1(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I2(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I3(add_ln1034_fu_1547_p2[8]),
        .I4(b_2_fu_1645_p2_carry__0_i_4_n_5),
        .I5(b_2_fu_1645_p2_carry__0_i_5_n_5),
        .O(b_2_fu_1645_p2_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h00FFABAB00FFFFFF)) 
    b_2_fu_1645_p2_carry__0_i_2
       (.I0(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I1(b_2_fu_1645_p2_carry__0_i_4_n_5),
        .I2(add_ln1034_fu_1547_p2[8]),
        .I3(\select_ln1040_reg_2100_reg_n_5_[9] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(b_2_fu_1645_p2_carry__0_i_5_n_5),
        .O(b_2_fu_1645_p2_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h0000FFFFFF56FF56)) 
    b_2_fu_1645_p2_carry__0_i_3
       (.I0(b_2_fu_1645_p2_carry__0_i_5_n_5),
        .I1(b_2_fu_1645_p2_carry__0_i_4_n_5),
        .I2(add_ln1034_fu_1547_p2[8]),
        .I3(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I4(\select_ln1040_reg_2100_reg_n_5_[8] ),
        .I5(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .O(b_2_fu_1645_p2_carry__0_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    b_2_fu_1645_p2_carry__0_i_4
       (.I0(add_ln1034_fu_1547_p2[6]),
        .I1(b_2_fu_1645_p2_carry_i_19_n_5),
        .I2(add_ln1034_fu_1547_p2[7]),
        .O(b_2_fu_1645_p2_carry__0_i_4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hDFDFDFFE)) 
    b_2_fu_1645_p2_carry__0_i_5
       (.I0(add_ln1034_fu_1547_p2[8]),
        .I1(b_2_fu_1645_p2_carry_i_18_n_5),
        .I2(add_ln1034_fu_1547_p2[7]),
        .I3(b_2_fu_1645_p2_carry_i_19_n_5),
        .I4(add_ln1034_fu_1547_p2[6]),
        .O(b_2_fu_1645_p2_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'h55555555AA559A9A)) 
    b_2_fu_1645_p2_carry_i_1
       (.I0(Q[7]),
        .I1(add_ln1034_fu_1547_p2[8]),
        .I2(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I3(\select_ln1040_reg_2100_reg_n_5_[7] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(b_2_fu_1645_p2_carry_i_9_n_5),
        .O(b_2_fu_1645_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h0101010202020201)) 
    b_2_fu_1645_p2_carry_i_10
       (.I0(b_2_fu_1645_p2_carry_i_18_n_5),
        .I1(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I2(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I3(add_ln1034_fu_1547_p2[6]),
        .I4(b_2_fu_1645_p2_carry_i_19_n_5),
        .I5(add_ln1034_fu_1547_p2[7]),
        .O(b_2_fu_1645_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h6665555900000000)) 
    b_2_fu_1645_p2_carry_i_11
       (.I0(add_ln1034_fu_1547_p2[6]),
        .I1(b_2_fu_1645_p2_carry_i_13_n_5),
        .I2(b_2_fu_1645_p2_carry_i_21_n_5),
        .I3(add_ln1034_fu_1547_p2[4]),
        .I4(add_ln1034_fu_1547_p2[5]),
        .I5(b_2_fu_1645_p2_carry_i_20_n_5),
        .O(b_2_fu_1645_p2_carry_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0F44)) 
    b_2_fu_1645_p2_carry_i_12
       (.I0(add_ln1034_fu_1547_p2[5]),
        .I1(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I2(\select_ln1040_reg_2100_reg_n_5_[4] ),
        .I3(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .O(b_2_fu_1645_p2_carry_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    b_2_fu_1645_p2_carry_i_13
       (.I0(add_ln1034_fu_1547_p2[4]),
        .I1(add_ln1034_fu_1547_p2[2]),
        .I2(add_ln1034_fu_1547_p2[1]),
        .I3(add_ln1034_fu_1547_p2[0]),
        .I4(add_ln1034_fu_1547_p2[3]),
        .O(b_2_fu_1645_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    b_2_fu_1645_p2_carry_i_14
       (.I0(add_ln1034_fu_1547_p2[3]),
        .I1(add_ln1034_fu_1547_p2[0]),
        .I2(add_ln1034_fu_1547_p2[1]),
        .I3(add_ln1034_fu_1547_p2[2]),
        .I4(add_ln1034_fu_1547_p2[4]),
        .I5(add_ln1034_fu_1547_p2[5]),
        .O(b_2_fu_1645_p2_carry_i_14_n_5));
  LUT6 #(
    .INIT(64'h9555555500000000)) 
    b_2_fu_1645_p2_carry_i_15
       (.I0(add_ln1034_fu_1547_p2[4]),
        .I1(add_ln1034_fu_1547_p2[2]),
        .I2(add_ln1034_fu_1547_p2[1]),
        .I3(add_ln1034_fu_1547_p2[0]),
        .I4(add_ln1034_fu_1547_p2[3]),
        .I5(b_2_fu_1645_p2_carry_i_20_n_5),
        .O(b_2_fu_1645_p2_carry_i_15_n_5));
  LUT6 #(
    .INIT(64'h000000800000007F)) 
    b_2_fu_1645_p2_carry_i_16
       (.I0(add_ln1034_fu_1547_p2[2]),
        .I1(add_ln1034_fu_1547_p2[1]),
        .I2(add_ln1034_fu_1547_p2[0]),
        .I3(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(add_ln1034_fu_1547_p2[3]),
        .O(b_2_fu_1645_p2_carry_i_16_n_5));
  LUT6 #(
    .INIT(64'h00F008F80FFF07F7)) 
    b_2_fu_1645_p2_carry_i_17
       (.I0(add_ln1034_fu_1547_p2[0]),
        .I1(add_ln1034_fu_1547_p2[1]),
        .I2(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I3(\select_ln1040_reg_2100_reg_n_5_[1] ),
        .I4(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I5(add_ln1034_fu_1547_p2[2]),
        .O(b_2_fu_1645_p2_carry_i_17_n_5));
  LUT5 #(
    .INIT(32'hDDDFFFFE)) 
    b_2_fu_1645_p2_carry_i_18
       (.I0(add_ln1034_fu_1547_p2[6]),
        .I1(b_2_fu_1645_p2_carry_i_13_n_5),
        .I2(b_2_fu_1645_p2_carry_i_21_n_5),
        .I3(add_ln1034_fu_1547_p2[4]),
        .I4(add_ln1034_fu_1547_p2[5]),
        .O(b_2_fu_1645_p2_carry_i_18_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    b_2_fu_1645_p2_carry_i_19
       (.I0(add_ln1034_fu_1547_p2[5]),
        .I1(add_ln1034_fu_1547_p2[4]),
        .I2(add_ln1034_fu_1547_p2[2]),
        .I3(add_ln1034_fu_1547_p2[1]),
        .I4(add_ln1034_fu_1547_p2[0]),
        .I5(add_ln1034_fu_1547_p2[3]),
        .O(b_2_fu_1645_p2_carry_i_19_n_5));
  LUT6 #(
    .INIT(64'h55555555AA559A9A)) 
    b_2_fu_1645_p2_carry_i_2
       (.I0(Q[6]),
        .I1(add_ln1034_fu_1547_p2[7]),
        .I2(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I3(\select_ln1040_reg_2100_reg_n_5_[6] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(b_2_fu_1645_p2_carry_i_10_n_5),
        .O(b_2_fu_1645_p2_carry_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h1)) 
    b_2_fu_1645_p2_carry_i_20
       (.I0(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I1(add_ln1034_fu_1547_p2_carry__0_n_11),
        .O(b_2_fu_1645_p2_carry_i_20_n_5));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    b_2_fu_1645_p2_carry_i_21
       (.I0(add_ln1034_fu_1547_p2[2]),
        .I1(add_ln1034_fu_1547_p2[1]),
        .I2(add_ln1034_fu_1547_p2[0]),
        .I3(add_ln1034_fu_1547_p2[3]),
        .O(b_2_fu_1645_p2_carry_i_21_n_5));
  LUT6 #(
    .INIT(64'h55555555AA559A9A)) 
    b_2_fu_1645_p2_carry_i_3
       (.I0(Q[5]),
        .I1(add_ln1034_fu_1547_p2[6]),
        .I2(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I3(\select_ln1040_reg_2100_reg_n_5_[5] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(b_2_fu_1645_p2_carry_i_11_n_5),
        .O(b_2_fu_1645_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h6666666566666656)) 
    b_2_fu_1645_p2_carry_i_4
       (.I0(Q[4]),
        .I1(b_2_fu_1645_p2_carry_i_12_n_5),
        .I2(b_2_fu_1645_p2_carry_i_13_n_5),
        .I3(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(b_2_fu_1645_p2_carry_i_14_n_5),
        .O(b_2_fu_1645_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h55555555AA559A9A)) 
    b_2_fu_1645_p2_carry_i_5
       (.I0(Q[3]),
        .I1(add_ln1034_fu_1547_p2[4]),
        .I2(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I3(\select_ln1040_reg_2100_reg_n_5_[3] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(b_2_fu_1645_p2_carry_i_15_n_5),
        .O(b_2_fu_1645_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h55555555AA559A9A)) 
    b_2_fu_1645_p2_carry_i_6
       (.I0(Q[2]),
        .I1(add_ln1034_fu_1547_p2[3]),
        .I2(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I3(\select_ln1040_reg_2100_reg_n_5_[2] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(b_2_fu_1645_p2_carry_i_16_n_5),
        .O(b_2_fu_1645_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    b_2_fu_1645_p2_carry_i_7
       (.I0(Q[1]),
        .I1(b_2_fu_1645_p2_carry_i_17_n_5),
        .O(b_2_fu_1645_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'hA9A6AAA559565A55)) 
    b_2_fu_1645_p2_carry_i_8
       (.I0(Q[0]),
        .I1(add_ln1034_fu_1547_p2_carry__0_n_11),
        .I2(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I3(add_ln1034_fu_1547_p2[1]),
        .I4(add_ln1034_fu_1547_p2[0]),
        .I5(\select_ln1040_reg_2100_reg_n_5_[0] ),
        .O(b_2_fu_1645_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h6565655900000000)) 
    b_2_fu_1645_p2_carry_i_9
       (.I0(add_ln1034_fu_1547_p2[8]),
        .I1(b_2_fu_1645_p2_carry_i_18_n_5),
        .I2(add_ln1034_fu_1547_p2[7]),
        .I3(b_2_fu_1645_p2_carry_i_19_n_5),
        .I4(add_ln1034_fu_1547_p2[6]),
        .I5(b_2_fu_1645_p2_carry_i_20_n_5),
        .O(b_2_fu_1645_p2_carry_i_9_n_5));
  FDRE \cmp161_i_reg_1993_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\cmp161_i_reg_1993_reg_n_5_[0] ),
        .Q(cmp161_i_reg_1993_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp161_i_reg_1993_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\cmp161_i_reg_1993_reg_n_5_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122}),
        .DOUTBDOUT(q1[15:0]),
        .E(right_1_fu_176),
        .Q(trunc_ln902_reg_2034),
        .S({flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_7),
        .and_ln1052_fu_638_p2(and_ln1052_fu_638_p2),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(p_0_0_0116117581769_i_fu_168),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_rst_n(ap_rst_n),
        .cmp161_i_reg_1993_pp0_iter1_reg(cmp161_i_reg_1993_pp0_iter1_reg),
        .\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] ({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 ({flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85}),
        .\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 ({flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101}),
        .\cmp161_i_reg_1993_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\cmp161_i_reg_1993_reg[0]_0 (\cmp161_i_reg_1993_reg_n_5_[0] ),
        .cmp203_i_reg_470(cmp203_i_reg_470),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg(x_fu_156),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_137),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2(flow_control_loop_pipe_sequential_init_U_n_140),
        .icmp_ln1014_fu_626_p2(icmp_ln1014_fu_626_p2),
        .\icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0 (\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_n_5 ),
        .\icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0_0 (\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [0]),
        .icmp_ln881_fu_576_p2(icmp_ln881_fu_576_p2),
        .\icmp_ln881_reg_1974_pp0_iter1_reg_reg[0] (p_0_0_0_0_011551678_i_fu_196),
        .icmp_ln891_reg_1978(icmp_ln891_reg_1978),
        .icmp_ln891_reg_1978_pp0_iter1_reg(icmp_ln891_reg_1978_pp0_iter1_reg),
        .\icmp_ln891_reg_1978_reg[0] (\icmp_ln891_reg_1978_reg[0]_0 ),
        .lineBuffer_address1(lineBuffer_address1),
        .\p_0_0_0116117581769_i_fu_168_reg[7] (\p_0_0_0116117581769_i_fu_168_reg[7]_1 ),
        .\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53}),
        .\p_0_0_0116217561767_i_fu_164_reg[7] (\p_0_0_0116217561767_i_fu_164_reg[7]_1 ),
        .\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69}),
        .\p_0_0_0116317541765_i_fu_160_reg[7] (\p_0_0_0116317541765_i_fu_160_reg[7]_1 ),
        .\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37}),
        .\p_0_0_01183_217521781_i_fu_192_reg[7] (\p_0_0_01183_217521781_i_fu_192_reg[7]_1 ),
        .\p_0_0_01183_217521781_i_fu_192_reg[7]_0 ({\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[7] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[6] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0] }),
        .\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61}),
        .\p_0_0_01184_217501779_i_fu_188_reg[7] (\p_0_0_01184_217501779_i_fu_188_reg[7]_1 ),
        .\p_0_0_01184_217501779_i_fu_188_reg[7]_0 (p_0_0_01184_21750_ph_i_reg_377),
        .\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77}),
        .\p_0_0_01185_217481777_i_fu_184_reg[7] (\p_0_0_01185_217481777_i_fu_184_reg[7]_1 ),
        .\p_0_0_01185_217481777_i_fu_184_reg[7]_0 (p_0_0_01185_21748_ph_i_reg_387__0),
        .\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45}),
        .\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29}),
        .\p_0_0_0_0_011551678_i_fu_196_reg[0] (\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .\p_0_0_0_0_011551678_i_fu_196_reg[7] (\right_3_reg_2020_reg[7]_0 ),
        .\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 (\p_0_0_0_0_011551678_i_fu_196_reg[7]_1 ),
        .\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93}),
        .\p_0_1_0_0_011561681_i_fu_200_reg[7] (tmp_i1_reg_2040),
        .\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 (\right_4_reg_2027_reg[7]_0 ),
        .\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 (\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 ),
        .\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109}),
        .\p_0_2_0_0_011571684_i_fu_204_reg[7] (tmp_1_i2_reg_2046),
        .\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 (\right_2_fu_180_reg[7]_0 ),
        .\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 (\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 ),
        .q0(lineBuffer_2_q0),
        .ram_reg_bram_2({\x_fu_156_reg_n_5_[11] ,\x_fu_156_reg_n_5_[10] ,\x_fu_156_reg_n_5_[9] ,\x_fu_156_reg_n_5_[8] ,\x_fu_156_reg_n_5_[7] ,\x_fu_156_reg_n_5_[6] ,\x_fu_156_reg_n_5_[5] ,\x_fu_156_reg_n_5_[4] ,\x_fu_156_reg_n_5_[3] ,\x_fu_156_reg_n_5_[2] ,\x_fu_156_reg_n_5_[1] ,\x_fu_156_reg_n_5_[0] }),
        .\right_1_fu_176_reg[7] (\right_1_fu_176_reg[7]_0 ),
        .\right_2_fu_180_reg[7] (\right_2_fu_180_reg[7]_1 ),
        .\right_fu_172_reg[0] (\icmp_ln881_reg_1974_reg_n_5_[0] ),
        .\right_fu_172_reg[7] (\right_fu_172_reg[7]_0 ),
        .\x_fu_156[11]_i_3_0 (\x_fu_156[11]_i_3 ),
        .\x_fu_156_reg[10] (flow_control_loop_pipe_sequential_init_U_n_139),
        .x_phase_reg_387(x_phase_reg_387));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_1
       (.I0(add_ln1030_reg_2085[8]),
        .I1(add_ln1030_3_reg_2090[8]),
        .O(i__carry__0_i_1_n_5));
  LUT3 #(
    .INIT(8'hB2)) 
    i__carry__0_i_2
       (.I0(add_ln1030_reg_2085[7]),
        .I1(add_ln1030_3_reg_2090[7]),
        .I2(zext_ln1030_3_fu_1424_p1[7]),
        .O(i__carry__0_i_2_n_5));
  LUT3 #(
    .INIT(8'h4B)) 
    i__carry__0_i_3
       (.I0(add_ln1030_3_reg_2090[8]),
        .I1(add_ln1030_reg_2085[8]),
        .I2(add_ln1030_3_reg_2090[9]),
        .O(i__carry__0_i_3_n_5));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    i__carry__0_i_4
       (.I0(zext_ln1030_3_fu_1424_p1[7]),
        .I1(add_ln1030_3_reg_2090[7]),
        .I2(add_ln1030_reg_2085[7]),
        .I3(add_ln1030_3_reg_2090[8]),
        .I4(add_ln1030_reg_2085[8]),
        .O(i__carry__0_i_4_n_5));
  LUT3 #(
    .INIT(8'hB2)) 
    i__carry_i_1
       (.I0(add_ln1030_reg_2085[6]),
        .I1(add_ln1030_3_reg_2090[6]),
        .I2(zext_ln1030_3_fu_1424_p1[6]),
        .O(i__carry_i_1_n_5));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    i__carry_i_10
       (.I0(zext_ln1030_3_fu_1424_p1[4]),
        .I1(add_ln1030_3_reg_2090[4]),
        .I2(add_ln1030_reg_2085[4]),
        .I3(add_ln1030_reg_2085[5]),
        .I4(zext_ln1030_3_fu_1424_p1[5]),
        .I5(add_ln1030_3_reg_2090[5]),
        .O(i__carry_i_10_n_5));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    i__carry_i_11
       (.I0(zext_ln1030_3_fu_1424_p1[3]),
        .I1(add_ln1030_3_reg_2090[3]),
        .I2(add_ln1030_reg_2085[3]),
        .I3(add_ln1030_reg_2085[4]),
        .I4(zext_ln1030_3_fu_1424_p1[4]),
        .I5(add_ln1030_3_reg_2090[4]),
        .O(i__carry_i_11_n_5));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    i__carry_i_12
       (.I0(zext_ln1030_3_fu_1424_p1[2]),
        .I1(add_ln1030_3_reg_2090[2]),
        .I2(add_ln1030_reg_2085[2]),
        .I3(add_ln1030_reg_2085[3]),
        .I4(zext_ln1030_3_fu_1424_p1[3]),
        .I5(add_ln1030_3_reg_2090[3]),
        .O(i__carry_i_12_n_5));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    i__carry_i_13
       (.I0(zext_ln1030_3_fu_1424_p1[1]),
        .I1(add_ln1030_3_reg_2090[1]),
        .I2(add_ln1030_reg_2085[1]),
        .I3(add_ln1030_reg_2085[2]),
        .I4(zext_ln1030_3_fu_1424_p1[2]),
        .I5(add_ln1030_3_reg_2090[2]),
        .O(i__carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h7D82827D827D7D82)) 
    i__carry_i_14
       (.I0(add_ln1030_3_reg_2090[0]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[0]),
        .I2(\right_2_fu_180_reg[7]_0 [0]),
        .I3(add_ln1030_reg_2085[1]),
        .I4(zext_ln1030_3_fu_1424_p1[1]),
        .I5(add_ln1030_3_reg_2090[1]),
        .O(i__carry_i_14_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    i__carry_i_15
       (.I0(add_ln1030_3_reg_2090[0]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[0]),
        .I2(\right_2_fu_180_reg[7]_0 [0]),
        .I3(add_ln1030_reg_2085[0]),
        .O(i__carry_i_15_n_5));
  LUT6 #(
    .INIT(64'h6999666996669996)) 
    i__carry_i_16
       (.I0(i__carry_i_23_n_5),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[6]),
        .I2(i__carry_i_24_n_5),
        .I3(ap_phi_reg_pp0_iter3_left_2_reg_499[5]),
        .I4(\right_2_fu_180_reg[7]_0 [5]),
        .I5(\right_2_fu_180_reg[7]_0 [6]),
        .O(zext_ln1030_3_fu_1424_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h2DD2D22D)) 
    i__carry_i_17
       (.I0(sub_ln1027_fu_1389_p2__52[8]),
        .I1(i__carry_i_26_n_5),
        .I2(ap_phi_reg_pp0_iter3_left_2_reg_499[5]),
        .I3(i__carry_i_24_n_5),
        .I4(\right_2_fu_180_reg[7]_0 [5]),
        .O(zext_ln1030_3_fu_1424_p1[5]));
  LUT5 #(
    .INIT(32'h2DD2D22D)) 
    i__carry_i_18
       (.I0(sub_ln1027_fu_1389_p2__52[8]),
        .I1(i__carry_i_27_n_5),
        .I2(ap_phi_reg_pp0_iter3_left_2_reg_499[4]),
        .I3(i__carry_i_28_n_5),
        .I4(\right_2_fu_180_reg[7]_0 [4]),
        .O(zext_ln1030_3_fu_1424_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h87787887)) 
    i__carry_i_19
       (.I0(sub_ln1027_fu_1389_p2__52[8]),
        .I1(i__carry_i_29_n_5),
        .I2(ap_phi_reg_pp0_iter3_left_2_reg_499[3]),
        .I3(i__carry_i_30_n_5),
        .I4(\right_2_fu_180_reg[7]_0 [3]),
        .O(zext_ln1030_3_fu_1424_p1[3]));
  LUT3 #(
    .INIT(8'hB2)) 
    i__carry_i_2
       (.I0(add_ln1030_reg_2085[5]),
        .I1(add_ln1030_3_reg_2090[5]),
        .I2(zext_ln1030_3_fu_1424_p1[5]),
        .O(i__carry_i_2_n_5));
  LUT6 #(
    .INIT(64'hD75555D728AAAA28)) 
    i__carry_i_20
       (.I0(sub_ln1027_fu_1389_p2__52[8]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[1]),
        .I2(\right_2_fu_180_reg[7]_0 [1]),
        .I3(\right_2_fu_180_reg[7]_0 [0]),
        .I4(ap_phi_reg_pp0_iter3_left_2_reg_499[0]),
        .I5(sub_ln1027_fu_1389_p2__52[2]),
        .O(zext_ln1030_3_fu_1424_p1[2]));
  LUT5 #(
    .INIT(32'h18E7E718)) 
    i__carry_i_21
       (.I0(sub_ln1027_fu_1389_p2__52[8]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[0]),
        .I2(\right_2_fu_180_reg[7]_0 [0]),
        .I3(ap_phi_reg_pp0_iter3_left_2_reg_499[1]),
        .I4(\right_2_fu_180_reg[7]_0 [1]),
        .O(zext_ln1030_3_fu_1424_p1[1]));
  LUT6 #(
    .INIT(64'h23390223C002CCC0)) 
    i__carry_i_22
       (.I0(i__carry_i_32_n_5),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[7]),
        .I2(i__carry_i_33_n_5),
        .I3(ap_phi_reg_pp0_iter3_left_2_reg_499[6]),
        .I4(\right_2_fu_180_reg[7]_0 [6]),
        .I5(\right_2_fu_180_reg[7]_0 [7]),
        .O(zext_ln1030_3_fu_1424_p1[7]));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_23
       (.I0(i__carry_i_32_n_5),
        .I1(sub_ln1027_fu_1389_p2__52[8]),
        .O(i__carry_i_23_n_5));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hDD4D4D44)) 
    i__carry_i_24
       (.I0(\right_2_fu_180_reg[7]_0 [4]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[4]),
        .I2(\right_2_fu_180_reg[7]_0 [3]),
        .I3(ap_phi_reg_pp0_iter3_left_2_reg_499[3]),
        .I4(i__carry_i_30_n_5),
        .O(i__carry_i_24_n_5));
  LUT3 #(
    .INIT(8'h2B)) 
    i__carry_i_25
       (.I0(\right_2_fu_180_reg[7]_0 [7]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[7]),
        .I2(i__carry_i_34_n_5),
        .O(sub_ln1027_fu_1389_p2__52[8]));
  LUT6 #(
    .INIT(64'h4001044010040110)) 
    i__carry_i_26
       (.I0(i__carry_i_29_n_5),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[4]),
        .I2(i__carry_i_30_n_5),
        .I3(ap_phi_reg_pp0_iter3_left_2_reg_499[3]),
        .I4(\right_2_fu_180_reg[7]_0 [3]),
        .I5(\right_2_fu_180_reg[7]_0 [4]),
        .O(i__carry_i_26_n_5));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h4114)) 
    i__carry_i_27
       (.I0(i__carry_i_29_n_5),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[3]),
        .I2(i__carry_i_30_n_5),
        .I3(\right_2_fu_180_reg[7]_0 [3]),
        .O(i__carry_i_27_n_5));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    i__carry_i_28
       (.I0(\right_2_fu_180_reg[7]_0 [3]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[3]),
        .I2(i__carry_i_30_n_5),
        .O(i__carry_i_28_n_5));
  LUT6 #(
    .INIT(64'h7DFFFF7DBEFFFFBE)) 
    i__carry_i_29
       (.I0(ap_phi_reg_pp0_iter3_left_2_reg_499[2]),
        .I1(\right_2_fu_180_reg[7]_0 [0]),
        .I2(ap_phi_reg_pp0_iter3_left_2_reg_499[0]),
        .I3(\right_2_fu_180_reg[7]_0 [1]),
        .I4(ap_phi_reg_pp0_iter3_left_2_reg_499[1]),
        .I5(\right_2_fu_180_reg[7]_0 [2]),
        .O(i__carry_i_29_n_5));
  LUT3 #(
    .INIT(8'hB2)) 
    i__carry_i_3
       (.I0(add_ln1030_reg_2085[4]),
        .I1(add_ln1030_3_reg_2090[4]),
        .I2(zext_ln1030_3_fu_1424_p1[4]),
        .O(i__carry_i_3_n_5));
  LUT6 #(
    .INIT(64'hD4DD44D4D4DDD4DD)) 
    i__carry_i_30
       (.I0(\right_2_fu_180_reg[7]_0 [2]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[2]),
        .I2(ap_phi_reg_pp0_iter3_left_2_reg_499[1]),
        .I3(\right_2_fu_180_reg[7]_0 [1]),
        .I4(ap_phi_reg_pp0_iter3_left_2_reg_499[0]),
        .I5(\right_2_fu_180_reg[7]_0 [0]),
        .O(i__carry_i_30_n_5));
  LUT6 #(
    .INIT(64'h65A665659A599A9A)) 
    i__carry_i_31
       (.I0(\right_2_fu_180_reg[7]_0 [2]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[1]),
        .I2(\right_2_fu_180_reg[7]_0 [1]),
        .I3(ap_phi_reg_pp0_iter3_left_2_reg_499[0]),
        .I4(\right_2_fu_180_reg[7]_0 [0]),
        .I5(ap_phi_reg_pp0_iter3_left_2_reg_499[2]),
        .O(sub_ln1027_fu_1389_p2__52[2]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h8228)) 
    i__carry_i_32
       (.I0(i__carry_i_26_n_5),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[5]),
        .I2(i__carry_i_24_n_5),
        .I3(\right_2_fu_180_reg[7]_0 [5]),
        .O(i__carry_i_32_n_5));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    i__carry_i_33
       (.I0(\right_2_fu_180_reg[7]_0 [5]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[5]),
        .I2(i__carry_i_24_n_5),
        .O(i__carry_i_33_n_5));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hDD4D4D44)) 
    i__carry_i_34
       (.I0(\right_2_fu_180_reg[7]_0 [6]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[6]),
        .I2(\right_2_fu_180_reg[7]_0 [5]),
        .I3(ap_phi_reg_pp0_iter3_left_2_reg_499[5]),
        .I4(i__carry_i_24_n_5),
        .O(i__carry_i_34_n_5));
  LUT3 #(
    .INIT(8'hB2)) 
    i__carry_i_4
       (.I0(add_ln1030_reg_2085[3]),
        .I1(add_ln1030_3_reg_2090[3]),
        .I2(zext_ln1030_3_fu_1424_p1[3]),
        .O(i__carry_i_4_n_5));
  LUT3 #(
    .INIT(8'hB2)) 
    i__carry_i_5
       (.I0(add_ln1030_reg_2085[2]),
        .I1(add_ln1030_3_reg_2090[2]),
        .I2(zext_ln1030_3_fu_1424_p1[2]),
        .O(i__carry_i_5_n_5));
  LUT3 #(
    .INIT(8'hB2)) 
    i__carry_i_6
       (.I0(add_ln1030_reg_2085[1]),
        .I1(add_ln1030_3_reg_2090[1]),
        .I2(zext_ln1030_3_fu_1424_p1[1]),
        .O(i__carry_i_6_n_5));
  LUT3 #(
    .INIT(8'h6F)) 
    i__carry_i_7
       (.I0(\right_2_fu_180_reg[7]_0 [0]),
        .I1(ap_phi_reg_pp0_iter3_left_2_reg_499[0]),
        .I2(add_ln1030_3_reg_2090[0]),
        .O(i__carry_i_7_n_5));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    i__carry_i_8
       (.I0(zext_ln1030_3_fu_1424_p1[6]),
        .I1(add_ln1030_3_reg_2090[6]),
        .I2(add_ln1030_reg_2085[6]),
        .I3(add_ln1030_reg_2085[7]),
        .I4(zext_ln1030_3_fu_1424_p1[7]),
        .I5(add_ln1030_3_reg_2090[7]),
        .O(i__carry_i_8_n_5));
  LUT6 #(
    .INIT(64'hB24D4DB24DB2B24D)) 
    i__carry_i_9
       (.I0(zext_ln1030_3_fu_1424_p1[5]),
        .I1(add_ln1030_3_reg_2090[5]),
        .I2(add_ln1030_reg_2085[5]),
        .I3(add_ln1030_reg_2085[6]),
        .I4(zext_ln1030_3_fu_1424_p1[6]),
        .I5(add_ln1030_3_reg_2090[6]),
        .O(i__carry_i_9_n_5));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_2009_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln1014_fu_626_p2),
        .Q(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2 
       (.I0(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_3_n_5 ),
        .I1(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [2]),
        .I2(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [1]),
        .I3(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [4]),
        .I4(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [3]),
        .I5(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_4_n_5 ),
        .O(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_3 
       (.I0(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [8]),
        .I1(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [7]),
        .I2(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [6]),
        .I3(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [5]),
        .O(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_4 
       (.I0(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [9]),
        .I1(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [10]),
        .I2(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [11]),
        .I3(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [12]),
        .I4(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [14]),
        .I5(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_2_0 [13]),
        .O(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_4_n_5 ));
  FDRE \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(icmp_ln1014_reg_2009_pp0_iter2_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln881_reg_1974[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln881_reg_1974_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln881_reg_1974_reg_n_5_[0] ),
        .Q(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln881_reg_1974_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln881_fu_576_p2),
        .Q(\icmp_ln881_reg_1974_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln891_fu_598_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln891_fu_598_p2_carry_CO_UNCONNECTED[7:6],icmp_ln891_fu_598_p2,icmp_ln891_fu_598_p2_carry_n_8,icmp_ln891_fu_598_p2_carry_n_9,icmp_ln891_fu_598_p2_carry_n_10,icmp_ln891_fu_598_p2_carry_n_11,icmp_ln891_fu_598_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120,flow_control_loop_pipe_sequential_init_U_n_121,flow_control_loop_pipe_sequential_init_U_n_122}),
        .O(NLW_icmp_ln891_fu_598_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112,flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116}));
  FDRE \icmp_ln891_reg_1978_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln891_reg_1978),
        .Q(icmp_ln891_reg_1978_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln891_reg_1978_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln891_fu_598_p2),
        .Q(icmp_ln891_reg_1978),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_lineBuffer_2_RAM_AUTO_1R1W lineBuffer_2_U
       (.CO(add_ln1040_fu_1293_p2_carry__0_n_11),
        .DI({lineBuffer_2_U_n_7,lineBuffer_2_U_n_8,lineBuffer_2_U_n_9,lineBuffer_2_U_n_10,lineBuffer_2_U_n_11,lineBuffer_2_U_n_12,lineBuffer_2_U_n_13}),
        .Q({\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[7] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1] ,\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0] }),
        .S(lineBuffer_2_U_n_14),
        .add_ln1030_3_fu_1177_p2__0_carry_i_14_0({\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [7],\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [5:0]}),
        .add_ln1030_3_fu_1177_p2__0_carry_i_28_0(add_ln1039_fu_1203_p2_carry_i_29_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_28_1(add_ln1030_3_fu_1177_p2__0_carry_i_85_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_28_2(add_ln1030_3_fu_1177_p2__0_carry_i_102_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_29_0(add_ln1040_fu_1293_p2_carry_i_33_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_29_1(add_ln1040_fu_1293_p2_carry_i_35_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_29_2(add_ln1040_fu_1293_p2_carry_i_43_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_30_0(add_ln1030_3_fu_1177_p2__0_carry_i_109_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_35_0(add_ln1040_fu_1293_p2_carry_i_32_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_35_1(add_ln1030_3_fu_1177_p2__0_carry_i_90_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_40_0({p_0_0_01184_21750_ph_i_reg_377[5],p_0_0_01184_21750_ph_i_reg_377[3],p_0_0_01184_21750_ph_i_reg_377[1:0]}),
        .add_ln1030_3_fu_1177_p2__0_carry_i_40_1({\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [5],\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [3],\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [1:0]}),
        .add_ln1030_3_fu_1177_p2__0_carry_i_41_0({lineBuffer_2_U_n_77,lineBuffer_2_U_n_78,lineBuffer_2_U_n_79,lineBuffer_2_U_n_80,lineBuffer_2_U_n_81,lineBuffer_2_U_n_82,lineBuffer_2_U_n_83,lineBuffer_2_U_n_84}),
        .add_ln1030_3_fu_1177_p2__0_carry_i_47_0(add_ln1040_fu_1293_p2_carry_i_39_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_47_1(add_ln1040_fu_1293_p2_carry_i_37_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_49_0(add_ln1030_3_fu_1177_p2__0_carry_i_91_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_49_1(add_ln1030_3_fu_1177_p2__0_carry_i_92_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_51_0(add_ln1030_3_fu_1177_p2__0_carry_i_86_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_51_1(add_ln1030_3_fu_1177_p2__0_carry_i_87_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_52_0(add_ln1030_3_fu_1177_p2__0_carry_i_94_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_52_1(add_ln1030_3_fu_1177_p2__0_carry_i_101_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_55_0(add_ln1040_fu_1293_p2_carry_i_41_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_58_0(add_ln1030_3_fu_1177_p2__0_carry_i_97_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_58_1(add_ln1030_3_fu_1177_p2__0_carry_i_108_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_6_0({\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [7],\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [5:0]}),
        .add_ln1030_3_fu_1177_p2__0_carry_i_6_1({p_0_0_01185_21748_ph_i_reg_387__0[7],p_0_0_01185_21748_ph_i_reg_387__0[5:0]}),
        .add_ln1030_3_fu_1177_p2__0_carry_i_9_0(add_ln1040_fu_1293_p2_carry_i_27_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_9_1(add_ln1040_fu_1293_p2_carry_i_28_n_5),
        .add_ln1030_3_fu_1177_p2__0_carry_i_9_2(add_ln1039_fu_1203_p2_carry_i_26_n_5),
        .\add_ln1030_3_reg_2090_reg[7] (add_ln1030_3_fu_1177_p2__0_carry_i_37_n_5),
        .\add_ln1030_3_reg_2090_reg[7]_0 (add_ln1030_3_fu_1177_p2__0_carry_i_38_n_5),
        .add_ln1039_fu_1203_p2(add_ln1039_fu_1203_p2),
        .add_ln1039_fu_1203_p2_carry(\p_0_0_0116317541765_i_fu_160_reg[7]_0 ),
        .add_ln1039_fu_1203_p2_carry_0(add_ln1039_fu_1203_p2_carry_i_34_n_5),
        .add_ln1039_fu_1203_p2_carry_1(add_ln1039_fu_1203_p2_carry_i_33_n_5),
        .add_ln1039_fu_1203_p2_carry_2(add_ln1039_fu_1203_p2_carry_i_32_n_5),
        .add_ln1039_fu_1203_p2_carry_3(add_ln1039_fu_1203_p2_carry_i_31_n_5),
        .add_ln1039_fu_1203_p2_carry_4(add_ln1039_fu_1203_p2_carry_i_30_n_5),
        .add_ln1039_fu_1203_p2_carry_5(add_ln1039_fu_1203_p2_carry_i_28_n_5),
        .add_ln1039_fu_1203_p2_carry__0(add_ln1039_fu_1203_p2_carry_i_25_n_5),
        .add_ln1040_fu_1293_p2(add_ln1040_fu_1293_p2),
        .add_ln1040_fu_1293_p2_carry(\p_0_0_0116117581769_i_fu_168_reg[7]_0 ),
        .add_ln1040_fu_1293_p2_carry_0(\p_0_0_0116217561767_i_fu_164_reg[7]_0 ),
        .add_ln1040_fu_1293_p2_carry_1(add_ln1040_fu_1293_p2_carry_i_42_n_5),
        .add_ln1040_fu_1293_p2_carry_2(add_ln1040_fu_1293_p2_carry_i_40_n_5),
        .add_ln1040_fu_1293_p2_carry_3(add_ln1040_fu_1293_p2_carry_i_38_n_5),
        .add_ln1040_fu_1293_p2_carry_4(add_ln1040_fu_1293_p2_carry_i_36_n_5),
        .add_ln1040_fu_1293_p2_carry_5(add_ln1040_fu_1293_p2_carry_i_34_n_5),
        .add_ln1040_fu_1293_p2_carry_6(add_ln1040_fu_1293_p2_carry_i_31_n_5),
        .add_ln1040_fu_1293_p2_carry__0(add_ln1040_fu_1293_p2_carry_i_26_n_5),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .cmp161_i_reg_1993_pp0_iter1_reg(cmp161_i_reg_1993_pp0_iter1_reg),
        .d0(LineBufVal_4_fu_730_p4),
        .icmp_ln891_reg_1978(icmp_ln891_reg_1978),
        .icmp_ln891_reg_1978_pp0_iter1_reg(icmp_ln891_reg_1978_pp0_iter1_reg),
        .lineBuffer_2_ce0_local(lineBuffer_2_ce0_local),
        .\p_0_0_0116117581769_i_fu_168_reg[7] (sub_ln1040_fu_1273_p2),
        .\p_0_0_0116117581769_i_fu_168_reg[7]_0 (lineBuffer_2_U_n_93),
        .\p_0_0_0116217561767_i_fu_164_reg[7] ({lineBuffer_2_U_n_85,lineBuffer_2_U_n_86,lineBuffer_2_U_n_87,lineBuffer_2_U_n_88,lineBuffer_2_U_n_89,lineBuffer_2_U_n_90,lineBuffer_2_U_n_91,lineBuffer_2_U_n_92}),
        .\p_0_0_0116217561767_i_fu_164_reg[7]_0 ({lineBuffer_2_U_n_94,lineBuffer_2_U_n_95,lineBuffer_2_U_n_96,lineBuffer_2_U_n_97,lineBuffer_2_U_n_98,lineBuffer_2_U_n_99,lineBuffer_2_U_n_100,lineBuffer_2_U_n_101}),
        .\p_0_0_0116317541765_i_fu_160_reg[7] (sub_ln1039_fu_1183_p2),
        .\p_0_0_0116317541765_i_fu_160_reg[7]_0 (lineBuffer_2_U_n_102),
        .q0(lineBuffer_2_q0),
        .ram_reg_bram_0_0(\icmp_ln881_reg_1974_reg_n_5_[0] ),
        .ram_reg_bram_1_0(lineBuffer_2_U_n_39),
        .ram_reg_bram_1_1(lineBuffer_2_U_n_40),
        .ram_reg_bram_2_0(lineBuffer_addr_reg_1982),
        .select_ln1039_fu_1265_p3(select_ln1039_fu_1265_p3),
        .\select_ln1039_reg_2095_reg[10] (lineBuffer_2_U_n_6),
        .\select_ln1039_reg_2095_reg[10]_0 (\select_ln1039_reg_2095_reg_n_5_[10] ),
        .\select_ln1039_reg_2095_reg[10]_1 (\select_ln1039_reg_2095[10]_i_2_n_5 ),
        .\select_ln1039_reg_2095_reg[10]_2 (add_ln1039_fu_1203_p2_carry__0_n_11),
        .\select_ln1039_reg_2095_reg[4] (\select_ln1039_reg_2095[4]_i_2_n_5 ),
        .\select_ln1039_reg_2095_reg[4]_0 (\select_ln1039_reg_2095[4]_i_3_n_5 ),
        .\select_ln1039_reg_2095_reg[5] (\select_ln1039_reg_2095[9]_i_2_n_5 ),
        .\select_ln1039_reg_2095_reg[5]_0 (\select_ln1039_reg_2095[9]_i_3_n_5 ),
        .select_ln1040_fu_1355_p3(select_ln1040_fu_1355_p3),
        .\select_ln1040_reg_2100_reg[10] (lineBuffer_2_U_n_5),
        .\select_ln1040_reg_2100_reg[10]_0 (\select_ln1040_reg_2100_reg_n_5_[10] ),
        .\select_ln1040_reg_2100_reg[10]_1 (\select_ln1040_reg_2100[10]_i_2_n_5 ),
        .\select_ln1040_reg_2100_reg[4] (\select_ln1040_reg_2100[4]_i_2_n_5 ),
        .\select_ln1040_reg_2100_reg[4]_0 (\select_ln1040_reg_2100[4]_i_3_n_5 ),
        .\select_ln1040_reg_2100_reg[5] (\select_ln1040_reg_2100[9]_i_2_n_5 ),
        .\select_ln1040_reg_2100_reg[5]_0 (\select_ln1040_reg_2100[9]_i_3_n_5 ));
  FDRE \lineBuffer_2_addr_reg_1988_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[0]),
        .Q(lineBuffer_addr_reg_1982[0]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[10]),
        .Q(lineBuffer_addr_reg_1982[10]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[11]),
        .Q(lineBuffer_addr_reg_1982[11]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[1]),
        .Q(lineBuffer_addr_reg_1982[1]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[2]),
        .Q(lineBuffer_addr_reg_1982[2]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[3]),
        .Q(lineBuffer_addr_reg_1982[3]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[4]),
        .Q(lineBuffer_addr_reg_1982[4]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[5]),
        .Q(lineBuffer_addr_reg_1982[5]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[6]),
        .Q(lineBuffer_addr_reg_1982[6]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[7]),
        .Q(lineBuffer_addr_reg_1982[7]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[8]),
        .Q(lineBuffer_addr_reg_1982[8]),
        .R(1'b0));
  FDRE \lineBuffer_2_addr_reg_1988_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_address1[9]),
        .Q(lineBuffer_addr_reg_1982[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 lineBuffer_U
       (.DOUTBDOUT(q1[15:0]),
        .Q(lineBuffer_addr_reg_1982),
        .WEA(ap_condition_248),
        .and_ln1052_reg_2016_pp0_iter2_reg(and_ln1052_reg_2016_pp0_iter2_reg),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .cmp203_i_reg_470(cmp203_i_reg_470),
        .cmp59_i_reg_465(cmp59_i_reg_465),
        .d0(d0),
        .grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .icmp_ln891_reg_1978(icmp_ln891_reg_1978),
        .imgRB_empty_n(imgRB_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .lineBuffer_address1(lineBuffer_address1),
        .q1(q1[23:16]),
        .ram_reg_bram_0_0(flow_control_loop_pipe_sequential_init_U_n_137),
        .ram_reg_bram_1_0(flow_control_loop_pipe_sequential_init_U_n_139),
        .ram_reg_bram_1_1(flow_control_loop_pipe_sequential_init_U_n_140),
        .ram_reg_bram_1_2(ram_reg_bram_1),
        .ram_reg_bram_2_0(LineBufVal_4_fu_730_p4),
        .ram_reg_bram_2_1(\icmp_ln881_reg_1974_reg_n_5_[0] ),
        .ram_reg_bram_2_2(ram_reg_bram_2),
        .ram_reg_bram_2_3(ram_reg_bram_2_0));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[2]_i_1__2 
       (.I0(push_2),
        .I1(imgRB_empty_n),
        .I2(lineBuffer_2_ce0_local),
        .I3(\ap_CS_fsm_reg[3] [1]),
        .I4(cmp59_i_reg_465),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_3__0 
       (.I0(push_2),
        .I1(cmp59_i_reg_465),
        .I2(\ap_CS_fsm_reg[3] [1]),
        .I3(lineBuffer_2_ce0_local),
        .I4(imgRB_empty_n),
        .O(p_9_in_0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117581769_i_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\p_0_0_0116117581769_i_fu_168_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117581769_i_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\p_0_0_0116117581769_i_fu_168_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117581769_i_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(\p_0_0_0116117581769_i_fu_168_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117581769_i_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(\p_0_0_0116117581769_i_fu_168_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117581769_i_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\p_0_0_0116117581769_i_fu_168_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117581769_i_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\p_0_0_0116117581769_i_fu_168_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117581769_i_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\p_0_0_0116117581769_i_fu_168_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116117581769_i_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\p_0_0_0116117581769_i_fu_168_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217561767_i_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217561767_i_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217561767_i_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217561767_i_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217561767_i_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217561767_i_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217561767_i_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116217561767_i_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317541765_i_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(\p_0_0_0116317541765_i_fu_160_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317541765_i_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(\p_0_0_0116317541765_i_fu_160_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317541765_i_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(\p_0_0_0116317541765_i_fu_160_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317541765_i_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(\p_0_0_0116317541765_i_fu_160_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317541765_i_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(\p_0_0_0116317541765_i_fu_160_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317541765_i_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(\p_0_0_0116317541765_i_fu_160_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317541765_i_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(\p_0_0_0116317541765_i_fu_160_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0116317541765_i_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(\p_0_0_0116317541765_i_fu_160_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217521781_i_fu_192_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217521781_i_fu_192_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217521781_i_fu_192_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217521781_i_fu_192_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217521781_i_fu_192_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217521781_i_fu_192_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217521781_i_fu_192_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01183_217521781_i_fu_192_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_0_0_01183_217521782_lcssa1818_i_fu_112[7]_i_1 
       (.I0(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(E));
  FDRE \p_0_0_01183_21752_ph_i_reg_367_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 [0]),
        .Q(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \p_0_0_01183_21752_ph_i_reg_367_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 [1]),
        .Q(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \p_0_0_01183_21752_ph_i_reg_367_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 [2]),
        .Q(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \p_0_0_01183_21752_ph_i_reg_367_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 [3]),
        .Q(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \p_0_0_01183_21752_ph_i_reg_367_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 [4]),
        .Q(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \p_0_0_01183_21752_ph_i_reg_367_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 [5]),
        .Q(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \p_0_0_01183_21752_ph_i_reg_367_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 [6]),
        .Q(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \p_0_0_01183_21752_ph_i_reg_367_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01183_21752_ph_i_reg_367_reg[7]_0 [7]),
        .Q(\p_0_0_01183_21752_ph_i_reg_367_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217501779_i_fu_188_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217501779_i_fu_188_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217501779_i_fu_188_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217501779_i_fu_188_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217501779_i_fu_188_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217501779_i_fu_188_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217501779_i_fu_188_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01184_217501779_i_fu_188_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0200)) 
    \p_0_0_01184_21750_ph_i_reg_377[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\icmp_ln881_reg_1974_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978),
        .O(p_0_0_01183_21752_ph_i_reg_367));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \p_0_0_01184_21750_ph_i_reg_377[7]_i_3 
       (.I0(\icmp_ln881_reg_1974_reg_n_5_[0] ),
        .I1(icmp_ln891_reg_1978),
        .I2(cmp59_i_reg_465),
        .O(ap_condition_314__0));
  FDRE \p_0_0_01184_21750_ph_i_reg_377_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 [0]),
        .Q(p_0_0_01184_21750_ph_i_reg_377[0]),
        .R(1'b0));
  FDRE \p_0_0_01184_21750_ph_i_reg_377_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 [1]),
        .Q(p_0_0_01184_21750_ph_i_reg_377[1]),
        .R(1'b0));
  FDRE \p_0_0_01184_21750_ph_i_reg_377_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 [2]),
        .Q(p_0_0_01184_21750_ph_i_reg_377[2]),
        .R(1'b0));
  FDRE \p_0_0_01184_21750_ph_i_reg_377_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 [3]),
        .Q(p_0_0_01184_21750_ph_i_reg_377[3]),
        .R(1'b0));
  FDRE \p_0_0_01184_21750_ph_i_reg_377_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 [4]),
        .Q(p_0_0_01184_21750_ph_i_reg_377[4]),
        .R(1'b0));
  FDRE \p_0_0_01184_21750_ph_i_reg_377_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 [5]),
        .Q(p_0_0_01184_21750_ph_i_reg_377[5]),
        .R(1'b0));
  FDRE \p_0_0_01184_21750_ph_i_reg_377_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 [6]),
        .Q(p_0_0_01184_21750_ph_i_reg_377[6]),
        .R(1'b0));
  FDRE \p_0_0_01184_21750_ph_i_reg_377_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01184_21750_ph_i_reg_377_reg[7]_0 [7]),
        .Q(p_0_0_01184_21750_ph_i_reg_377[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217481777_i_fu_184_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217481777_i_fu_184_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217481777_i_fu_184_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217481777_i_fu_184_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217481777_i_fu_184_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217481777_i_fu_184_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217481777_i_fu_184_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_01185_217481777_i_fu_184_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_01185_21748_ph_i_reg_387_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 [0]),
        .Q(p_0_0_01185_21748_ph_i_reg_387__0[0]),
        .R(1'b0));
  FDRE \p_0_0_01185_21748_ph_i_reg_387_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 [1]),
        .Q(p_0_0_01185_21748_ph_i_reg_387__0[1]),
        .R(1'b0));
  FDRE \p_0_0_01185_21748_ph_i_reg_387_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 [2]),
        .Q(p_0_0_01185_21748_ph_i_reg_387__0[2]),
        .R(1'b0));
  FDRE \p_0_0_01185_21748_ph_i_reg_387_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 [3]),
        .Q(p_0_0_01185_21748_ph_i_reg_387__0[3]),
        .R(1'b0));
  FDRE \p_0_0_01185_21748_ph_i_reg_387_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 [4]),
        .Q(p_0_0_01185_21748_ph_i_reg_387__0[4]),
        .R(1'b0));
  FDRE \p_0_0_01185_21748_ph_i_reg_387_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 [5]),
        .Q(p_0_0_01185_21748_ph_i_reg_387__0[5]),
        .R(1'b0));
  FDRE \p_0_0_01185_21748_ph_i_reg_387_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 [6]),
        .Q(p_0_0_01185_21748_ph_i_reg_387__0[6]),
        .R(1'b0));
  FDRE \p_0_0_01185_21748_ph_i_reg_387_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_01183_21752_ph_i_reg_367),
        .D(\p_0_0_01185_21748_ph_i_reg_387_reg[7]_0 [7]),
        .Q(p_0_0_01185_21748_ph_i_reg_387__0[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551678_i_fu_196_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551678_i_fu_196_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551678_i_fu_196_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551678_i_fu_196_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551678_i_fu_196_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551678_i_fu_196_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551678_i_fu_196_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_011551678_i_fu_196_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561681_i_fu_200_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561681_i_fu_200_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561681_i_fu_200_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561681_i_fu_200_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561681_i_fu_200_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561681_i_fu_200_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561681_i_fu_200_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_011561681_i_fu_200_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571684_i_fu_204_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571684_i_fu_204_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571684_i_fu_204_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571684_i_fu_204_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571684_i_fu_204_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571684_i_fu_204_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571684_i_fu_204_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_011571684_i_fu_204_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0_0_011551678_i_fu_196),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [7]),
        .R(1'b0));
  CARRY8 \p_1_out_inferred__2/i__carry 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\p_1_out_inferred__2/i__carry_n_5 ,\p_1_out_inferred__2/i__carry_n_6 ,\p_1_out_inferred__2/i__carry_n_7 ,\p_1_out_inferred__2/i__carry_n_8 ,\p_1_out_inferred__2/i__carry_n_9 ,\p_1_out_inferred__2/i__carry_n_10 ,\p_1_out_inferred__2/i__carry_n_11 ,\p_1_out_inferred__2/i__carry_n_12 }),
        .DI({i__carry_i_1_n_5,i__carry_i_2_n_5,i__carry_i_3_n_5,i__carry_i_4_n_5,i__carry_i_5_n_5,i__carry_i_6_n_5,i__carry_i_7_n_5,add_ln1030_reg_2085[0]}),
        .O(\NLW_p_1_out_inferred__2/i__carry_O_UNCONNECTED [7:0]),
        .S({i__carry_i_8_n_5,i__carry_i_9_n_5,i__carry_i_10_n_5,i__carry_i_11_n_5,i__carry_i_12_n_5,i__carry_i_13_n_5,i__carry_i_14_n_5,i__carry_i_15_n_5}));
  CARRY8 \p_1_out_inferred__2/i__carry__0 
       (.CI(\p_1_out_inferred__2/i__carry_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_p_1_out_inferred__2/i__carry__0_CO_UNCONNECTED [7:2],\p_1_out_inferred__2/i__carry__0_n_11 ,\p_1_out_inferred__2/i__carry__0_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_1_n_5,i__carry__0_i_2_n_5}),
        .O(\NLW_p_1_out_inferred__2/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_3_n_5,i__carry__0_i_4_n_5}));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_452[0]_i_1 
       (.I0(\right_4_reg_2027_reg[7]_0 [0]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[0]),
        .O(\pix_7_reg_452[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_452[1]_i_1 
       (.I0(\right_4_reg_2027_reg[7]_0 [1]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[1]),
        .O(\pix_7_reg_452[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_452[2]_i_1 
       (.I0(\right_4_reg_2027_reg[7]_0 [2]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[2]),
        .O(\pix_7_reg_452[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_452[3]_i_1 
       (.I0(\right_4_reg_2027_reg[7]_0 [3]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[3]),
        .O(\pix_7_reg_452[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_452[4]_i_1 
       (.I0(\right_4_reg_2027_reg[7]_0 [4]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[4]),
        .O(\pix_7_reg_452[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_452[5]_i_1 
       (.I0(\right_4_reg_2027_reg[7]_0 [5]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[5]),
        .O(\pix_7_reg_452[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_452[6]_i_1 
       (.I0(\right_4_reg_2027_reg[7]_0 [6]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[6]),
        .O(\pix_7_reg_452[6]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \pix_7_reg_452[7]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln881_reg_1974_pp0_iter1_reg_reg_n_5_[0] ),
        .O(pix_7_reg_452));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_7_reg_452[7]_i_2 
       (.I0(\right_4_reg_2027_reg[7]_0 [7]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[7]),
        .O(\pix_7_reg_452[7]_i_2_n_5 ));
  FDRE \pix_7_reg_452_reg[0] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_7_reg_452[0]_i_1_n_5 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \pix_7_reg_452_reg[1] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_7_reg_452[1]_i_1_n_5 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \pix_7_reg_452_reg[2] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_7_reg_452[2]_i_1_n_5 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \pix_7_reg_452_reg[3] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_7_reg_452[3]_i_1_n_5 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \pix_7_reg_452_reg[4] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_7_reg_452[4]_i_1_n_5 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \pix_7_reg_452_reg[5] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_7_reg_452[5]_i_1_n_5 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \pix_7_reg_452_reg[6] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_7_reg_452[6]_i_1_n_5 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \pix_7_reg_452_reg[7] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_7_reg_452[7]_i_2_n_5 ),
        .Q(Q[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_442[0]_i_1 
       (.I0(\right_2_fu_180_reg[7]_0 [0]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_1_i2_reg_2046[0]),
        .O(\pix_8_reg_442[0]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_442[1]_i_1 
       (.I0(\right_2_fu_180_reg[7]_0 [1]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_1_i2_reg_2046[1]),
        .O(\pix_8_reg_442[1]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_442[2]_i_1 
       (.I0(\right_2_fu_180_reg[7]_0 [2]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_1_i2_reg_2046[2]),
        .O(\pix_8_reg_442[2]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_442[3]_i_1 
       (.I0(\right_2_fu_180_reg[7]_0 [3]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_1_i2_reg_2046[3]),
        .O(\pix_8_reg_442[3]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_442[4]_i_1 
       (.I0(\right_2_fu_180_reg[7]_0 [4]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_1_i2_reg_2046[4]),
        .O(\pix_8_reg_442[4]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_442[5]_i_1 
       (.I0(\right_2_fu_180_reg[7]_0 [5]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_1_i2_reg_2046[5]),
        .O(\pix_8_reg_442[5]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_442[6]_i_1 
       (.I0(\right_2_fu_180_reg[7]_0 [6]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_1_i2_reg_2046[6]),
        .O(\pix_8_reg_442[6]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_8_reg_442[7]_i_1 
       (.I0(\right_2_fu_180_reg[7]_0 [7]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(tmp_1_i2_reg_2046[7]),
        .O(\pix_8_reg_442[7]_i_1_n_5 ));
  FDRE \pix_8_reg_442_reg[0] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_8_reg_442[0]_i_1_n_5 ),
        .Q(pix_8_reg_442[0]),
        .R(1'b0));
  FDRE \pix_8_reg_442_reg[1] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_8_reg_442[1]_i_1_n_5 ),
        .Q(pix_8_reg_442[1]),
        .R(1'b0));
  FDRE \pix_8_reg_442_reg[2] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_8_reg_442[2]_i_1_n_5 ),
        .Q(pix_8_reg_442[2]),
        .R(1'b0));
  FDRE \pix_8_reg_442_reg[3] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_8_reg_442[3]_i_1_n_5 ),
        .Q(pix_8_reg_442[3]),
        .R(1'b0));
  FDRE \pix_8_reg_442_reg[4] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_8_reg_442[4]_i_1_n_5 ),
        .Q(pix_8_reg_442[4]),
        .R(1'b0));
  FDRE \pix_8_reg_442_reg[5] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_8_reg_442[5]_i_1_n_5 ),
        .Q(pix_8_reg_442[5]),
        .R(1'b0));
  FDRE \pix_8_reg_442_reg[6] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_8_reg_442[6]_i_1_n_5 ),
        .Q(pix_8_reg_442[6]),
        .R(1'b0));
  FDRE \pix_8_reg_442_reg[7] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_8_reg_442[7]_i_1_n_5 ),
        .Q(pix_8_reg_442[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_462[0]_i_1 
       (.I0(\right_3_reg_2020_reg[7]_0 [0]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[0]),
        .O(\pix_reg_462[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_462[1]_i_1 
       (.I0(\right_3_reg_2020_reg[7]_0 [1]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[1]),
        .O(\pix_reg_462[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_462[2]_i_1 
       (.I0(\right_3_reg_2020_reg[7]_0 [2]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[2]),
        .O(\pix_reg_462[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_462[3]_i_1 
       (.I0(\right_3_reg_2020_reg[7]_0 [3]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[3]),
        .O(\pix_reg_462[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_462[4]_i_1 
       (.I0(\right_3_reg_2020_reg[7]_0 [4]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[4]),
        .O(\pix_reg_462[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_462[5]_i_1 
       (.I0(\right_3_reg_2020_reg[7]_0 [5]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[5]),
        .O(\pix_reg_462[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_462[6]_i_1 
       (.I0(\right_3_reg_2020_reg[7]_0 [6]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[6]),
        .O(\pix_reg_462[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \pix_reg_462[7]_i_1 
       (.I0(\right_3_reg_2020_reg[7]_0 [7]),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(cmp161_i_reg_1993_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[7]),
        .O(\pix_reg_462[7]_i_1_n_5 ));
  FDRE \pix_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_reg_462[0]_i_1_n_5 ),
        .Q(pix_reg_462__0[0]),
        .R(1'b0));
  FDRE \pix_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_reg_462[1]_i_1_n_5 ),
        .Q(pix_reg_462__0[1]),
        .R(1'b0));
  FDRE \pix_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_reg_462[2]_i_1_n_5 ),
        .Q(pix_reg_462__0[2]),
        .R(1'b0));
  FDRE \pix_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_reg_462[3]_i_1_n_5 ),
        .Q(pix_reg_462__0[3]),
        .R(1'b0));
  FDRE \pix_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_reg_462[4]_i_1_n_5 ),
        .Q(pix_reg_462__0[4]),
        .R(1'b0));
  FDRE \pix_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_reg_462[5]_i_1_n_5 ),
        .Q(pix_reg_462__0[5]),
        .R(1'b0));
  FDRE \pix_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_reg_462[6]_i_1_n_5 ),
        .Q(pix_reg_462__0[6]),
        .R(1'b0));
  FDRE \pix_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(pix_7_reg_452),
        .D(\pix_reg_462[7]_i_1_n_5 ),
        .Q(pix_reg_462__0[7]),
        .R(1'b0));
  CARRY8 r_2_fu_1628_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({r_2_fu_1628_p2_carry_n_5,r_2_fu_1628_p2_carry_n_6,r_2_fu_1628_p2_carry_n_7,r_2_fu_1628_p2_carry_n_8,r_2_fu_1628_p2_carry_n_9,r_2_fu_1628_p2_carry_n_10,r_2_fu_1628_p2_carry_n_11,r_2_fu_1628_p2_carry_n_12}),
        .DI(Q),
        .O({r_2_fu_1628_p2_carry_n_13,r_2_fu_1628_p2_carry_n_14,r_2_fu_1628_p2_carry_n_15,r_2_fu_1628_p2_carry_n_16,r_2_fu_1628_p2_carry_n_17,r_2_fu_1628_p2_carry_n_18,r_2_fu_1628_p2_carry_n_19,r_2_fu_1628_p2_carry_n_20}),
        .S({r_2_fu_1628_p2_carry_i_1_n_5,r_2_fu_1628_p2_carry_i_2_n_5,r_2_fu_1628_p2_carry_i_3_n_5,r_2_fu_1628_p2_carry_i_4_n_5,r_2_fu_1628_p2_carry_i_5_n_5,r_2_fu_1628_p2_carry_i_6_n_5,r_2_fu_1628_p2_carry_i_7_n_5,r_2_fu_1628_p2_carry_i_8_n_5}));
  CARRY8 r_2_fu_1628_p2_carry__0
       (.CI(r_2_fu_1628_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_r_2_fu_1628_p2_carry__0_CO_UNCONNECTED[7:4],r_2_fu_1628_p2_carry__0_n_9,NLW_r_2_fu_1628_p2_carry__0_CO_UNCONNECTED[2],r_2_fu_1628_p2_carry__0_n_11,r_2_fu_1628_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .O({NLW_r_2_fu_1628_p2_carry__0_O_UNCONNECTED[7:3],tmp_23_fu_1667_p4}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,r_2_fu_1628_p2_carry__0_i_1_n_5,r_2_fu_1628_p2_carry__0_i_2_n_5,r_2_fu_1628_p2_carry__0_i_3_n_5}));
  LUT6 #(
    .INIT(64'h5C5C5C5C5F5F5F5C)) 
    r_2_fu_1628_p2_carry__0_i_1
       (.I0(\select_ln1039_reg_2095_reg_n_5_[10] ),
        .I1(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I2(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I3(add_ln1033_fu_1455_p2[8]),
        .I4(r_2_fu_1628_p2_carry__0_i_4_n_5),
        .I5(r_2_fu_1628_p2_carry__0_i_5_n_5),
        .O(r_2_fu_1628_p2_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h00FFABAB00FFFFFF)) 
    r_2_fu_1628_p2_carry__0_i_2
       (.I0(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I1(r_2_fu_1628_p2_carry__0_i_4_n_5),
        .I2(add_ln1033_fu_1455_p2[8]),
        .I3(\select_ln1039_reg_2095_reg_n_5_[9] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(r_2_fu_1628_p2_carry__0_i_5_n_5),
        .O(r_2_fu_1628_p2_carry__0_i_2_n_5));
  LUT6 #(
    .INIT(64'h0000FFFFFF56FF56)) 
    r_2_fu_1628_p2_carry__0_i_3
       (.I0(r_2_fu_1628_p2_carry__0_i_5_n_5),
        .I1(r_2_fu_1628_p2_carry__0_i_4_n_5),
        .I2(add_ln1033_fu_1455_p2[8]),
        .I3(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I4(\select_ln1039_reg_2095_reg_n_5_[8] ),
        .I5(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .O(r_2_fu_1628_p2_carry__0_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    r_2_fu_1628_p2_carry__0_i_4
       (.I0(add_ln1033_fu_1455_p2[6]),
        .I1(r_2_fu_1628_p2_carry_i_19_n_5),
        .I2(add_ln1033_fu_1455_p2[7]),
        .O(r_2_fu_1628_p2_carry__0_i_4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hDFDFDFFE)) 
    r_2_fu_1628_p2_carry__0_i_5
       (.I0(add_ln1033_fu_1455_p2[8]),
        .I1(r_2_fu_1628_p2_carry_i_18_n_5),
        .I2(add_ln1033_fu_1455_p2[7]),
        .I3(r_2_fu_1628_p2_carry_i_19_n_5),
        .I4(add_ln1033_fu_1455_p2[6]),
        .O(r_2_fu_1628_p2_carry__0_i_5_n_5));
  LUT6 #(
    .INIT(64'h55555555AA559A9A)) 
    r_2_fu_1628_p2_carry_i_1
       (.I0(Q[7]),
        .I1(add_ln1033_fu_1455_p2[8]),
        .I2(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I3(\select_ln1039_reg_2095_reg_n_5_[7] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(r_2_fu_1628_p2_carry_i_9_n_5),
        .O(r_2_fu_1628_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h0101010202020201)) 
    r_2_fu_1628_p2_carry_i_10
       (.I0(r_2_fu_1628_p2_carry_i_18_n_5),
        .I1(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I2(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I3(add_ln1033_fu_1455_p2[6]),
        .I4(r_2_fu_1628_p2_carry_i_19_n_5),
        .I5(add_ln1033_fu_1455_p2[7]),
        .O(r_2_fu_1628_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h6665555900000000)) 
    r_2_fu_1628_p2_carry_i_11
       (.I0(add_ln1033_fu_1455_p2[6]),
        .I1(r_2_fu_1628_p2_carry_i_13_n_5),
        .I2(r_2_fu_1628_p2_carry_i_21_n_5),
        .I3(add_ln1033_fu_1455_p2[4]),
        .I4(add_ln1033_fu_1455_p2[5]),
        .I5(r_2_fu_1628_p2_carry_i_20_n_5),
        .O(r_2_fu_1628_p2_carry_i_11_n_5));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h0F44)) 
    r_2_fu_1628_p2_carry_i_12
       (.I0(add_ln1033_fu_1455_p2[5]),
        .I1(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I2(\select_ln1039_reg_2095_reg_n_5_[4] ),
        .I3(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .O(r_2_fu_1628_p2_carry_i_12_n_5));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    r_2_fu_1628_p2_carry_i_13
       (.I0(add_ln1033_fu_1455_p2[4]),
        .I1(add_ln1033_fu_1455_p2[2]),
        .I2(add_ln1033_fu_1455_p2[1]),
        .I3(add_ln1033_fu_1455_p2[0]),
        .I4(add_ln1033_fu_1455_p2[3]),
        .O(r_2_fu_1628_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    r_2_fu_1628_p2_carry_i_14
       (.I0(add_ln1033_fu_1455_p2[3]),
        .I1(add_ln1033_fu_1455_p2[0]),
        .I2(add_ln1033_fu_1455_p2[1]),
        .I3(add_ln1033_fu_1455_p2[2]),
        .I4(add_ln1033_fu_1455_p2[4]),
        .I5(add_ln1033_fu_1455_p2[5]),
        .O(r_2_fu_1628_p2_carry_i_14_n_5));
  LUT6 #(
    .INIT(64'h9555555500000000)) 
    r_2_fu_1628_p2_carry_i_15
       (.I0(add_ln1033_fu_1455_p2[4]),
        .I1(add_ln1033_fu_1455_p2[2]),
        .I2(add_ln1033_fu_1455_p2[1]),
        .I3(add_ln1033_fu_1455_p2[0]),
        .I4(add_ln1033_fu_1455_p2[3]),
        .I5(r_2_fu_1628_p2_carry_i_20_n_5),
        .O(r_2_fu_1628_p2_carry_i_15_n_5));
  LUT6 #(
    .INIT(64'h000000800000007F)) 
    r_2_fu_1628_p2_carry_i_16
       (.I0(add_ln1033_fu_1455_p2[2]),
        .I1(add_ln1033_fu_1455_p2[1]),
        .I2(add_ln1033_fu_1455_p2[0]),
        .I3(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I4(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I5(add_ln1033_fu_1455_p2[3]),
        .O(r_2_fu_1628_p2_carry_i_16_n_5));
  LUT6 #(
    .INIT(64'h00F008F80FFF07F7)) 
    r_2_fu_1628_p2_carry_i_17
       (.I0(add_ln1033_fu_1455_p2[0]),
        .I1(add_ln1033_fu_1455_p2[1]),
        .I2(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I3(\select_ln1039_reg_2095_reg_n_5_[1] ),
        .I4(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I5(add_ln1033_fu_1455_p2[2]),
        .O(r_2_fu_1628_p2_carry_i_17_n_5));
  LUT5 #(
    .INIT(32'hDDDFFFFE)) 
    r_2_fu_1628_p2_carry_i_18
       (.I0(add_ln1033_fu_1455_p2[6]),
        .I1(r_2_fu_1628_p2_carry_i_13_n_5),
        .I2(r_2_fu_1628_p2_carry_i_21_n_5),
        .I3(add_ln1033_fu_1455_p2[4]),
        .I4(add_ln1033_fu_1455_p2[5]),
        .O(r_2_fu_1628_p2_carry_i_18_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    r_2_fu_1628_p2_carry_i_19
       (.I0(add_ln1033_fu_1455_p2[5]),
        .I1(add_ln1033_fu_1455_p2[4]),
        .I2(add_ln1033_fu_1455_p2[2]),
        .I3(add_ln1033_fu_1455_p2[1]),
        .I4(add_ln1033_fu_1455_p2[0]),
        .I5(add_ln1033_fu_1455_p2[3]),
        .O(r_2_fu_1628_p2_carry_i_19_n_5));
  LUT6 #(
    .INIT(64'h55555555AA559A9A)) 
    r_2_fu_1628_p2_carry_i_2
       (.I0(Q[6]),
        .I1(add_ln1033_fu_1455_p2[7]),
        .I2(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I3(\select_ln1039_reg_2095_reg_n_5_[6] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(r_2_fu_1628_p2_carry_i_10_n_5),
        .O(r_2_fu_1628_p2_carry_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h1)) 
    r_2_fu_1628_p2_carry_i_20
       (.I0(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I1(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .O(r_2_fu_1628_p2_carry_i_20_n_5));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    r_2_fu_1628_p2_carry_i_21
       (.I0(add_ln1033_fu_1455_p2[2]),
        .I1(add_ln1033_fu_1455_p2[1]),
        .I2(add_ln1033_fu_1455_p2[0]),
        .I3(add_ln1033_fu_1455_p2[3]),
        .O(r_2_fu_1628_p2_carry_i_21_n_5));
  LUT6 #(
    .INIT(64'h55555555AA559A9A)) 
    r_2_fu_1628_p2_carry_i_3
       (.I0(Q[5]),
        .I1(add_ln1033_fu_1455_p2[6]),
        .I2(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I3(\select_ln1039_reg_2095_reg_n_5_[5] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(r_2_fu_1628_p2_carry_i_11_n_5),
        .O(r_2_fu_1628_p2_carry_i_3_n_5));
  LUT6 #(
    .INIT(64'h6666666566666656)) 
    r_2_fu_1628_p2_carry_i_4
       (.I0(Q[4]),
        .I1(r_2_fu_1628_p2_carry_i_12_n_5),
        .I2(r_2_fu_1628_p2_carry_i_13_n_5),
        .I3(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I4(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I5(r_2_fu_1628_p2_carry_i_14_n_5),
        .O(r_2_fu_1628_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'h55555555AA559A9A)) 
    r_2_fu_1628_p2_carry_i_5
       (.I0(Q[3]),
        .I1(add_ln1033_fu_1455_p2[4]),
        .I2(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I3(\select_ln1039_reg_2095_reg_n_5_[3] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(r_2_fu_1628_p2_carry_i_15_n_5),
        .O(r_2_fu_1628_p2_carry_i_5_n_5));
  LUT6 #(
    .INIT(64'h55555555AA559A9A)) 
    r_2_fu_1628_p2_carry_i_6
       (.I0(Q[2]),
        .I1(add_ln1033_fu_1455_p2[3]),
        .I2(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I3(\select_ln1039_reg_2095_reg_n_5_[2] ),
        .I4(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I5(r_2_fu_1628_p2_carry_i_16_n_5),
        .O(r_2_fu_1628_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    r_2_fu_1628_p2_carry_i_7
       (.I0(Q[1]),
        .I1(r_2_fu_1628_p2_carry_i_17_n_5),
        .O(r_2_fu_1628_p2_carry_i_7_n_5));
  LUT6 #(
    .INIT(64'hA99AAA9965566655)) 
    r_2_fu_1628_p2_carry_i_8
       (.I0(Q[0]),
        .I1(\p_1_out_inferred__2/i__carry__0_n_11 ),
        .I2(add_ln1033_fu_1455_p2_carry__0_n_11),
        .I3(add_ln1033_fu_1455_p2[1]),
        .I4(add_ln1033_fu_1455_p2[0]),
        .I5(\select_ln1039_reg_2095_reg_n_5_[0] ),
        .O(r_2_fu_1628_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h6565655900000000)) 
    r_2_fu_1628_p2_carry_i_9
       (.I0(add_ln1033_fu_1455_p2[8]),
        .I1(r_2_fu_1628_p2_carry_i_18_n_5),
        .I2(add_ln1033_fu_1455_p2[7]),
        .I3(r_2_fu_1628_p2_carry_i_19_n_5),
        .I4(add_ln1033_fu_1455_p2[6]),
        .I5(r_2_fu_1628_p2_carry_i_20_n_5),
        .O(r_2_fu_1628_p2_carry_i_9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_bram_1_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\icmp_ln881_reg_1974_reg_n_5_[0] ),
        .I3(icmp_ln891_reg_1978),
        .O(lineBuffer_2_ce0_local));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(\right_1_fu_176_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(\right_1_fu_176_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(\right_1_fu_176_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(\right_1_fu_176_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(\right_1_fu_176_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(\right_1_fu_176_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(\right_1_fu_176_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_1_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(\right_1_fu_176_reg_n_5_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(\right_2_fu_180_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(\right_2_fu_180_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(\right_2_fu_180_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(\right_2_fu_180_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(\right_2_fu_180_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(\right_2_fu_180_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(\right_2_fu_180_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_2_fu_180_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0116117581769_i_fu_168),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(\right_2_fu_180_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \right_3_reg_2020_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(right_fu_172__0[0]),
        .Q(\right_3_reg_2020_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \right_3_reg_2020_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(right_fu_172__0[1]),
        .Q(\right_3_reg_2020_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \right_3_reg_2020_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(right_fu_172__0[2]),
        .Q(\right_3_reg_2020_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \right_3_reg_2020_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(right_fu_172__0[3]),
        .Q(\right_3_reg_2020_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \right_3_reg_2020_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(right_fu_172__0[4]),
        .Q(\right_3_reg_2020_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \right_3_reg_2020_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(right_fu_172__0[5]),
        .Q(\right_3_reg_2020_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \right_3_reg_2020_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(right_fu_172__0[6]),
        .Q(\right_3_reg_2020_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \right_3_reg_2020_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(right_fu_172__0[7]),
        .Q(\right_3_reg_2020_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \right_4_reg_2027_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(\right_1_fu_176_reg_n_5_[0] ),
        .Q(\right_4_reg_2027_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \right_4_reg_2027_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(\right_1_fu_176_reg_n_5_[1] ),
        .Q(\right_4_reg_2027_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \right_4_reg_2027_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(\right_1_fu_176_reg_n_5_[2] ),
        .Q(\right_4_reg_2027_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \right_4_reg_2027_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(\right_1_fu_176_reg_n_5_[3] ),
        .Q(\right_4_reg_2027_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \right_4_reg_2027_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(\right_1_fu_176_reg_n_5_[4] ),
        .Q(\right_4_reg_2027_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \right_4_reg_2027_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(\right_1_fu_176_reg_n_5_[5] ),
        .Q(\right_4_reg_2027_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \right_4_reg_2027_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(\right_1_fu_176_reg_n_5_[6] ),
        .Q(\right_4_reg_2027_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \right_4_reg_2027_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_248),
        .D(\right_1_fu_176_reg_n_5_[7] ),
        .Q(\right_4_reg_2027_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(right_fu_172__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(right_fu_172__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(right_fu_172__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(right_fu_172__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(right_fu_172__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(right_fu_172__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(right_fu_172__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \right_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(right_1_fu_176),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(right_fu_172__0[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \select_ln1039_reg_2095[10]_i_2 
       (.I0(add_ln1039_fu_1203_p2[6]),
        .I1(\select_ln1039_reg_2095[9]_i_3_n_5 ),
        .I2(add_ln1039_fu_1203_p2[7]),
        .O(\select_ln1039_reg_2095[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \select_ln1039_reg_2095[4]_i_2 
       (.I0(add_ln1039_fu_1203_p2[3]),
        .I1(add_ln1039_fu_1203_p2[0]),
        .I2(add_ln1039_fu_1203_p2[1]),
        .I3(add_ln1039_fu_1203_p2[2]),
        .I4(add_ln1039_fu_1203_p2[4]),
        .I5(add_ln1039_fu_1203_p2[5]),
        .O(\select_ln1039_reg_2095[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \select_ln1039_reg_2095[4]_i_3 
       (.I0(add_ln1039_fu_1203_p2[4]),
        .I1(add_ln1039_fu_1203_p2[2]),
        .I2(add_ln1039_fu_1203_p2[1]),
        .I3(add_ln1039_fu_1203_p2[0]),
        .I4(add_ln1039_fu_1203_p2[3]),
        .O(\select_ln1039_reg_2095[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \select_ln1039_reg_2095[9]_i_2 
       (.I0(add_ln1039_fu_1203_p2[5]),
        .I1(add_ln1039_fu_1203_p2[3]),
        .I2(add_ln1039_fu_1203_p2[0]),
        .I3(add_ln1039_fu_1203_p2[1]),
        .I4(add_ln1039_fu_1203_p2[2]),
        .I5(add_ln1039_fu_1203_p2[4]),
        .O(\select_ln1039_reg_2095[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln1039_reg_2095[9]_i_3 
       (.I0(add_ln1039_fu_1203_p2[5]),
        .I1(add_ln1039_fu_1203_p2[4]),
        .I2(add_ln1039_fu_1203_p2[2]),
        .I3(add_ln1039_fu_1203_p2[1]),
        .I4(add_ln1039_fu_1203_p2[0]),
        .I5(add_ln1039_fu_1203_p2[3]),
        .O(\select_ln1039_reg_2095[9]_i_3_n_5 ));
  FDRE \select_ln1039_reg_2095_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1039_fu_1265_p3[0]),
        .Q(\select_ln1039_reg_2095_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln1039_reg_2095_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lineBuffer_2_U_n_6),
        .Q(\select_ln1039_reg_2095_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \select_ln1039_reg_2095_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1039_fu_1265_p3[1]),
        .Q(\select_ln1039_reg_2095_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln1039_reg_2095_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1039_fu_1265_p3[2]),
        .Q(\select_ln1039_reg_2095_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln1039_reg_2095_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1039_fu_1265_p3[3]),
        .Q(\select_ln1039_reg_2095_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln1039_reg_2095_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1039_fu_1265_p3[4]),
        .Q(\select_ln1039_reg_2095_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \select_ln1039_reg_2095_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1039_fu_1265_p3[5]),
        .Q(\select_ln1039_reg_2095_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \select_ln1039_reg_2095_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1039_fu_1265_p3[6]),
        .Q(\select_ln1039_reg_2095_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \select_ln1039_reg_2095_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1039_fu_1265_p3[7]),
        .Q(\select_ln1039_reg_2095_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \select_ln1039_reg_2095_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1039_fu_1265_p3[8]),
        .Q(\select_ln1039_reg_2095_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \select_ln1039_reg_2095_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1039_fu_1265_p3[9]),
        .Q(\select_ln1039_reg_2095_reg_n_5_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hFE)) 
    \select_ln1040_reg_2100[10]_i_2 
       (.I0(add_ln1040_fu_1293_p2[6]),
        .I1(\select_ln1040_reg_2100[9]_i_3_n_5 ),
        .I2(add_ln1040_fu_1293_p2[7]),
        .O(\select_ln1040_reg_2100[10]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \select_ln1040_reg_2100[4]_i_2 
       (.I0(add_ln1040_fu_1293_p2[3]),
        .I1(add_ln1040_fu_1293_p2[0]),
        .I2(add_ln1040_fu_1293_p2[1]),
        .I3(add_ln1040_fu_1293_p2[2]),
        .I4(add_ln1040_fu_1293_p2[4]),
        .I5(add_ln1040_fu_1293_p2[5]),
        .O(\select_ln1040_reg_2100[4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \select_ln1040_reg_2100[4]_i_3 
       (.I0(add_ln1040_fu_1293_p2[4]),
        .I1(add_ln1040_fu_1293_p2[2]),
        .I2(add_ln1040_fu_1293_p2[1]),
        .I3(add_ln1040_fu_1293_p2[0]),
        .I4(add_ln1040_fu_1293_p2[3]),
        .O(\select_ln1040_reg_2100[4]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h8000000000000001)) 
    \select_ln1040_reg_2100[9]_i_2 
       (.I0(add_ln1040_fu_1293_p2[5]),
        .I1(add_ln1040_fu_1293_p2[3]),
        .I2(add_ln1040_fu_1293_p2[0]),
        .I3(add_ln1040_fu_1293_p2[1]),
        .I4(add_ln1040_fu_1293_p2[2]),
        .I5(add_ln1040_fu_1293_p2[4]),
        .O(\select_ln1040_reg_2100[9]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln1040_reg_2100[9]_i_3 
       (.I0(add_ln1040_fu_1293_p2[5]),
        .I1(add_ln1040_fu_1293_p2[4]),
        .I2(add_ln1040_fu_1293_p2[2]),
        .I3(add_ln1040_fu_1293_p2[1]),
        .I4(add_ln1040_fu_1293_p2[0]),
        .I5(add_ln1040_fu_1293_p2[3]),
        .O(\select_ln1040_reg_2100[9]_i_3_n_5 ));
  FDRE \select_ln1040_reg_2100_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1040_fu_1355_p3[0]),
        .Q(\select_ln1040_reg_2100_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \select_ln1040_reg_2100_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(lineBuffer_2_U_n_5),
        .Q(\select_ln1040_reg_2100_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \select_ln1040_reg_2100_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1040_fu_1355_p3[1]),
        .Q(\select_ln1040_reg_2100_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \select_ln1040_reg_2100_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1040_fu_1355_p3[2]),
        .Q(\select_ln1040_reg_2100_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \select_ln1040_reg_2100_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1040_fu_1355_p3[3]),
        .Q(\select_ln1040_reg_2100_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \select_ln1040_reg_2100_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1040_fu_1355_p3[4]),
        .Q(\select_ln1040_reg_2100_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \select_ln1040_reg_2100_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1040_fu_1355_p3[5]),
        .Q(\select_ln1040_reg_2100_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \select_ln1040_reg_2100_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1040_fu_1355_p3[6]),
        .Q(\select_ln1040_reg_2100_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \select_ln1040_reg_2100_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1040_fu_1355_p3[7]),
        .Q(\select_ln1040_reg_2100_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \select_ln1040_reg_2100_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1040_fu_1355_p3[8]),
        .Q(\select_ln1040_reg_2100_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \select_ln1040_reg_2100_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1040_fu_1355_p3[9]),
        .Q(\select_ln1040_reg_2100_reg_n_5_[9] ),
        .R(1'b0));
  FDRE \tmp_1_i2_reg_2046_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[16]),
        .Q(tmp_1_i2_reg_2046[0]),
        .R(1'b0));
  FDRE \tmp_1_i2_reg_2046_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[17]),
        .Q(tmp_1_i2_reg_2046[1]),
        .R(1'b0));
  FDRE \tmp_1_i2_reg_2046_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[18]),
        .Q(tmp_1_i2_reg_2046[2]),
        .R(1'b0));
  FDRE \tmp_1_i2_reg_2046_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[19]),
        .Q(tmp_1_i2_reg_2046[3]),
        .R(1'b0));
  FDRE \tmp_1_i2_reg_2046_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[20]),
        .Q(tmp_1_i2_reg_2046[4]),
        .R(1'b0));
  FDRE \tmp_1_i2_reg_2046_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[21]),
        .Q(tmp_1_i2_reg_2046[5]),
        .R(1'b0));
  FDRE \tmp_1_i2_reg_2046_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[22]),
        .Q(tmp_1_i2_reg_2046[6]),
        .R(1'b0));
  FDRE \tmp_1_i2_reg_2046_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[23]),
        .Q(tmp_1_i2_reg_2046[7]),
        .R(1'b0));
  FDRE \tmp_i1_reg_2040_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[8]),
        .Q(tmp_i1_reg_2040[0]),
        .R(1'b0));
  FDRE \tmp_i1_reg_2040_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[9]),
        .Q(tmp_i1_reg_2040[1]),
        .R(1'b0));
  FDRE \tmp_i1_reg_2040_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[10]),
        .Q(tmp_i1_reg_2040[2]),
        .R(1'b0));
  FDRE \tmp_i1_reg_2040_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[11]),
        .Q(tmp_i1_reg_2040[3]),
        .R(1'b0));
  FDRE \tmp_i1_reg_2040_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[12]),
        .Q(tmp_i1_reg_2040[4]),
        .R(1'b0));
  FDRE \tmp_i1_reg_2040_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[13]),
        .Q(tmp_i1_reg_2040[5]),
        .R(1'b0));
  FDRE \tmp_i1_reg_2040_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[14]),
        .Q(tmp_i1_reg_2040[6]),
        .R(1'b0));
  FDRE \tmp_i1_reg_2040_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[15]),
        .Q(tmp_i1_reg_2040[7]),
        .R(1'b0));
  FDRE \trunc_ln902_reg_2034_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[0]),
        .Q(trunc_ln902_reg_2034[0]),
        .R(1'b0));
  FDRE \trunc_ln902_reg_2034_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[1]),
        .Q(trunc_ln902_reg_2034[1]),
        .R(1'b0));
  FDRE \trunc_ln902_reg_2034_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[2]),
        .Q(trunc_ln902_reg_2034[2]),
        .R(1'b0));
  FDRE \trunc_ln902_reg_2034_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[3]),
        .Q(trunc_ln902_reg_2034[3]),
        .R(1'b0));
  FDRE \trunc_ln902_reg_2034_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[4]),
        .Q(trunc_ln902_reg_2034[4]),
        .R(1'b0));
  FDRE \trunc_ln902_reg_2034_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[5]),
        .Q(trunc_ln902_reg_2034[5]),
        .R(1'b0));
  FDRE \trunc_ln902_reg_2034_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[6]),
        .Q(trunc_ln902_reg_2034[6]),
        .R(1'b0));
  FDRE \trunc_ln902_reg_2034_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(q1[7]),
        .Q(trunc_ln902_reg_2034[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[0]),
        .Q(\x_fu_156_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[10]),
        .Q(\x_fu_156_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[11]),
        .Q(\x_fu_156_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[1]),
        .Q(\x_fu_156_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[2]),
        .Q(\x_fu_156_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[3]),
        .Q(\x_fu_156_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[4]),
        .Q(\x_fu_156_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[5]),
        .Q(\x_fu_156_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[6]),
        .Q(\x_fu_156_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[7]),
        .Q(\x_fu_156_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[8]),
        .Q(\x_fu_156_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_156_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_156),
        .D(lineBuffer_address1[9]),
        .Q(\x_fu_156_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_7));
  FDRE \zext_ln1023_1_reg_2068_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_fu_172__0[0]),
        .Q(zext_ln1023_1_reg_2068_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1023_1_reg_2068_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_fu_172__0[1]),
        .Q(zext_ln1023_1_reg_2068_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1023_1_reg_2068_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_fu_172__0[2]),
        .Q(zext_ln1023_1_reg_2068_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1023_1_reg_2068_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_fu_172__0[3]),
        .Q(zext_ln1023_1_reg_2068_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1023_1_reg_2068_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_fu_172__0[4]),
        .Q(zext_ln1023_1_reg_2068_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1023_1_reg_2068_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_fu_172__0[5]),
        .Q(zext_ln1023_1_reg_2068_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1023_1_reg_2068_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_fu_172__0[6]),
        .Q(zext_ln1023_1_reg_2068_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1023_1_reg_2068_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(right_fu_172__0[7]),
        .Q(zext_ln1023_1_reg_2068_reg[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1023_reg_2063[0]_i_1 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [0]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[0]),
        .O(\zext_ln1023_reg_2063[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1023_reg_2063[1]_i_1 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [1]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[1]),
        .O(\zext_ln1023_reg_2063[1]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1023_reg_2063[2]_i_1 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [2]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[2]),
        .O(\zext_ln1023_reg_2063[2]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1023_reg_2063[3]_i_1 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [3]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[3]),
        .O(\zext_ln1023_reg_2063[3]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1023_reg_2063[4]_i_1 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [4]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[4]),
        .O(\zext_ln1023_reg_2063[4]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1023_reg_2063[5]_i_1 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [5]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[5]),
        .O(\zext_ln1023_reg_2063[5]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1023_reg_2063[6]_i_1 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [6]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[6]),
        .O(\zext_ln1023_reg_2063[6]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1023_reg_2063[7]_i_1 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [7]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(trunc_ln902_reg_2034[7]),
        .O(\zext_ln1023_reg_2063[7]_i_1_n_5 ));
  FDRE \zext_ln1023_reg_2063_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1023_reg_2063[0]_i_1_n_5 ),
        .Q(\zext_ln1023_reg_2063_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \zext_ln1023_reg_2063_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1023_reg_2063[1]_i_1_n_5 ),
        .Q(\zext_ln1023_reg_2063_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \zext_ln1023_reg_2063_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1023_reg_2063[2]_i_1_n_5 ),
        .Q(\zext_ln1023_reg_2063_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \zext_ln1023_reg_2063_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1023_reg_2063[3]_i_1_n_5 ),
        .Q(\zext_ln1023_reg_2063_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \zext_ln1023_reg_2063_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1023_reg_2063[4]_i_1_n_5 ),
        .Q(\zext_ln1023_reg_2063_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \zext_ln1023_reg_2063_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1023_reg_2063[5]_i_1_n_5 ),
        .Q(\zext_ln1023_reg_2063_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \zext_ln1023_reg_2063_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1023_reg_2063[6]_i_1_n_5 ),
        .Q(\zext_ln1023_reg_2063_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \zext_ln1023_reg_2063_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\zext_ln1023_reg_2063[7]_i_1_n_5 ),
        .Q(\zext_ln1023_reg_2063_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \zext_ln1025_1_reg_2079_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\right_1_fu_176_reg_n_5_[0] ),
        .Q(zext_ln1025_1_reg_2079[0]),
        .R(1'b0));
  FDRE \zext_ln1025_1_reg_2079_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\right_1_fu_176_reg_n_5_[1] ),
        .Q(zext_ln1025_1_reg_2079[1]),
        .R(1'b0));
  FDRE \zext_ln1025_1_reg_2079_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\right_1_fu_176_reg_n_5_[2] ),
        .Q(zext_ln1025_1_reg_2079[2]),
        .R(1'b0));
  FDRE \zext_ln1025_1_reg_2079_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\right_1_fu_176_reg_n_5_[3] ),
        .Q(zext_ln1025_1_reg_2079[3]),
        .R(1'b0));
  FDRE \zext_ln1025_1_reg_2079_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\right_1_fu_176_reg_n_5_[4] ),
        .Q(zext_ln1025_1_reg_2079[4]),
        .R(1'b0));
  FDRE \zext_ln1025_1_reg_2079_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\right_1_fu_176_reg_n_5_[5] ),
        .Q(zext_ln1025_1_reg_2079[5]),
        .R(1'b0));
  FDRE \zext_ln1025_1_reg_2079_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\right_1_fu_176_reg_n_5_[6] ),
        .Q(zext_ln1025_1_reg_2079[6]),
        .R(1'b0));
  FDRE \zext_ln1025_1_reg_2079_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\right_1_fu_176_reg_n_5_[7] ),
        .Q(zext_ln1025_1_reg_2079[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1025_reg_2073[0]_i_1 
       (.I0(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [0]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[0]),
        .O(ap_phi_mux_left_1_phi_fu_427_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1025_reg_2073[1]_i_1 
       (.I0(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [1]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[1]),
        .O(ap_phi_mux_left_1_phi_fu_427_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1025_reg_2073[2]_i_1 
       (.I0(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [2]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[2]),
        .O(ap_phi_mux_left_1_phi_fu_427_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1025_reg_2073[3]_i_1 
       (.I0(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [3]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[3]),
        .O(ap_phi_mux_left_1_phi_fu_427_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1025_reg_2073[4]_i_1 
       (.I0(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [4]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[4]),
        .O(ap_phi_mux_left_1_phi_fu_427_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1025_reg_2073[5]_i_1 
       (.I0(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [5]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[5]),
        .O(ap_phi_mux_left_1_phi_fu_427_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1025_reg_2073[6]_i_1 
       (.I0(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [6]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[6]),
        .O(ap_phi_mux_left_1_phi_fu_427_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \zext_ln1025_reg_2073[7]_i_1 
       (.I0(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [7]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(tmp_i1_reg_2040[7]),
        .O(ap_phi_mux_left_1_phi_fu_427_p4[7]));
  FDRE \zext_ln1025_reg_2073_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_mux_left_1_phi_fu_427_p4[0]),
        .Q(zext_ln1025_reg_2073_reg[0]),
        .R(1'b0));
  FDRE \zext_ln1025_reg_2073_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_mux_left_1_phi_fu_427_p4[1]),
        .Q(zext_ln1025_reg_2073_reg[1]),
        .R(1'b0));
  FDRE \zext_ln1025_reg_2073_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_mux_left_1_phi_fu_427_p4[2]),
        .Q(zext_ln1025_reg_2073_reg[2]),
        .R(1'b0));
  FDRE \zext_ln1025_reg_2073_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_mux_left_1_phi_fu_427_p4[3]),
        .Q(zext_ln1025_reg_2073_reg[3]),
        .R(1'b0));
  FDRE \zext_ln1025_reg_2073_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_mux_left_1_phi_fu_427_p4[4]),
        .Q(zext_ln1025_reg_2073_reg[4]),
        .R(1'b0));
  FDRE \zext_ln1025_reg_2073_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_mux_left_1_phi_fu_427_p4[5]),
        .Q(zext_ln1025_reg_2073_reg[5]),
        .R(1'b0));
  FDRE \zext_ln1025_reg_2073_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_mux_left_1_phi_fu_427_p4[6]),
        .Q(zext_ln1025_reg_2073_reg[6]),
        .R(1'b0));
  FDRE \zext_ln1025_reg_2073_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_phi_mux_left_1_phi_fu_427_p4[7]),
        .Q(zext_ln1025_reg_2073_reg[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_lineBuffer_2_RAM_AUTO_1R1W
   (\select_ln1040_reg_2100_reg[10] ,
    \select_ln1039_reg_2095_reg[10] ,
    DI,
    S,
    q0,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    \p_0_0_0116317541765_i_fu_160_reg[7] ,
    \p_0_0_0116117581769_i_fu_168_reg[7] ,
    select_ln1040_fu_1355_p3,
    select_ln1039_fu_1265_p3,
    add_ln1030_3_fu_1177_p2__0_carry_i_41_0,
    \p_0_0_0116217561767_i_fu_164_reg[7] ,
    \p_0_0_0116117581769_i_fu_168_reg[7]_0 ,
    \p_0_0_0116217561767_i_fu_164_reg[7]_0 ,
    \p_0_0_0116317541765_i_fu_160_reg[7]_0 ,
    ap_block_pp0_stage0_11001__0,
    \select_ln1040_reg_2100_reg[10]_0 ,
    add_ln1040_fu_1293_p2,
    \select_ln1040_reg_2100_reg[10]_1 ,
    CO,
    \select_ln1039_reg_2095_reg[10]_0 ,
    add_ln1039_fu_1203_p2,
    \select_ln1039_reg_2095_reg[10]_1 ,
    \select_ln1039_reg_2095_reg[10]_2 ,
    add_ln1030_3_fu_1177_p2__0_carry_i_9_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_35_0,
    Q,
    \add_ln1030_3_reg_2090_reg[7] ,
    add_ln1030_3_fu_1177_p2__0_carry_i_14_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_49_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_49_1,
    add_ln1030_3_fu_1177_p2__0_carry_i_58_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_58_1,
    add_ln1030_3_fu_1177_p2__0_carry_i_30_0,
    add_ln1040_fu_1293_p2_carry,
    add_ln1030_3_fu_1177_p2__0_carry_i_35_1,
    icmp_ln891_reg_1978_pp0_iter1_reg,
    cmp161_i_reg_1993_pp0_iter1_reg,
    add_ln1040_fu_1293_p2_carry_0,
    \add_ln1030_3_reg_2090_reg[7]_0 ,
    add_ln1030_3_fu_1177_p2__0_carry_i_29_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_9_1,
    add_ln1039_fu_1203_p2_carry,
    add_ln1030_3_fu_1177_p2__0_carry_i_40_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_40_1,
    add_ln1030_3_fu_1177_p2__0_carry_i_29_1,
    add_ln1030_3_fu_1177_p2__0_carry_i_47_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_47_1,
    add_ln1030_3_fu_1177_p2__0_carry_i_29_2,
    add_ln1030_3_fu_1177_p2__0_carry_i_55_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_9_2,
    add_ln1030_3_fu_1177_p2__0_carry_i_28_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_6_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_6_1,
    add_ln1030_3_fu_1177_p2__0_carry_i_28_1,
    add_ln1030_3_fu_1177_p2__0_carry_i_51_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_51_1,
    add_ln1030_3_fu_1177_p2__0_carry_i_52_0,
    add_ln1030_3_fu_1177_p2__0_carry_i_52_1,
    add_ln1030_3_fu_1177_p2__0_carry_i_28_2,
    \select_ln1040_reg_2100_reg[4] ,
    \select_ln1040_reg_2100_reg[4]_0 ,
    \select_ln1040_reg_2100_reg[5] ,
    \select_ln1040_reg_2100_reg[5]_0 ,
    \select_ln1039_reg_2095_reg[4] ,
    \select_ln1039_reg_2095_reg[4]_0 ,
    \select_ln1039_reg_2095_reg[5] ,
    \select_ln1039_reg_2095_reg[5]_0 ,
    add_ln1040_fu_1293_p2_carry_1,
    add_ln1040_fu_1293_p2_carry_2,
    add_ln1040_fu_1293_p2_carry_3,
    add_ln1040_fu_1293_p2_carry_4,
    add_ln1040_fu_1293_p2_carry_5,
    add_ln1040_fu_1293_p2_carry_6,
    add_ln1040_fu_1293_p2_carry__0,
    add_ln1039_fu_1203_p2_carry_0,
    add_ln1039_fu_1203_p2_carry_1,
    add_ln1039_fu_1203_p2_carry_2,
    add_ln1039_fu_1203_p2_carry_3,
    add_ln1039_fu_1203_p2_carry_4,
    add_ln1039_fu_1203_p2_carry_5,
    add_ln1039_fu_1203_p2_carry__0,
    ap_enable_reg_pp0_iter1,
    icmp_ln891_reg_1978,
    ram_reg_bram_0_0,
    ram_reg_bram_2_0,
    ap_clk,
    d0,
    lineBuffer_2_ce0_local);
  output \select_ln1040_reg_2100_reg[10] ;
  output \select_ln1039_reg_2095_reg[10] ;
  output [6:0]DI;
  output [0:0]S;
  output [23:0]q0;
  output [0:0]ram_reg_bram_1_0;
  output [0:0]ram_reg_bram_1_1;
  output [7:0]\p_0_0_0116317541765_i_fu_160_reg[7] ;
  output [7:0]\p_0_0_0116117581769_i_fu_168_reg[7] ;
  output [9:0]select_ln1040_fu_1355_p3;
  output [9:0]select_ln1039_fu_1265_p3;
  output [7:0]add_ln1030_3_fu_1177_p2__0_carry_i_41_0;
  output [7:0]\p_0_0_0116217561767_i_fu_164_reg[7] ;
  output [0:0]\p_0_0_0116117581769_i_fu_168_reg[7]_0 ;
  output [7:0]\p_0_0_0116217561767_i_fu_164_reg[7]_0 ;
  output [0:0]\p_0_0_0116317541765_i_fu_160_reg[7]_0 ;
  input ap_block_pp0_stage0_11001__0;
  input \select_ln1040_reg_2100_reg[10]_0 ;
  input [8:0]add_ln1040_fu_1293_p2;
  input \select_ln1040_reg_2100_reg[10]_1 ;
  input [0:0]CO;
  input \select_ln1039_reg_2095_reg[10]_0 ;
  input [8:0]add_ln1039_fu_1203_p2;
  input \select_ln1039_reg_2095_reg[10]_1 ;
  input [0:0]\select_ln1039_reg_2095_reg[10]_2 ;
  input add_ln1030_3_fu_1177_p2__0_carry_i_9_0;
  input add_ln1030_3_fu_1177_p2__0_carry_i_35_0;
  input [6:0]Q;
  input \add_ln1030_3_reg_2090_reg[7] ;
  input [6:0]add_ln1030_3_fu_1177_p2__0_carry_i_14_0;
  input add_ln1030_3_fu_1177_p2__0_carry_i_49_0;
  input add_ln1030_3_fu_1177_p2__0_carry_i_49_1;
  input add_ln1030_3_fu_1177_p2__0_carry_i_58_0;
  input add_ln1030_3_fu_1177_p2__0_carry_i_58_1;
  input add_ln1030_3_fu_1177_p2__0_carry_i_30_0;
  input [7:0]add_ln1040_fu_1293_p2_carry;
  input add_ln1030_3_fu_1177_p2__0_carry_i_35_1;
  input icmp_ln891_reg_1978_pp0_iter1_reg;
  input cmp161_i_reg_1993_pp0_iter1_reg;
  input [7:0]add_ln1040_fu_1293_p2_carry_0;
  input \add_ln1030_3_reg_2090_reg[7]_0 ;
  input add_ln1030_3_fu_1177_p2__0_carry_i_29_0;
  input add_ln1030_3_fu_1177_p2__0_carry_i_9_1;
  input [7:0]add_ln1039_fu_1203_p2_carry;
  input [3:0]add_ln1030_3_fu_1177_p2__0_carry_i_40_0;
  input [3:0]add_ln1030_3_fu_1177_p2__0_carry_i_40_1;
  input add_ln1030_3_fu_1177_p2__0_carry_i_29_1;
  input add_ln1030_3_fu_1177_p2__0_carry_i_47_0;
  input add_ln1030_3_fu_1177_p2__0_carry_i_47_1;
  input add_ln1030_3_fu_1177_p2__0_carry_i_29_2;
  input add_ln1030_3_fu_1177_p2__0_carry_i_55_0;
  input add_ln1030_3_fu_1177_p2__0_carry_i_9_2;
  input add_ln1030_3_fu_1177_p2__0_carry_i_28_0;
  input [6:0]add_ln1030_3_fu_1177_p2__0_carry_i_6_0;
  input [6:0]add_ln1030_3_fu_1177_p2__0_carry_i_6_1;
  input add_ln1030_3_fu_1177_p2__0_carry_i_28_1;
  input add_ln1030_3_fu_1177_p2__0_carry_i_51_0;
  input add_ln1030_3_fu_1177_p2__0_carry_i_51_1;
  input add_ln1030_3_fu_1177_p2__0_carry_i_52_0;
  input add_ln1030_3_fu_1177_p2__0_carry_i_52_1;
  input add_ln1030_3_fu_1177_p2__0_carry_i_28_2;
  input \select_ln1040_reg_2100_reg[4] ;
  input \select_ln1040_reg_2100_reg[4]_0 ;
  input \select_ln1040_reg_2100_reg[5] ;
  input \select_ln1040_reg_2100_reg[5]_0 ;
  input \select_ln1039_reg_2095_reg[4] ;
  input \select_ln1039_reg_2095_reg[4]_0 ;
  input \select_ln1039_reg_2095_reg[5] ;
  input \select_ln1039_reg_2095_reg[5]_0 ;
  input add_ln1040_fu_1293_p2_carry_1;
  input add_ln1040_fu_1293_p2_carry_2;
  input add_ln1040_fu_1293_p2_carry_3;
  input add_ln1040_fu_1293_p2_carry_4;
  input add_ln1040_fu_1293_p2_carry_5;
  input add_ln1040_fu_1293_p2_carry_6;
  input add_ln1040_fu_1293_p2_carry__0;
  input add_ln1039_fu_1203_p2_carry_0;
  input add_ln1039_fu_1203_p2_carry_1;
  input add_ln1039_fu_1203_p2_carry_2;
  input add_ln1039_fu_1203_p2_carry_3;
  input add_ln1039_fu_1203_p2_carry_4;
  input add_ln1039_fu_1203_p2_carry_5;
  input add_ln1039_fu_1203_p2_carry__0;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln891_reg_1978;
  input ram_reg_bram_0_0;
  input [11:0]ram_reg_bram_2_0;
  input ap_clk;
  input [23:0]d0;
  input lineBuffer_2_ce0_local;

  wire [0:0]CO;
  wire [6:0]DI;
  wire [6:0]Q;
  wire [0:0]S;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_104_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_105_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_111_n_5;
  wire [6:0]add_ln1030_3_fu_1177_p2__0_carry_i_14_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_28_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_28_1;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_28_2;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_29_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_29_1;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_29_2;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_30_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_35_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_35_1;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5;
  wire [3:0]add_ln1030_3_fu_1177_p2__0_carry_i_40_0;
  wire [3:0]add_ln1030_3_fu_1177_p2__0_carry_i_40_1;
  wire [7:0]add_ln1030_3_fu_1177_p2__0_carry_i_41_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_45_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_46_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_47_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_47_1;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_47_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_48_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_49_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_49_1;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_49_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_50_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_51_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_51_1;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_52_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_52_1;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_52_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_55_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_55_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_58_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_58_1;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_58_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_60_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_62_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_64_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_66_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_68_n_5;
  wire [6:0]add_ln1030_3_fu_1177_p2__0_carry_i_6_0;
  wire [6:0]add_ln1030_3_fu_1177_p2__0_carry_i_6_1;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_70_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_72_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_74_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_76_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_79_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_96_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_99_n_5;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_9_0;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_9_1;
  wire add_ln1030_3_fu_1177_p2__0_carry_i_9_2;
  wire \add_ln1030_3_reg_2090_reg[7] ;
  wire \add_ln1030_3_reg_2090_reg[7]_0 ;
  wire [8:0]add_ln1039_fu_1203_p2;
  wire [7:0]add_ln1039_fu_1203_p2_carry;
  wire add_ln1039_fu_1203_p2_carry_0;
  wire add_ln1039_fu_1203_p2_carry_1;
  wire add_ln1039_fu_1203_p2_carry_2;
  wire add_ln1039_fu_1203_p2_carry_3;
  wire add_ln1039_fu_1203_p2_carry_4;
  wire add_ln1039_fu_1203_p2_carry_5;
  wire add_ln1039_fu_1203_p2_carry__0;
  wire add_ln1039_fu_1203_p2_carry_i_17_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_18_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_19_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_20_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_21_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_22_n_5;
  wire add_ln1039_fu_1203_p2_carry_i_23_n_5;
  wire [8:0]add_ln1040_fu_1293_p2;
  wire [7:0]add_ln1040_fu_1293_p2_carry;
  wire [7:0]add_ln1040_fu_1293_p2_carry_0;
  wire add_ln1040_fu_1293_p2_carry_1;
  wire add_ln1040_fu_1293_p2_carry_2;
  wire add_ln1040_fu_1293_p2_carry_3;
  wire add_ln1040_fu_1293_p2_carry_4;
  wire add_ln1040_fu_1293_p2_carry_5;
  wire add_ln1040_fu_1293_p2_carry_6;
  wire add_ln1040_fu_1293_p2_carry__0;
  wire add_ln1040_fu_1293_p2_carry_i_17_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_18_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_19_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_20_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_21_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_22_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_23_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_24_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_29_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_44_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_46_n_5;
  wire add_ln1040_fu_1293_p2_carry_i_48_n_5;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [7:0]ap_phi_mux_up_2_phi_fu_475_p4__15;
  wire [7:0]ap_phi_mux_up_phi_fu_493_p4__15;
  wire cmp161_i_reg_1993_pp0_iter1_reg;
  wire [23:0]d0;
  wire icmp_ln891_reg_1978;
  wire icmp_ln891_reg_1978_pp0_iter1_reg;
  wire lineBuffer_2_ce0_local;
  wire [7:0]\p_0_0_0116117581769_i_fu_168_reg[7] ;
  wire [0:0]\p_0_0_0116117581769_i_fu_168_reg[7]_0 ;
  wire [7:0]\p_0_0_0116217561767_i_fu_164_reg[7] ;
  wire [7:0]\p_0_0_0116217561767_i_fu_164_reg[7]_0 ;
  wire [7:0]\p_0_0_0116317541765_i_fu_160_reg[7] ;
  wire [0:0]\p_0_0_0116317541765_i_fu_160_reg[7]_0 ;
  wire [23:0]q0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_i_1__6_n_5;
  wire ram_reg_bram_0_i_20__1_n_5;
  wire ram_reg_bram_0_n_139;
  wire ram_reg_bram_0_n_140;
  wire ram_reg_bram_0_n_25;
  wire ram_reg_bram_0_n_26;
  wire ram_reg_bram_0_n_27;
  wire ram_reg_bram_0_n_28;
  wire ram_reg_bram_0_n_29;
  wire ram_reg_bram_0_n_30;
  wire ram_reg_bram_0_n_31;
  wire ram_reg_bram_0_n_32;
  wire ram_reg_bram_0_n_33;
  wire ram_reg_bram_0_n_34;
  wire ram_reg_bram_0_n_35;
  wire ram_reg_bram_0_n_36;
  wire ram_reg_bram_0_n_37;
  wire ram_reg_bram_0_n_38;
  wire ram_reg_bram_0_n_39;
  wire ram_reg_bram_0_n_40;
  wire [0:0]ram_reg_bram_1_0;
  wire [0:0]ram_reg_bram_1_1;
  wire ram_reg_bram_1_i_2__1_n_5;
  wire [11:0]ram_reg_bram_2_0;
  wire [9:0]select_ln1039_fu_1265_p3;
  wire \select_ln1039_reg_2095[10]_i_3_n_5 ;
  wire \select_ln1039_reg_2095_reg[10] ;
  wire \select_ln1039_reg_2095_reg[10]_0 ;
  wire \select_ln1039_reg_2095_reg[10]_1 ;
  wire [0:0]\select_ln1039_reg_2095_reg[10]_2 ;
  wire \select_ln1039_reg_2095_reg[4] ;
  wire \select_ln1039_reg_2095_reg[4]_0 ;
  wire \select_ln1039_reg_2095_reg[5] ;
  wire \select_ln1039_reg_2095_reg[5]_0 ;
  wire [9:0]select_ln1040_fu_1355_p3;
  wire \select_ln1040_reg_2100[10]_i_3_n_5 ;
  wire \select_ln1040_reg_2100_reg[10] ;
  wire \select_ln1040_reg_2100_reg[10]_0 ;
  wire \select_ln1040_reg_2100_reg[10]_1 ;
  wire \select_ln1040_reg_2100_reg[4] ;
  wire \select_ln1040_reg_2100_reg[4]_0 ;
  wire \select_ln1040_reg_2100_reg[5] ;
  wire \select_ln1040_reg_2100_reg[5]_0 ;
  wire [8:1]sub_ln1024_fu_989_p2__52;
  wire [5:1]sub_ln1026_fu_1069_p2__52;
  wire [8:1]sub_ln1028_fu_1109_p2__52;
  wire [7:1]zext_ln1030_4_fu_1155_p1;
  wire [7:1]zext_ln1030_5_fu_1159_p1;
  wire [7:1]zext_ln1030_7_fu_1173_p1;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:6]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;

  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1030_3_fu_1177_p2__0_carry__0_i_1
       (.I0(zext_ln1030_4_fu_1155_p1[7]),
        .I1(zext_ln1030_7_fu_1173_p1[7]),
        .I2(zext_ln1030_5_fu_1159_p1[7]),
        .O(S));
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_1
       (.I0(zext_ln1030_4_fu_1155_p1[6]),
        .I1(zext_ln1030_5_fu_1159_p1[6]),
        .I2(zext_ln1030_7_fu_1173_p1[6]),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_10
       (.I0(zext_ln1030_7_fu_1173_p1[4]),
        .I1(zext_ln1030_5_fu_1159_p1[4]),
        .I2(zext_ln1030_4_fu_1155_p1[4]),
        .I3(zext_ln1030_4_fu_1155_p1[5]),
        .I4(zext_ln1030_7_fu_1173_p1[5]),
        .I5(zext_ln1030_5_fu_1159_p1[5]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_41_0[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_100
       (.I0(add_ln1039_fu_1203_p2_carry[1]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[1]),
        .O(ap_phi_mux_up_phi_fu_493_p4__15[1]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_103
       (.I0(add_ln1039_fu_1203_p2_carry[0]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[0]),
        .O(ap_phi_mux_up_phi_fu_493_p4__15[0]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_104
       (.I0(add_ln1040_fu_1293_p2_carry_0[2]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[10]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_104_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_105
       (.I0(add_ln1040_fu_1293_p2_carry_0[0]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[8]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_105_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_106
       (.I0(add_ln1040_fu_1293_p2_carry_0[1]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[9]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_107
       (.I0(add_ln1040_fu_1293_p2_carry[1]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[17]),
        .O(ap_phi_mux_up_2_phi_fu_475_p4__15[1]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_11
       (.I0(zext_ln1030_7_fu_1173_p1[3]),
        .I1(zext_ln1030_5_fu_1159_p1[3]),
        .I2(zext_ln1030_4_fu_1155_p1[3]),
        .I3(zext_ln1030_4_fu_1155_p1[4]),
        .I4(zext_ln1030_7_fu_1173_p1[4]),
        .I5(zext_ln1030_5_fu_1159_p1[4]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_41_0[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_110
       (.I0(add_ln1040_fu_1293_p2_carry[0]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[16]),
        .O(ap_phi_mux_up_2_phi_fu_475_p4__15[0]));
  LUT6 #(
    .INIT(64'hAFCCCCCCAFFFFFFF)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_111
       (.I0(q0[8]),
        .I1(add_ln1040_fu_1293_p2_carry_0[0]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_40_0[0]),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_40_1[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_111_n_5));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_12
       (.I0(zext_ln1030_7_fu_1173_p1[2]),
        .I1(zext_ln1030_5_fu_1159_p1[2]),
        .I2(zext_ln1030_4_fu_1155_p1[2]),
        .I3(zext_ln1030_4_fu_1155_p1[3]),
        .I4(zext_ln1030_7_fu_1173_p1[3]),
        .I5(zext_ln1030_5_fu_1159_p1[3]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_41_0[3]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_13
       (.I0(zext_ln1030_7_fu_1173_p1[1]),
        .I1(zext_ln1030_5_fu_1159_p1[1]),
        .I2(zext_ln1030_4_fu_1155_p1[1]),
        .I3(zext_ln1030_4_fu_1155_p1[2]),
        .I4(zext_ln1030_7_fu_1173_p1[2]),
        .I5(zext_ln1030_5_fu_1159_p1[2]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_41_0[2]));
  LUT6 #(
    .INIT(64'h6696996999696696)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_14
       (.I0(DI[0]),
        .I1(zext_ln1030_4_fu_1155_p1[1]),
        .I2(sub_ln1028_fu_1109_p2__52[8]),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5),
        .I4(sub_ln1028_fu_1109_p2__52[1]),
        .I5(zext_ln1030_5_fu_1159_p1[1]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_41_0[1]));
  LUT6 #(
    .INIT(64'h6669996999966696)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_15
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5),
        .I2(q0[8]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1040_fu_1293_p2_carry_0[0]),
        .I5(\add_ln1030_3_reg_2090_reg[7]_0 ),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_41_0[0]));
  LUT6 #(
    .INIT(64'hFE0101F801F8F807)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_16
       (.I0(ap_phi_mux_up_phi_fu_493_p4__15[7]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_9_2),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_45_n_5),
        .I3(ap_phi_mux_up_phi_fu_493_p4__15[6]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_28_0),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_46_n_5),
        .O(zext_ln1030_4_fu_1155_p1[6]));
  LUT6 #(
    .INIT(64'h02F4F40BFD0202F4)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_17
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .I1(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_47_n_5),
        .I3(add_ln1040_fu_1293_p2_carry_i_29_n_5),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_48_n_5),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_29_0),
        .O(zext_ln1030_5_fu_1159_p1[6]));
  LUT6 #(
    .INIT(64'hFE0101F801F8F807)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_18
       (.I0(ap_phi_mux_up_2_phi_fu_475_p4__15[7]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_9_0),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_49_n_5),
        .I3(ap_phi_mux_up_2_phi_fu_475_p4__15[6]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_35_0),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_50_n_5),
        .O(zext_ln1030_7_fu_1173_p1[6]));
  LUT5 #(
    .INIT(32'hFFE80017)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_19
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_2),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_52_n_5),
        .I4(sub_ln1024_fu_989_p2__52[5]),
        .O(zext_ln1030_4_fu_1155_p1[5]));
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_2
       (.I0(zext_ln1030_4_fu_1155_p1[5]),
        .I1(zext_ln1030_5_fu_1159_p1[5]),
        .I2(zext_ln1030_7_fu_1173_p1[5]),
        .O(DI[5]));
  LUT5 #(
    .INIT(32'hFFD4002B)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_20
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .I1(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_55_n_5),
        .I4(sub_ln1026_fu_1069_p2__52[5]),
        .O(zext_ln1030_5_fu_1159_p1[5]));
  LUT5 #(
    .INIT(32'hFFE80017)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_21
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_0),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_58_n_5),
        .I4(sub_ln1028_fu_1109_p2__52[5]),
        .O(zext_ln1030_7_fu_1173_p1[5]));
  LUT5 #(
    .INIT(32'hFFE80017)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_22
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_2),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_60_n_5),
        .I4(sub_ln1024_fu_989_p2__52[4]),
        .O(zext_ln1030_4_fu_1155_p1[4]));
  LUT5 #(
    .INIT(32'hFFD4002B)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_23
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .I1(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_62_n_5),
        .I4(sub_ln1026_fu_1069_p2__52[4]),
        .O(zext_ln1030_5_fu_1159_p1[4]));
  LUT5 #(
    .INIT(32'hFFE80017)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_24
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_0),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_64_n_5),
        .I4(sub_ln1028_fu_1109_p2__52[4]),
        .O(zext_ln1030_7_fu_1173_p1[4]));
  LUT5 #(
    .INIT(32'hE8FF1700)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_25
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_2),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_66_n_5),
        .I4(sub_ln1024_fu_989_p2__52[3]),
        .O(zext_ln1030_4_fu_1155_p1[3]));
  LUT5 #(
    .INIT(32'hD4FF2B00)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_26
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .I1(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_68_n_5),
        .I4(sub_ln1026_fu_1069_p2__52[3]),
        .O(zext_ln1030_5_fu_1159_p1[3]));
  LUT5 #(
    .INIT(32'hE8FF1700)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_27
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_0),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_70_n_5),
        .I4(sub_ln1028_fu_1109_p2__52[3]),
        .O(zext_ln1030_7_fu_1173_p1[3]));
  LUT5 #(
    .INIT(32'hE8FF1700)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_28
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_2),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_72_n_5),
        .I4(sub_ln1024_fu_989_p2__52[2]),
        .O(zext_ln1030_4_fu_1155_p1[2]));
  LUT5 #(
    .INIT(32'hD4FF2B00)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_29
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .I1(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_74_n_5),
        .I4(sub_ln1026_fu_1069_p2__52[2]),
        .O(zext_ln1030_5_fu_1159_p1[2]));
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_3
       (.I0(zext_ln1030_4_fu_1155_p1[4]),
        .I1(zext_ln1030_5_fu_1159_p1[4]),
        .I2(zext_ln1030_7_fu_1173_p1[4]),
        .O(DI[4]));
  LUT5 #(
    .INIT(32'hE8FF1700)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_30
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_0),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_76_n_5),
        .I4(sub_ln1028_fu_1109_p2__52[2]),
        .O(zext_ln1030_7_fu_1173_p1[2]));
  LUT6 #(
    .INIT(64'h757F151F70751015)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_31
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5),
        .I1(add_ln1039_fu_1203_p2_carry[7]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[7]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[6]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[6]),
        .O(sub_ln1024_fu_989_p2__52[8]));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_32
       (.I0(q0[0]),
        .I1(add_ln1039_fu_1203_p2_carry[0]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[0]),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5));
  LUT6 #(
    .INIT(64'h335ACC5ACCA533A5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_33
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[1]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[1]),
        .I2(q0[1]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1039_fu_1203_p2_carry[1]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5),
        .O(sub_ln1024_fu_989_p2__52[1]));
  LUT5 #(
    .INIT(32'hFFD4002B)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_34
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .I1(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_79_n_5),
        .I4(sub_ln1026_fu_1069_p2__52[1]),
        .O(zext_ln1030_5_fu_1159_p1[1]));
  LUT5 #(
    .INIT(32'hFFE80017)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_35
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_0),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5),
        .I4(sub_ln1028_fu_1109_p2__52[1]),
        .O(zext_ln1030_7_fu_1173_p1[1]));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_36
       (.I0(q0[16]),
        .I1(add_ln1040_fu_1293_p2_carry[0]),
        .I2(Q[0]),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5));
  LUT6 #(
    .INIT(64'hC0C2C203C2030329)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_39
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_45_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_2),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_28_0),
        .I4(ap_phi_mux_up_phi_fu_493_p4__15[6]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_46_n_5),
        .O(zext_ln1030_4_fu_1155_p1[7]));
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_4
       (.I0(zext_ln1030_4_fu_1155_p1[3]),
        .I1(zext_ln1030_5_fu_1159_p1[3]),
        .I2(zext_ln1030_7_fu_1173_p1[3]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h23390223C002CCC0)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_40
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_47_n_5),
        .I1(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_48_n_5),
        .I3(add_ln1040_fu_1293_p2_carry_i_29_n_5),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_29_0),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .O(zext_ln1030_5_fu_1159_p1[7]));
  LUT6 #(
    .INIT(64'hC0C2C203C2030329)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_41
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_49_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_0),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_35_0),
        .I4(ap_phi_mux_up_2_phi_fu_475_p4__15[6]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_50_n_5),
        .O(zext_ln1030_7_fu_1173_p1[7]));
  LUT5 #(
    .INIT(32'hFFE80017)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_42
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[7]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_9_2),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5),
        .I4(sub_ln1024_fu_989_p2__52[1]),
        .O(zext_ln1030_4_fu_1155_p1[1]));
  LUT6 #(
    .INIT(64'h757F151F70751015)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_43
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5),
        .I1(add_ln1040_fu_1293_p2_carry[7]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[23]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[6]),
        .I5(Q[6]),
        .O(sub_ln1028_fu_1109_p2__52[8]));
  LUT6 #(
    .INIT(64'h335ACC5ACCA533A5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_44
       (.I0(Q[1]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[1]),
        .I2(q0[17]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1040_fu_1293_p2_carry[1]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5),
        .O(sub_ln1028_fu_1109_p2__52[1]));
  LUT6 #(
    .INIT(64'h8882228222288828)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_45
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_52_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[5]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[5]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[5]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_45_n_5));
  LUT6 #(
    .INIT(64'h8A80EAE08F8AEFEA)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_46
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5),
        .I1(add_ln1039_fu_1203_p2_carry[5]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[5]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[5]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[5]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_46_n_5));
  LUT6 #(
    .INIT(64'h8282822828288228)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_47
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_55_n_5),
        .I1(add_ln1040_fu_1293_p2_carry_i_44_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_40_0[3]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_40_1[3]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_47_n_5));
  LUT6 #(
    .INIT(64'hF3FFF35530553000)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_48
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_40_0[3]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_40_1[3]),
        .I2(add_ln1040_fu_1293_p2_carry_0[5]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[13]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_48_n_5));
  LUT6 #(
    .INIT(64'h8882228222288828)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_49
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_58_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[5]),
        .I2(Q[5]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[5]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_49_n_5));
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_5
       (.I0(zext_ln1030_4_fu_1155_p1[2]),
        .I1(zext_ln1030_5_fu_1159_p1[2]),
        .I2(zext_ln1030_7_fu_1173_p1[2]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h8A80EAE08F8AEFEA)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_50
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5),
        .I1(add_ln1040_fu_1293_p2_carry[5]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[21]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[5]),
        .I5(Q[5]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_50_n_5));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_51
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_28_1),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[5]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5),
        .I3(ap_phi_mux_up_phi_fu_493_p4__15[6]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_28_0),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_51_n_5));
  LUT6 #(
    .INIT(64'h0014140014000041)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_52
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_66_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[4]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_51_0),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_51_1),
        .I4(ap_phi_mux_up_phi_fu_493_p4__15[3]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_52_n_5));
  LUT6 #(
    .INIT(64'h66665AA599995AA5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_53
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[5]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[5]),
        .I3(q0[5]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1039_fu_1203_p2_carry[5]),
        .O(sub_ln1024_fu_989_p2__52[5]));
  LUT5 #(
    .INIT(32'hDD4D4D44)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_54
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_29_0),
        .I1(add_ln1040_fu_1293_p2_carry_i_29_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_29_1),
        .I3(add_ln1040_fu_1293_p2_carry_i_44_n_5),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_54_n_5));
  LUT6 #(
    .INIT(64'h4001044010040110)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_55
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_68_n_5),
        .I1(add_ln1040_fu_1293_p2_carry_i_46_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5),
        .I3(add_ln1040_fu_1293_p2_carry_i_48_n_5),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_47_0),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_47_1),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_55_n_5));
  LUT6 #(
    .INIT(64'h5A5A3CC3A5A53CC3)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_56
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_40_1[3]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_40_0[3]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5),
        .I3(q0[13]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1040_fu_1293_p2_carry_0[5]),
        .O(sub_ln1026_fu_1069_p2__52[5]));
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_57
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_35_1),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[5]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5),
        .I3(ap_phi_mux_up_2_phi_fu_475_p4__15[6]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_35_0),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_57_n_5));
  LUT6 #(
    .INIT(64'h0014140014000041)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_58
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_70_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[4]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_49_0),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_49_1),
        .I4(ap_phi_mux_up_2_phi_fu_475_p4__15[3]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_58_n_5));
  LUT6 #(
    .INIT(64'h66665AA599995AA5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_59
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[5]),
        .I2(Q[5]),
        .I3(q0[21]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1040_fu_1293_p2_carry[5]),
        .O(sub_ln1028_fu_1109_p2__52[5]));
  LUT5 #(
    .INIT(32'hFFD2D200)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_6
       (.I0(sub_ln1024_fu_989_p2__52[8]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5),
        .I2(sub_ln1024_fu_989_p2__52[1]),
        .I3(zext_ln1030_5_fu_1159_p1[1]),
        .I4(zext_ln1030_7_fu_1173_p1[1]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h0014140014000041)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_60
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_72_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[3]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_51_1),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_52_0),
        .I4(ap_phi_mux_up_phi_fu_493_p4__15[2]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_96_n_5),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_60_n_5));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_61
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[3]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_51_1),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_51_0),
        .I4(ap_phi_mux_up_phi_fu_493_p4__15[4]),
        .O(sub_ln1024_fu_989_p2__52[4]));
  LUT6 #(
    .INIT(64'h4141411414144114)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_62
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_68_n_5),
        .I1(add_ln1040_fu_1293_p2_carry_i_48_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_40_0[2]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_40_1[2]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_62_n_5));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h599AA665)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_63
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_47_1),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_47_0),
        .I2(add_ln1040_fu_1293_p2_carry_i_48_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5),
        .I4(add_ln1040_fu_1293_p2_carry_i_46_n_5),
        .O(sub_ln1026_fu_1069_p2__52[4]));
  LUT6 #(
    .INIT(64'h0014140014000041)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_64
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_76_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[3]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_49_1),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_58_0),
        .I4(ap_phi_mux_up_2_phi_fu_475_p4__15[2]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_99_n_5),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_64_n_5));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_65
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[3]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_49_1),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_49_0),
        .I4(ap_phi_mux_up_2_phi_fu_475_p4__15[4]),
        .O(sub_ln1028_fu_1109_p2__52[4]));
  LUT6 #(
    .INIT(64'hFFFFF99FF99FFFFF)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_66
       (.I0(ap_phi_mux_up_phi_fu_493_p4__15[2]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_52_0),
        .I2(ap_phi_mux_up_phi_fu_493_p4__15[1]),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_52_1),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_28_2),
        .I5(ap_phi_mux_up_phi_fu_493_p4__15[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_66_n_5));
  LUT6 #(
    .INIT(64'h66665AA599995AA5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_67
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[3]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[3]),
        .I3(q0[3]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1039_fu_1203_p2_carry[3]),
        .O(sub_ln1024_fu_989_p2__52[3]));
  LUT6 #(
    .INIT(64'h7DFFFF7DBEFFFFBE)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_68
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_104_n_5),
        .I1(\add_ln1030_3_reg_2090_reg[7]_0 ),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_105_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_29_2),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_55_0),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_68_n_5));
  LUT6 #(
    .INIT(64'h5A5A3CC3A5A53CC3)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_69
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_40_1[2]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_40_0[2]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5),
        .I3(q0[11]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1040_fu_1293_p2_carry_0[3]),
        .O(sub_ln1026_fu_1069_p2__52[3]));
  LUT6 #(
    .INIT(64'h1117771777711171)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_7
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_32_n_5),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_36_n_5),
        .I2(q0[8]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1040_fu_1293_p2_carry_0[0]),
        .I5(\add_ln1030_3_reg_2090_reg[7]_0 ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'hFFFFF99FF99FFFFF)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_70
       (.I0(ap_phi_mux_up_2_phi_fu_475_p4__15[2]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_58_0),
        .I2(ap_phi_mux_up_2_phi_fu_475_p4__15[1]),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_58_1),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_30_0),
        .I5(ap_phi_mux_up_2_phi_fu_475_p4__15[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_70_n_5));
  LUT6 #(
    .INIT(64'h66665AA599995AA5)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_71
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[3]),
        .I2(Q[3]),
        .I3(q0[19]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1040_fu_1293_p2_carry[3]),
        .O(sub_ln1028_fu_1109_p2__52[3]));
  LUT6 #(
    .INIT(64'hFFFF656A656AFFFF)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_72
       (.I0(ap_phi_mux_up_phi_fu_493_p4__15[1]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[1]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[1]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_28_2),
        .I5(ap_phi_mux_up_phi_fu_493_p4__15[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_72_n_5));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_73
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_52_1),
        .I2(ap_phi_mux_up_phi_fu_493_p4__15[1]),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_52_0),
        .I4(ap_phi_mux_up_phi_fu_493_p4__15[2]),
        .O(sub_ln1024_fu_989_p2__52[2]));
  LUT6 #(
    .INIT(64'h6FF66F6F6FF6F6F6)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_74
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_29_2),
        .I2(\add_ln1030_3_reg_2090_reg[7]_0 ),
        .I3(add_ln1040_fu_1293_p2_carry_0[0]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(q0[8]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_74_n_5));
  LUT6 #(
    .INIT(64'h65A665659A599A9A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_75
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_55_0),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_29_2),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_105_n_5),
        .I4(\add_ln1030_3_reg_2090_reg[7]_0 ),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_104_n_5),
        .O(sub_ln1026_fu_1069_p2__52[2]));
  LUT6 #(
    .INIT(64'hFFFF656A656AFFFF)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_76
       (.I0(ap_phi_mux_up_2_phi_fu_475_p4__15[1]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[1]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(Q[1]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_30_0),
        .I5(ap_phi_mux_up_2_phi_fu_475_p4__15[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_76_n_5));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_77
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_58_1),
        .I2(ap_phi_mux_up_2_phi_fu_475_p4__15[1]),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_58_0),
        .I4(ap_phi_mux_up_2_phi_fu_475_p4__15[2]),
        .O(sub_ln1028_fu_1109_p2__52[2]));
  LUT6 #(
    .INIT(64'hAFCCCCCCAFFFFFFF)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_78
       (.I0(q0[0]),
        .I1(add_ln1039_fu_1203_p2_carry[0]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[0]),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5));
  LUT6 #(
    .INIT(64'hA5CCCCCCA5333333)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_79
       (.I0(q0[8]),
        .I1(add_ln1040_fu_1293_p2_carry_0[0]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_40_0[0]),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_40_1[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_79_n_5));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_8
       (.I0(zext_ln1030_7_fu_1173_p1[6]),
        .I1(zext_ln1030_5_fu_1159_p1[6]),
        .I2(zext_ln1030_4_fu_1155_p1[6]),
        .I3(zext_ln1030_4_fu_1155_p1[7]),
        .I4(zext_ln1030_5_fu_1159_p1[7]),
        .I5(zext_ln1030_7_fu_1173_p1[7]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_41_0[7]));
  LUT6 #(
    .INIT(64'h478B74B8B8748B47)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_80
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_40_1[1]),
        .I1(\add_ln1030_3_reg_2090_reg[7] ),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_40_0[1]),
        .I3(add_ln1040_fu_1293_p2_carry_0[1]),
        .I4(q0[9]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_111_n_5),
        .O(sub_ln1026_fu_1069_p2__52[1]));
  LUT6 #(
    .INIT(64'hAFCCCCCCAFFFFFFF)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_81
       (.I0(q0[16]),
        .I1(add_ln1040_fu_1293_p2_carry[0]),
        .I2(Q[0]),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[0]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_82
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_51_1),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[3]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5),
        .I3(ap_phi_mux_up_phi_fu_493_p4__15[4]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_51_0),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_82_n_5));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'hDD4D4D44)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_83
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_47_1),
        .I1(add_ln1040_fu_1293_p2_carry_i_46_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_47_0),
        .I3(add_ln1040_fu_1293_p2_carry_i_48_n_5),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_83_n_5));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_84
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_49_1),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[3]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5),
        .I3(ap_phi_mux_up_2_phi_fu_475_p4__15[4]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_49_0),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_84_n_5));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_88
       (.I0(ap_phi_mux_up_phi_fu_493_p4__15[1]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_52_1),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5),
        .I3(ap_phi_mux_up_phi_fu_493_p4__15[2]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_52_0),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_88_n_5));
  LUT6 #(
    .INIT(64'hD4DD44D4D4DDD4DD)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_89
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_55_0),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_104_n_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_106_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_29_2),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_105_n_5),
        .I5(\add_ln1030_3_reg_2090_reg[7]_0 ),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_89_n_5));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_9
       (.I0(zext_ln1030_7_fu_1173_p1[5]),
        .I1(zext_ln1030_5_fu_1159_p1[5]),
        .I2(zext_ln1030_4_fu_1155_p1[5]),
        .I3(zext_ln1030_4_fu_1155_p1[6]),
        .I4(zext_ln1030_7_fu_1173_p1[6]),
        .I5(zext_ln1030_5_fu_1159_p1[6]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_41_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_93
       (.I0(ap_phi_mux_up_2_phi_fu_475_p4__15[1]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_58_1),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5),
        .I3(ap_phi_mux_up_2_phi_fu_475_p4__15[2]),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_58_0),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_93_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_95
       (.I0(add_ln1039_fu_1203_p2_carry[2]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[2]),
        .O(ap_phi_mux_up_phi_fu_493_p4__15[2]));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_96
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_78_n_5),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[1]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[1]),
        .I3(q0[1]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1039_fu_1203_p2_carry[1]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_96_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_98
       (.I0(add_ln1040_fu_1293_p2_carry[2]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[18]),
        .O(ap_phi_mux_up_2_phi_fu_475_p4__15[2]));
  LUT6 #(
    .INIT(64'hAFAFBB220A0ABB22)) 
    add_ln1030_3_fu_1177_p2__0_carry_i_99
       (.I0(add_ln1030_3_fu_1177_p2__0_carry_i_81_n_5),
        .I1(Q[1]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[1]),
        .I3(q0[17]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1040_fu_1293_p2_carry[1]),
        .O(add_ln1030_3_fu_1177_p2__0_carry_i_99_n_5));
  LUT6 #(
    .INIT(64'hCFAACFFF0C000CAA)) 
    add_ln1039_fu_1203_p2_carry__0_i_1
       (.I0(q0[15]),
        .I1(add_ln1040_fu_1293_p2_carry_0[7]),
        .I2(add_ln1039_fu_1203_p2_carry[7]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[7]),
        .I5(add_ln1039_fu_1203_p2_carry_i_17_n_5),
        .O(ram_reg_bram_1_0));
  LUT6 #(
    .INIT(64'h4D4D4DB24DB2B2B2)) 
    add_ln1039_fu_1203_p2_carry__0_i_2
       (.I0(add_ln1039_fu_1203_p2_carry_i_17_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[7]),
        .I2(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_9_2),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .I5(add_ln1039_fu_1203_p2_carry__0),
        .O(\p_0_0_0116317541765_i_fu_160_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1039_fu_1203_p2_carry_i_1
       (.I0(add_ln1039_fu_1203_p2_carry_i_17_n_5),
        .I1(add_ln1039_fu_1203_p2_carry[7]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[7]),
        .I4(add_ln1040_fu_1293_p2_carry_0[7]),
        .I5(q0[15]),
        .O(\p_0_0_0116317541765_i_fu_160_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    add_ln1039_fu_1203_p2_carry_i_10
       (.I0(add_ln1040_fu_1293_p2_carry_i_29_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[6]),
        .I2(add_ln1039_fu_1203_p2_carry_i_18_n_5),
        .I3(add_ln1039_fu_1203_p2_carry_5),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_28_0),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_29_0),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    add_ln1039_fu_1203_p2_carry_i_11
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [5]),
        .I1(add_ln1039_fu_1203_p2_carry_4),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[5]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[5]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_29_1),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    add_ln1039_fu_1203_p2_carry_i_12
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [4]),
        .I1(add_ln1039_fu_1203_p2_carry_3),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[4]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[4]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_47_1),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    add_ln1039_fu_1203_p2_carry_i_13
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [3]),
        .I1(add_ln1039_fu_1203_p2_carry_2),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[3]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[3]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_47_0),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    add_ln1039_fu_1203_p2_carry_i_14
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [2]),
        .I1(add_ln1039_fu_1203_p2_carry_1),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[2]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[2]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_55_0),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    add_ln1039_fu_1203_p2_carry_i_15
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [1]),
        .I1(add_ln1039_fu_1203_p2_carry_0),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[1]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[1]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_29_2),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hA5A599665A5A9966)) 
    add_ln1039_fu_1203_p2_carry_i_16
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [0]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_6_1[0]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_6_0[0]),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_40_0[0]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_40_1[0]),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [0]));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    add_ln1039_fu_1203_p2_carry_i_17
       (.I0(add_ln1040_fu_1293_p2_carry_i_29_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[6]),
        .I2(add_ln1040_fu_1293_p2_carry_i_44_n_5),
        .I3(ap_phi_mux_up_phi_fu_493_p4__15[5]),
        .I4(add_ln1039_fu_1203_p2_carry_i_19_n_5),
        .O(add_ln1039_fu_1203_p2_carry_i_17_n_5));
  LUT6 #(
    .INIT(64'hCFAACFFF0C000CAA)) 
    add_ln1039_fu_1203_p2_carry_i_18
       (.I0(q0[13]),
        .I1(add_ln1040_fu_1293_p2_carry_0[5]),
        .I2(add_ln1039_fu_1203_p2_carry[5]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[5]),
        .I5(add_ln1039_fu_1203_p2_carry_i_19_n_5),
        .O(add_ln1039_fu_1203_p2_carry_i_18_n_5));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    add_ln1039_fu_1203_p2_carry_i_19
       (.I0(add_ln1040_fu_1293_p2_carry_i_46_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[4]),
        .I2(add_ln1040_fu_1293_p2_carry_i_48_n_5),
        .I3(ap_phi_mux_up_phi_fu_493_p4__15[3]),
        .I4(add_ln1039_fu_1203_p2_carry_i_21_n_5),
        .O(add_ln1039_fu_1203_p2_carry_i_19_n_5));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1039_fu_1203_p2_carry_i_2
       (.I0(add_ln1039_fu_1203_p2_carry_i_18_n_5),
        .I1(add_ln1039_fu_1203_p2_carry[6]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[6]),
        .I4(add_ln1040_fu_1293_p2_carry_0[6]),
        .I5(q0[14]),
        .O(\p_0_0_0116317541765_i_fu_160_reg[7] [6]));
  LUT6 #(
    .INIT(64'hCFAACFFF0C000CAA)) 
    add_ln1039_fu_1203_p2_carry_i_20
       (.I0(q0[11]),
        .I1(add_ln1040_fu_1293_p2_carry_0[3]),
        .I2(add_ln1039_fu_1203_p2_carry[3]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[3]),
        .I5(add_ln1039_fu_1203_p2_carry_i_21_n_5),
        .O(add_ln1039_fu_1203_p2_carry_i_20_n_5));
  LUT6 #(
    .INIT(64'hCFAACFFF0C000CAA)) 
    add_ln1039_fu_1203_p2_carry_i_21
       (.I0(q0[10]),
        .I1(add_ln1040_fu_1293_p2_carry_0[2]),
        .I2(add_ln1039_fu_1203_p2_carry[2]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[2]),
        .I5(add_ln1039_fu_1203_p2_carry_i_22_n_5),
        .O(add_ln1039_fu_1203_p2_carry_i_21_n_5));
  LUT6 #(
    .INIT(64'hCFAACFFF0C000CAA)) 
    add_ln1039_fu_1203_p2_carry_i_22
       (.I0(q0[9]),
        .I1(add_ln1040_fu_1293_p2_carry_0[1]),
        .I2(add_ln1039_fu_1203_p2_carry[1]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[1]),
        .I5(add_ln1039_fu_1203_p2_carry_i_23_n_5),
        .O(add_ln1039_fu_1203_p2_carry_i_22_n_5));
  LUT6 #(
    .INIT(64'hAFCCCCCCAFFFFFFF)) 
    add_ln1039_fu_1203_p2_carry_i_23
       (.I0(q0[8]),
        .I1(add_ln1040_fu_1293_p2_carry_0[0]),
        .I2(q0[0]),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .I5(add_ln1039_fu_1203_p2_carry[0]),
        .O(add_ln1039_fu_1203_p2_carry_i_23_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1039_fu_1203_p2_carry_i_24
       (.I0(add_ln1039_fu_1203_p2_carry[7]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[7]),
        .O(ap_phi_mux_up_phi_fu_493_p4__15[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1039_fu_1203_p2_carry_i_27
       (.I0(add_ln1039_fu_1203_p2_carry[6]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[6]),
        .O(ap_phi_mux_up_phi_fu_493_p4__15[6]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1039_fu_1203_p2_carry_i_3
       (.I0(add_ln1039_fu_1203_p2_carry_i_19_n_5),
        .I1(add_ln1039_fu_1203_p2_carry[5]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[5]),
        .I4(add_ln1040_fu_1293_p2_carry_0[5]),
        .I5(q0[13]),
        .O(\p_0_0_0116317541765_i_fu_160_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1039_fu_1203_p2_carry_i_35
       (.I0(add_ln1039_fu_1203_p2_carry[5]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[5]),
        .O(ap_phi_mux_up_phi_fu_493_p4__15[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1039_fu_1203_p2_carry_i_36
       (.I0(add_ln1039_fu_1203_p2_carry[4]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[4]),
        .O(ap_phi_mux_up_phi_fu_493_p4__15[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1039_fu_1203_p2_carry_i_37
       (.I0(add_ln1039_fu_1203_p2_carry[3]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[3]),
        .O(ap_phi_mux_up_phi_fu_493_p4__15[3]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1039_fu_1203_p2_carry_i_4
       (.I0(add_ln1039_fu_1203_p2_carry_i_20_n_5),
        .I1(add_ln1039_fu_1203_p2_carry[4]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[4]),
        .I4(add_ln1040_fu_1293_p2_carry_0[4]),
        .I5(q0[12]),
        .O(\p_0_0_0116317541765_i_fu_160_reg[7] [4]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1039_fu_1203_p2_carry_i_5
       (.I0(add_ln1039_fu_1203_p2_carry_i_21_n_5),
        .I1(add_ln1039_fu_1203_p2_carry[3]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[3]),
        .I4(add_ln1040_fu_1293_p2_carry_0[3]),
        .I5(q0[11]),
        .O(\p_0_0_0116317541765_i_fu_160_reg[7] [3]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1039_fu_1203_p2_carry_i_6
       (.I0(add_ln1039_fu_1203_p2_carry_i_22_n_5),
        .I1(add_ln1039_fu_1203_p2_carry[2]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[2]),
        .I4(add_ln1040_fu_1293_p2_carry_0[2]),
        .I5(q0[10]),
        .O(\p_0_0_0116317541765_i_fu_160_reg[7] [2]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1039_fu_1203_p2_carry_i_7
       (.I0(add_ln1039_fu_1203_p2_carry_i_23_n_5),
        .I1(add_ln1039_fu_1203_p2_carry[1]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[1]),
        .I4(add_ln1040_fu_1293_p2_carry_0[1]),
        .I5(q0[9]),
        .O(\p_0_0_0116317541765_i_fu_160_reg[7] [1]));
  LUT6 #(
    .INIT(64'h15D52AEAD515EA2A)) 
    add_ln1039_fu_1203_p2_carry_i_8
       (.I0(add_ln1039_fu_1203_p2_carry[0]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[0]),
        .I4(add_ln1040_fu_1293_p2_carry_0[0]),
        .I5(q0[8]),
        .O(\p_0_0_0116317541765_i_fu_160_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    add_ln1039_fu_1203_p2_carry_i_9
       (.I0(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I1(ap_phi_mux_up_phi_fu_493_p4__15[7]),
        .I2(add_ln1039_fu_1203_p2_carry_i_17_n_5),
        .I3(add_ln1039_fu_1203_p2_carry__0),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_9_2),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7]_0 [7]));
  LUT6 #(
    .INIT(64'hCFAACFFF0C000CAA)) 
    add_ln1040_fu_1293_p2_carry__0_i_1
       (.I0(q0[15]),
        .I1(add_ln1040_fu_1293_p2_carry_0[7]),
        .I2(add_ln1040_fu_1293_p2_carry[7]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[23]),
        .I5(add_ln1040_fu_1293_p2_carry_i_17_n_5),
        .O(ram_reg_bram_1_1));
  LUT6 #(
    .INIT(64'h4D4D4DB24DB2B2B2)) 
    add_ln1040_fu_1293_p2_carry__0_i_2
       (.I0(add_ln1040_fu_1293_p2_carry_i_17_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[7]),
        .I2(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I3(add_ln1030_3_fu_1177_p2__0_carry_i_9_0),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .I5(add_ln1040_fu_1293_p2_carry__0),
        .O(\p_0_0_0116117581769_i_fu_168_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1040_fu_1293_p2_carry_i_1
       (.I0(add_ln1040_fu_1293_p2_carry_i_17_n_5),
        .I1(add_ln1040_fu_1293_p2_carry[7]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[23]),
        .I4(add_ln1040_fu_1293_p2_carry_0[7]),
        .I5(q0[15]),
        .O(\p_0_0_0116117581769_i_fu_168_reg[7] [7]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    add_ln1040_fu_1293_p2_carry_i_10
       (.I0(add_ln1040_fu_1293_p2_carry_i_29_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[6]),
        .I2(add_ln1040_fu_1293_p2_carry_i_18_n_5),
        .I3(add_ln1040_fu_1293_p2_carry_6),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_35_0),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_29_0),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7] [6]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    add_ln1040_fu_1293_p2_carry_i_11
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [5]),
        .I1(add_ln1040_fu_1293_p2_carry_5),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[5]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(Q[5]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_29_1),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7] [5]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    add_ln1040_fu_1293_p2_carry_i_12
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [4]),
        .I1(add_ln1040_fu_1293_p2_carry_4),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[4]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(Q[4]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_47_1),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7] [4]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    add_ln1040_fu_1293_p2_carry_i_13
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [3]),
        .I1(add_ln1040_fu_1293_p2_carry_3),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[3]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(Q[3]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_47_0),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7] [3]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    add_ln1040_fu_1293_p2_carry_i_14
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [2]),
        .I1(add_ln1040_fu_1293_p2_carry_2),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[2]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(Q[2]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_55_0),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7] [2]));
  LUT6 #(
    .INIT(64'h9699966669666999)) 
    add_ln1040_fu_1293_p2_carry_i_15
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [1]),
        .I1(add_ln1040_fu_1293_p2_carry_1),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[1]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(Q[1]),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_29_2),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7] [1]));
  LUT6 #(
    .INIT(64'hA5A599665A5A9966)) 
    add_ln1040_fu_1293_p2_carry_i_16
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [0]),
        .I1(add_ln1030_3_fu_1177_p2__0_carry_i_40_0[0]),
        .I2(add_ln1030_3_fu_1177_p2__0_carry_i_40_1[0]),
        .I3(Q[0]),
        .I4(\add_ln1030_3_reg_2090_reg[7] ),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_14_0[0]),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7] [0]));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    add_ln1040_fu_1293_p2_carry_i_17
       (.I0(add_ln1040_fu_1293_p2_carry_i_29_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[6]),
        .I2(add_ln1040_fu_1293_p2_carry_i_44_n_5),
        .I3(ap_phi_mux_up_2_phi_fu_475_p4__15[5]),
        .I4(add_ln1040_fu_1293_p2_carry_i_19_n_5),
        .O(add_ln1040_fu_1293_p2_carry_i_17_n_5));
  LUT6 #(
    .INIT(64'hCFAACFFF0C000CAA)) 
    add_ln1040_fu_1293_p2_carry_i_18
       (.I0(q0[13]),
        .I1(add_ln1040_fu_1293_p2_carry_0[5]),
        .I2(add_ln1040_fu_1293_p2_carry[5]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[21]),
        .I5(add_ln1040_fu_1293_p2_carry_i_19_n_5),
        .O(add_ln1040_fu_1293_p2_carry_i_18_n_5));
  LUT5 #(
    .INIT(32'hB2BB22B2)) 
    add_ln1040_fu_1293_p2_carry_i_19
       (.I0(add_ln1040_fu_1293_p2_carry_i_46_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[4]),
        .I2(add_ln1040_fu_1293_p2_carry_i_48_n_5),
        .I3(ap_phi_mux_up_2_phi_fu_475_p4__15[3]),
        .I4(add_ln1040_fu_1293_p2_carry_i_21_n_5),
        .O(add_ln1040_fu_1293_p2_carry_i_19_n_5));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1040_fu_1293_p2_carry_i_2
       (.I0(add_ln1040_fu_1293_p2_carry_i_18_n_5),
        .I1(add_ln1040_fu_1293_p2_carry[6]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[22]),
        .I4(add_ln1040_fu_1293_p2_carry_0[6]),
        .I5(q0[14]),
        .O(\p_0_0_0116117581769_i_fu_168_reg[7] [6]));
  LUT6 #(
    .INIT(64'hCFAACFFF0C000CAA)) 
    add_ln1040_fu_1293_p2_carry_i_20
       (.I0(q0[11]),
        .I1(add_ln1040_fu_1293_p2_carry_0[3]),
        .I2(add_ln1040_fu_1293_p2_carry[3]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[19]),
        .I5(add_ln1040_fu_1293_p2_carry_i_21_n_5),
        .O(add_ln1040_fu_1293_p2_carry_i_20_n_5));
  LUT6 #(
    .INIT(64'hCFAACFFF0C000CAA)) 
    add_ln1040_fu_1293_p2_carry_i_21
       (.I0(q0[10]),
        .I1(add_ln1040_fu_1293_p2_carry_0[2]),
        .I2(add_ln1040_fu_1293_p2_carry[2]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[18]),
        .I5(add_ln1040_fu_1293_p2_carry_i_22_n_5),
        .O(add_ln1040_fu_1293_p2_carry_i_21_n_5));
  LUT6 #(
    .INIT(64'hCFAACFFF0C000CAA)) 
    add_ln1040_fu_1293_p2_carry_i_22
       (.I0(q0[9]),
        .I1(add_ln1040_fu_1293_p2_carry_0[1]),
        .I2(add_ln1040_fu_1293_p2_carry[1]),
        .I3(\add_ln1030_3_reg_2090_reg[7] ),
        .I4(q0[17]),
        .I5(add_ln1040_fu_1293_p2_carry_i_23_n_5),
        .O(add_ln1040_fu_1293_p2_carry_i_22_n_5));
  LUT6 #(
    .INIT(64'hAFCCCCCCAFFFFFFF)) 
    add_ln1040_fu_1293_p2_carry_i_23
       (.I0(q0[8]),
        .I1(add_ln1040_fu_1293_p2_carry_0[0]),
        .I2(q0[16]),
        .I3(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I4(cmp161_i_reg_1993_pp0_iter1_reg),
        .I5(add_ln1040_fu_1293_p2_carry[0]),
        .O(add_ln1040_fu_1293_p2_carry_i_23_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_24
       (.I0(add_ln1040_fu_1293_p2_carry_0[7]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[15]),
        .O(add_ln1040_fu_1293_p2_carry_i_24_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_25
       (.I0(add_ln1040_fu_1293_p2_carry[7]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[23]),
        .O(ap_phi_mux_up_2_phi_fu_475_p4__15[7]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_29
       (.I0(add_ln1040_fu_1293_p2_carry_0[6]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[14]),
        .O(add_ln1040_fu_1293_p2_carry_i_29_n_5));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1040_fu_1293_p2_carry_i_3
       (.I0(add_ln1040_fu_1293_p2_carry_i_19_n_5),
        .I1(add_ln1040_fu_1293_p2_carry[5]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[21]),
        .I4(add_ln1040_fu_1293_p2_carry_0[5]),
        .I5(q0[13]),
        .O(\p_0_0_0116117581769_i_fu_168_reg[7] [5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_30
       (.I0(add_ln1040_fu_1293_p2_carry[6]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[22]),
        .O(ap_phi_mux_up_2_phi_fu_475_p4__15[6]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1040_fu_1293_p2_carry_i_4
       (.I0(add_ln1040_fu_1293_p2_carry_i_20_n_5),
        .I1(add_ln1040_fu_1293_p2_carry[4]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[20]),
        .I4(add_ln1040_fu_1293_p2_carry_0[4]),
        .I5(q0[12]),
        .O(\p_0_0_0116117581769_i_fu_168_reg[7] [4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_44
       (.I0(add_ln1040_fu_1293_p2_carry_0[5]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[13]),
        .O(add_ln1040_fu_1293_p2_carry_i_44_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_45
       (.I0(add_ln1040_fu_1293_p2_carry[5]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[21]),
        .O(ap_phi_mux_up_2_phi_fu_475_p4__15[5]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_46
       (.I0(add_ln1040_fu_1293_p2_carry_0[4]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[12]),
        .O(add_ln1040_fu_1293_p2_carry_i_46_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_47
       (.I0(add_ln1040_fu_1293_p2_carry[4]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[20]),
        .O(ap_phi_mux_up_2_phi_fu_475_p4__15[4]));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_48
       (.I0(add_ln1040_fu_1293_p2_carry_0[3]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[11]),
        .O(add_ln1040_fu_1293_p2_carry_i_48_n_5));
  LUT4 #(
    .INIT(16'hEA2A)) 
    add_ln1040_fu_1293_p2_carry_i_49
       (.I0(add_ln1040_fu_1293_p2_carry[3]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[19]),
        .O(ap_phi_mux_up_2_phi_fu_475_p4__15[3]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1040_fu_1293_p2_carry_i_5
       (.I0(add_ln1040_fu_1293_p2_carry_i_21_n_5),
        .I1(add_ln1040_fu_1293_p2_carry[3]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[19]),
        .I4(add_ln1040_fu_1293_p2_carry_0[3]),
        .I5(q0[11]),
        .O(\p_0_0_0116117581769_i_fu_168_reg[7] [3]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1040_fu_1293_p2_carry_i_6
       (.I0(add_ln1040_fu_1293_p2_carry_i_22_n_5),
        .I1(add_ln1040_fu_1293_p2_carry[2]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[18]),
        .I4(add_ln1040_fu_1293_p2_carry_0[2]),
        .I5(q0[10]),
        .O(\p_0_0_0116117581769_i_fu_168_reg[7] [2]));
  LUT6 #(
    .INIT(64'h656A959A6A659A95)) 
    add_ln1040_fu_1293_p2_carry_i_7
       (.I0(add_ln1040_fu_1293_p2_carry_i_23_n_5),
        .I1(add_ln1040_fu_1293_p2_carry[1]),
        .I2(\add_ln1030_3_reg_2090_reg[7] ),
        .I3(q0[17]),
        .I4(add_ln1040_fu_1293_p2_carry_0[1]),
        .I5(q0[9]),
        .O(\p_0_0_0116117581769_i_fu_168_reg[7] [1]));
  LUT6 #(
    .INIT(64'h15D52AEAD515EA2A)) 
    add_ln1040_fu_1293_p2_carry_i_8
       (.I0(add_ln1040_fu_1293_p2_carry[0]),
        .I1(cmp161_i_reg_1993_pp0_iter1_reg),
        .I2(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I3(q0[16]),
        .I4(add_ln1040_fu_1293_p2_carry_0[0]),
        .I5(q0[8]),
        .O(\p_0_0_0116117581769_i_fu_168_reg[7] [0]));
  LUT6 #(
    .INIT(64'h9669699669969669)) 
    add_ln1040_fu_1293_p2_carry_i_9
       (.I0(add_ln1040_fu_1293_p2_carry_i_24_n_5),
        .I1(ap_phi_mux_up_2_phi_fu_475_p4__15[7]),
        .I2(add_ln1040_fu_1293_p2_carry_i_17_n_5),
        .I3(add_ln1040_fu_1293_p2_carry__0),
        .I4(add_ln1030_3_fu_1177_p2__0_carry_i_9_0),
        .I5(add_ln1030_3_fu_1177_p2__0_carry_i_9_1),
        .O(\p_0_0_0116217561767_i_fu_164_reg[7] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("FIRST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_2_0[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA({NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:16],ram_reg_bram_0_n_25,ram_reg_bram_0_n_26,ram_reg_bram_0_n_27,ram_reg_bram_0_n_28,ram_reg_bram_0_n_29,ram_reg_bram_0_n_30,ram_reg_bram_0_n_31,ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40}),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA({NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:2],ram_reg_bram_0_n_139,ram_reg_bram_0_n_140}),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,d0[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__6_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_i_20__1_n_5,ram_reg_bram_0_i_20__1_n_5,ram_reg_bram_0_i_20__1_n_5,ram_reg_bram_0_i_20__1_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_reg_bram_0_i_1__6
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(icmp_ln891_reg_1978),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_2_0[11]),
        .O(ram_reg_bram_0_i_1__6_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_0_i_20__1
       (.I0(ram_reg_bram_2_0[11]),
        .O(ram_reg_bram_0_i_20__1_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("LAST"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_2_0[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_n_25,ram_reg_bram_0_n_26,ram_reg_bram_0_n_27,ram_reg_bram_0_n_28,ram_reg_bram_0_n_29,ram_reg_bram_0_n_30,ram_reg_bram_0_n_31,ram_reg_bram_0_n_32,ram_reg_bram_0_n_33,ram_reg_bram_0_n_34,ram_reg_bram_0_n_35,ram_reg_bram_0_n_36,ram_reg_bram_0_n_37,ram_reg_bram_0_n_38,ram_reg_bram_0_n_39,ram_reg_bram_0_n_40}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,ram_reg_bram_0_n_139,ram_reg_bram_0_n_140}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(ram_reg_bram_0_i_20__1_n_5),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(lineBuffer_2_ce0_local),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,d0[17:16]}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:16],q0[15:0]}),
        .DOUTBDOUT(NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP({NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:2],q0[17:16]}),
        .DOUTPBDOUTP(NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_i_2__1_n_5),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_0[11],ram_reg_bram_2_0[11],ram_reg_bram_2_0[11],ram_reg_bram_2_0[11]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_bram_1_i_2__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(icmp_ln891_reg_1978),
        .I3(ram_reg_bram_0_0),
        .I4(ram_reg_bram_2_0[11]),
        .O(ram_reg_bram_1_i_2__1_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "PERFORMANCE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("INDEPENDENT"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    ram_reg_bram_2
       (.ADDRARDADDR({ram_reg_bram_2_0,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[23:18]}),
        .DINBDIN({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b1,1'b1,1'b1,1'b1}),
        .DOUTADOUT({NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:6],q0[23:18]}),
        .DOUTBDOUT(NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_2_ce0_local),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1,1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'h9C)) 
    \select_ln1039_reg_2095[0]_i_1 
       (.I0(\select_ln1039_reg_2095_reg[10]_2 ),
        .I1(add_ln1039_fu_1203_p2[1]),
        .I2(add_ln1039_fu_1203_p2[0]),
        .O(select_ln1039_fu_1265_p3[0]));
  LUT6 #(
    .INIT(64'h8888DDDD8888888D)) 
    \select_ln1039_reg_2095[10]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(\select_ln1039_reg_2095_reg[10]_0 ),
        .I2(add_ln1039_fu_1203_p2[8]),
        .I3(\select_ln1039_reg_2095_reg[10]_1 ),
        .I4(\select_ln1039_reg_2095_reg[10]_2 ),
        .I5(\select_ln1039_reg_2095[10]_i_3_n_5 ),
        .O(\select_ln1039_reg_2095_reg[10] ));
  LUT5 #(
    .INIT(32'h7FFFFEFF)) 
    \select_ln1039_reg_2095[10]_i_3 
       (.I0(add_ln1039_fu_1203_p2[8]),
        .I1(\select_ln1039_reg_2095_reg[5]_0 ),
        .I2(add_ln1039_fu_1203_p2[6]),
        .I3(\select_ln1039_reg_2095_reg[5] ),
        .I4(add_ln1039_fu_1203_p2[7]),
        .O(\select_ln1039_reg_2095[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \select_ln1039_reg_2095[1]_i_1 
       (.I0(add_ln1039_fu_1203_p2[0]),
        .I1(add_ln1039_fu_1203_p2[1]),
        .I2(\select_ln1039_reg_2095_reg[10]_2 ),
        .I3(add_ln1039_fu_1203_p2[2]),
        .O(select_ln1039_fu_1265_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \select_ln1039_reg_2095[2]_i_1 
       (.I0(add_ln1039_fu_1203_p2[0]),
        .I1(add_ln1039_fu_1203_p2[1]),
        .I2(add_ln1039_fu_1203_p2[2]),
        .I3(\select_ln1039_reg_2095_reg[10]_2 ),
        .I4(add_ln1039_fu_1203_p2[3]),
        .O(select_ln1039_fu_1265_p3[2]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \select_ln1039_reg_2095[3]_i_1 
       (.I0(add_ln1039_fu_1203_p2[3]),
        .I1(add_ln1039_fu_1203_p2[0]),
        .I2(add_ln1039_fu_1203_p2[1]),
        .I3(add_ln1039_fu_1203_p2[2]),
        .I4(\select_ln1039_reg_2095_reg[10]_2 ),
        .I5(add_ln1039_fu_1203_p2[4]),
        .O(select_ln1039_fu_1265_p3[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \select_ln1039_reg_2095[4]_i_1 
       (.I0(\select_ln1039_reg_2095_reg[4] ),
        .I1(\select_ln1039_reg_2095_reg[4]_0 ),
        .I2(\select_ln1039_reg_2095_reg[10]_2 ),
        .I3(add_ln1039_fu_1203_p2[5]),
        .O(select_ln1039_fu_1265_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hF609)) 
    \select_ln1039_reg_2095[5]_i_1 
       (.I0(\select_ln1039_reg_2095_reg[5] ),
        .I1(\select_ln1039_reg_2095_reg[5]_0 ),
        .I2(\select_ln1039_reg_2095_reg[10]_2 ),
        .I3(add_ln1039_fu_1203_p2[6]),
        .O(select_ln1039_fu_1265_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'hFF7E0081)) 
    \select_ln1039_reg_2095[6]_i_1 
       (.I0(\select_ln1039_reg_2095_reg[5] ),
        .I1(add_ln1039_fu_1203_p2[6]),
        .I2(\select_ln1039_reg_2095_reg[5]_0 ),
        .I3(\select_ln1039_reg_2095_reg[10]_2 ),
        .I4(add_ln1039_fu_1203_p2[7]),
        .O(select_ln1039_fu_1265_p3[6]));
  LUT6 #(
    .INIT(64'hFFFF7FFE00008001)) 
    \select_ln1039_reg_2095[7]_i_1 
       (.I0(\select_ln1039_reg_2095_reg[5] ),
        .I1(add_ln1039_fu_1203_p2[7]),
        .I2(\select_ln1039_reg_2095_reg[5]_0 ),
        .I3(add_ln1039_fu_1203_p2[6]),
        .I4(\select_ln1039_reg_2095_reg[10]_2 ),
        .I5(add_ln1039_fu_1203_p2[8]),
        .O(select_ln1039_fu_1265_p3[7]));
  LUT6 #(
    .INIT(64'h000000007FFFFFFE)) 
    \select_ln1039_reg_2095[8]_i_1 
       (.I0(add_ln1039_fu_1203_p2[8]),
        .I1(\select_ln1039_reg_2095_reg[5]_0 ),
        .I2(add_ln1039_fu_1203_p2[6]),
        .I3(\select_ln1039_reg_2095_reg[5] ),
        .I4(add_ln1039_fu_1203_p2[7]),
        .I5(\select_ln1039_reg_2095_reg[10]_2 ),
        .O(select_ln1039_fu_1265_p3[8]));
  LUT6 #(
    .INIT(64'h1555555555555544)) 
    \select_ln1039_reg_2095[9]_i_1 
       (.I0(\select_ln1039_reg_2095_reg[10]_2 ),
        .I1(add_ln1039_fu_1203_p2[7]),
        .I2(\select_ln1039_reg_2095_reg[5] ),
        .I3(add_ln1039_fu_1203_p2[6]),
        .I4(\select_ln1039_reg_2095_reg[5]_0 ),
        .I5(add_ln1039_fu_1203_p2[8]),
        .O(select_ln1039_fu_1265_p3[9]));
  LUT3 #(
    .INIT(8'h9C)) 
    \select_ln1040_reg_2100[0]_i_1 
       (.I0(CO),
        .I1(add_ln1040_fu_1293_p2[1]),
        .I2(add_ln1040_fu_1293_p2[0]),
        .O(select_ln1040_fu_1355_p3[0]));
  LUT6 #(
    .INIT(64'h8888DDDD8888888D)) 
    \select_ln1040_reg_2100[10]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(\select_ln1040_reg_2100_reg[10]_0 ),
        .I2(add_ln1040_fu_1293_p2[8]),
        .I3(\select_ln1040_reg_2100_reg[10]_1 ),
        .I4(CO),
        .I5(\select_ln1040_reg_2100[10]_i_3_n_5 ),
        .O(\select_ln1040_reg_2100_reg[10] ));
  LUT5 #(
    .INIT(32'h7FFFFEFF)) 
    \select_ln1040_reg_2100[10]_i_3 
       (.I0(add_ln1040_fu_1293_p2[8]),
        .I1(\select_ln1040_reg_2100_reg[5]_0 ),
        .I2(add_ln1040_fu_1293_p2[6]),
        .I3(\select_ln1040_reg_2100_reg[5] ),
        .I4(add_ln1040_fu_1293_p2[7]),
        .O(\select_ln1040_reg_2100[10]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \select_ln1040_reg_2100[1]_i_1 
       (.I0(add_ln1040_fu_1293_p2[0]),
        .I1(add_ln1040_fu_1293_p2[1]),
        .I2(CO),
        .I3(add_ln1040_fu_1293_p2[2]),
        .O(select_ln1040_fu_1355_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \select_ln1040_reg_2100[2]_i_1 
       (.I0(add_ln1040_fu_1293_p2[0]),
        .I1(add_ln1040_fu_1293_p2[1]),
        .I2(add_ln1040_fu_1293_p2[2]),
        .I3(CO),
        .I4(add_ln1040_fu_1293_p2[3]),
        .O(select_ln1040_fu_1355_p3[2]));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    \select_ln1040_reg_2100[3]_i_1 
       (.I0(add_ln1040_fu_1293_p2[3]),
        .I1(add_ln1040_fu_1293_p2[0]),
        .I2(add_ln1040_fu_1293_p2[1]),
        .I3(add_ln1040_fu_1293_p2[2]),
        .I4(CO),
        .I5(add_ln1040_fu_1293_p2[4]),
        .O(select_ln1040_fu_1355_p3[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \select_ln1040_reg_2100[4]_i_1 
       (.I0(\select_ln1040_reg_2100_reg[4] ),
        .I1(\select_ln1040_reg_2100_reg[4]_0 ),
        .I2(CO),
        .I3(add_ln1040_fu_1293_p2[5]),
        .O(select_ln1040_fu_1355_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hF609)) 
    \select_ln1040_reg_2100[5]_i_1 
       (.I0(\select_ln1040_reg_2100_reg[5] ),
        .I1(\select_ln1040_reg_2100_reg[5]_0 ),
        .I2(CO),
        .I3(add_ln1040_fu_1293_p2[6]),
        .O(select_ln1040_fu_1355_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'hFF7E0081)) 
    \select_ln1040_reg_2100[6]_i_1 
       (.I0(\select_ln1040_reg_2100_reg[5] ),
        .I1(add_ln1040_fu_1293_p2[6]),
        .I2(\select_ln1040_reg_2100_reg[5]_0 ),
        .I3(CO),
        .I4(add_ln1040_fu_1293_p2[7]),
        .O(select_ln1040_fu_1355_p3[6]));
  LUT6 #(
    .INIT(64'hFFFF7FFE00008001)) 
    \select_ln1040_reg_2100[7]_i_1 
       (.I0(\select_ln1040_reg_2100_reg[5] ),
        .I1(add_ln1040_fu_1293_p2[7]),
        .I2(\select_ln1040_reg_2100_reg[5]_0 ),
        .I3(add_ln1040_fu_1293_p2[6]),
        .I4(CO),
        .I5(add_ln1040_fu_1293_p2[8]),
        .O(select_ln1040_fu_1355_p3[7]));
  LUT6 #(
    .INIT(64'h000000007FFFFFFE)) 
    \select_ln1040_reg_2100[8]_i_1 
       (.I0(add_ln1040_fu_1293_p2[8]),
        .I1(\select_ln1040_reg_2100_reg[5]_0 ),
        .I2(add_ln1040_fu_1293_p2[6]),
        .I3(\select_ln1040_reg_2100_reg[5] ),
        .I4(add_ln1040_fu_1293_p2[7]),
        .I5(CO),
        .O(select_ln1040_fu_1355_p3[8]));
  LUT6 #(
    .INIT(64'h1555555555555544)) 
    \select_ln1040_reg_2100[9]_i_1 
       (.I0(CO),
        .I1(add_ln1040_fu_1293_p2[7]),
        .I2(\select_ln1040_reg_2100_reg[5] ),
        .I3(add_ln1040_fu_1293_p2[6]),
        .I4(\select_ln1040_reg_2100_reg[5]_0 ),
        .I5(add_ln1040_fu_1293_p2[8]),
        .O(select_ln1040_fu_1355_p3[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR
   (DebayerRatBorBatR_U0_bayerPhase_c_write,
    Q,
    cmp59_i_reg_545,
    start_once_reg,
    q1,
    \icmp_ln643_reg_2162_reg[0] ,
    \ap_CS_fsm_reg[0]_0 ,
    \CH_reg_2344_reg[7] ,
    \ap_CS_fsm_reg[1]_0 ,
    E,
    p_9_in,
    empty_n_reg,
    \ap_CS_fsm_reg[3]_0 ,
    full_n_reg,
    push,
    ap_clk,
    ap_done_cache_reg,
    D,
    CO,
    ap_rst_n,
    imgRB_full_n,
    imgG_dout,
    imgG_empty_n,
    \p_0_0_0948_21422_i_fu_282_reg[0] ,
    \p_0_0_0948_21422_i_fu_282_reg[1] ,
    \p_0_0_0948_21422_i_fu_282_reg[2] ,
    \p_0_0_0948_21422_i_fu_282_reg[3] ,
    \p_0_0_0948_21422_i_fu_282_reg[4] ,
    \p_0_0_0948_21422_i_fu_282_reg[5] ,
    \p_0_0_0948_21422_i_fu_282_reg[6] ,
    \p_0_0_0948_21422_i_fu_282_reg[7] ,
    \p_0_0_0950_21416_i_fu_274_reg[0] ,
    \p_0_0_0950_21416_i_fu_274_reg[1] ,
    \p_0_0_0950_21416_i_fu_274_reg[2] ,
    \p_0_0_0950_21416_i_fu_274_reg[3] ,
    \p_0_0_0950_21416_i_fu_274_reg[4] ,
    \p_0_0_0950_21416_i_fu_274_reg[5] ,
    \p_0_0_0950_21416_i_fu_274_reg[6] ,
    \p_0_0_0950_21416_i_fu_274_reg[7] ,
    \p_0_0_0949_21419_i_fu_278_reg[0] ,
    \p_0_0_0949_21419_i_fu_278_reg[1] ,
    \p_0_0_0949_21419_i_fu_278_reg[2] ,
    \p_0_0_0949_21419_i_fu_278_reg[3] ,
    \p_0_0_0949_21419_i_fu_278_reg[4] ,
    \p_0_0_0949_21419_i_fu_278_reg[5] ,
    \p_0_0_0949_21419_i_fu_278_reg[6] ,
    \p_0_0_0949_21419_i_fu_278_reg[7] ,
    \icmp_ln643_reg_2162_reg[0]_0 ,
    bayerPhase_c1_empty_n,
    bayerPhase_c_full_n,
    DebayerRatBorBatR_U0_ap_start,
    start_for_DebayerRandBatG_U0_full_n,
    ram_reg_bram_2,
    \SRL_SIG_reg[0]_0 ,
    ram_reg_bram_1,
    \ap_CS_fsm_reg[0]_1 ,
    push_0,
    \loopHeight_reg_441_reg[11]_0 ,
    \loopWidth_reg_446_reg[11]_0 );
  output DebayerRatBorBatR_U0_bayerPhase_c_write;
  output [11:0]Q;
  output cmp59_i_reg_545;
  output start_once_reg;
  output [23:0]q1;
  output \icmp_ln643_reg_2162_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output [23:0]\CH_reg_2344_reg[7] ;
  output \ap_CS_fsm_reg[1]_0 ;
  output [0:0]E;
  output p_9_in;
  output [0:0]empty_n_reg;
  output \ap_CS_fsm_reg[3]_0 ;
  output full_n_reg;
  output push;
  input ap_clk;
  input ap_done_cache_reg;
  input [15:0]D;
  input [0:0]CO;
  input ap_rst_n;
  input imgRB_full_n;
  input [23:0]imgG_dout;
  input imgG_empty_n;
  input \p_0_0_0948_21422_i_fu_282_reg[0] ;
  input \p_0_0_0948_21422_i_fu_282_reg[1] ;
  input \p_0_0_0948_21422_i_fu_282_reg[2] ;
  input \p_0_0_0948_21422_i_fu_282_reg[3] ;
  input \p_0_0_0948_21422_i_fu_282_reg[4] ;
  input \p_0_0_0948_21422_i_fu_282_reg[5] ;
  input \p_0_0_0948_21422_i_fu_282_reg[6] ;
  input \p_0_0_0948_21422_i_fu_282_reg[7] ;
  input \p_0_0_0950_21416_i_fu_274_reg[0] ;
  input \p_0_0_0950_21416_i_fu_274_reg[1] ;
  input \p_0_0_0950_21416_i_fu_274_reg[2] ;
  input \p_0_0_0950_21416_i_fu_274_reg[3] ;
  input \p_0_0_0950_21416_i_fu_274_reg[4] ;
  input \p_0_0_0950_21416_i_fu_274_reg[5] ;
  input \p_0_0_0950_21416_i_fu_274_reg[6] ;
  input \p_0_0_0950_21416_i_fu_274_reg[7] ;
  input \p_0_0_0949_21419_i_fu_278_reg[0] ;
  input \p_0_0_0949_21419_i_fu_278_reg[1] ;
  input \p_0_0_0949_21419_i_fu_278_reg[2] ;
  input \p_0_0_0949_21419_i_fu_278_reg[3] ;
  input \p_0_0_0949_21419_i_fu_278_reg[4] ;
  input \p_0_0_0949_21419_i_fu_278_reg[5] ;
  input \p_0_0_0949_21419_i_fu_278_reg[6] ;
  input \p_0_0_0949_21419_i_fu_278_reg[7] ;
  input [11:0]\icmp_ln643_reg_2162_reg[0]_0 ;
  input bayerPhase_c1_empty_n;
  input bayerPhase_c_full_n;
  input DebayerRatBorBatR_U0_ap_start;
  input start_for_DebayerRandBatG_U0_full_n;
  input [23:0]ram_reg_bram_2;
  input [23:0]\SRL_SIG_reg[0]_0 ;
  input ram_reg_bram_1;
  input \ap_CS_fsm_reg[0]_1 ;
  input push_0;
  input [11:0]\loopHeight_reg_441_reg[11]_0 ;
  input [11:0]\loopWidth_reg_446_reg[11]_0 ;

  wire [23:0]\CH_reg_2344_reg[7] ;
  wire [0:0]CO;
  wire [15:0]D;
  wire DebayerRatBorBatR_U0_ap_start;
  wire DebayerRatBorBatR_U0_bayerPhase_c_write;
  wire [0:0]E;
  wire [11:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire \ap_CS_fsm[2]_i_2_n_5 ;
  wire \ap_CS_fsm[2]_i_3_n_5 ;
  wire \ap_CS_fsm[2]_i_4_n_5 ;
  wire \ap_CS_fsm[2]_i_5_n_5 ;
  wire \ap_CS_fsm[2]_i_6_n_5 ;
  wire \ap_CS_fsm[2]_i_7_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_rst_n;
  wire bayerPhase_c1_empty_n;
  wire bayerPhase_c_full_n;
  wire cmp203_i_fu_302_p2;
  wire cmp203_i_reg_550;
  wire \cmp203_i_reg_550[0]_i_2_n_5 ;
  wire \cmp203_i_reg_550[0]_i_3_n_5 ;
  wire cmp59_i_reg_545;
  wire [0:0]empty_n_reg;
  wire full_n_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_57;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out;
  wire [7:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out;
  wire \icmp_ln643_reg_2162_reg[0] ;
  wire [11:0]\icmp_ln643_reg_2162_reg[0]_0 ;
  wire [23:0]imgG_dout;
  wire imgG_empty_n;
  wire imgRB_full_n;
  wire [11:0]loopHeight_reg_441;
  wire [11:0]\loopHeight_reg_441_reg[11]_0 ;
  wire [11:0]loopWidth_reg_446;
  wire [11:0]\loopWidth_reg_446_reg[11]_0 ;
  wire [7:0]p_0_0_09481393_lcssa1443_i_fu_80;
  wire [7:0]p_0_0_09481393_lcssa1443_i_load_reg_475;
  wire [7:0]p_0_0_0948_114831495_lcssa1531_i_fu_116;
  wire [7:0]p_0_0_0948_114831495_lcssa1531_i_load_reg_520;
  wire \p_0_0_0948_21422_i_fu_282_reg[0] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[1] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[2] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[3] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[4] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[5] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[6] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[7] ;
  wire [7:0]p_0_0_0948_21423_lcssa1455_i_fu_92;
  wire [7:0]p_0_0_0948_21423_lcssa1455_i_load_reg_490;
  wire [7:0]p_0_0_09491390_lcssa1441_i_fu_76;
  wire [7:0]p_0_0_09491390_lcssa1441_i_load_reg_470;
  wire [7:0]p_0_0_0949_114811493_lcssa1529_i_fu_112;
  wire [7:0]p_0_0_0949_114811493_lcssa1529_i_load_reg_515;
  wire \p_0_0_0949_21419_i_fu_278_reg[0] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[1] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[2] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[3] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[4] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[5] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[6] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[7] ;
  wire [7:0]p_0_0_0949_21420_lcssa1453_i_fu_88;
  wire [7:0]p_0_0_0949_21420_lcssa1453_i_load_reg_485;
  wire [7:0]p_0_0_09501387_lcssa1439_i_fu_72;
  wire [7:0]p_0_0_09501387_lcssa1439_i_load_reg_465;
  wire [7:0]p_0_0_0950_114791491_lcssa1527_i_fu_108;
  wire [7:0]p_0_0_0950_114791491_lcssa1527_i_load_reg_510;
  wire \p_0_0_0950_21416_i_fu_274_reg[0] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[1] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[2] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[3] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[4] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[5] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[6] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[7] ;
  wire [7:0]p_0_0_0950_21417_lcssa1451_i_fu_84;
  wire [7:0]p_0_0_0950_21417_lcssa1451_i_load_reg_480;
  wire [7:0]p_0_0_0_0_09081496_lcssa1533_i_fu_120;
  wire [7:0]p_0_0_0_0_09081496_lcssa1533_i_load_reg_525;
  wire [7:0]p_0_0_0_0_09141484_lcssa1521_i_fu_96;
  wire [7:0]p_0_0_0_0_09141484_lcssa1521_i_load_reg_495;
  wire [7:0]p_0_1_0_0_09091498_lcssa1535_i_fu_124;
  wire p_0_1_0_0_09091498_lcssa1535_i_fu_1240;
  wire [7:0]p_0_1_0_0_09091498_lcssa1535_i_load_reg_530;
  wire [7:0]p_0_1_0_0_09151486_lcssa1523_i_fu_100;
  wire [7:0]p_0_1_0_0_09151486_lcssa1523_i_load_reg_500;
  wire [7:0]p_0_2_0_0_09101500_lcssa1537_i_fu_128;
  wire [7:0]p_0_2_0_0_09101500_lcssa1537_i_load_reg_535;
  wire [7:0]p_0_2_0_0_09161488_lcssa1525_i_fu_104;
  wire [7:0]p_0_2_0_0_09161488_lcssa1525_i_load_reg_505;
  wire p_9_in;
  wire push;
  wire push_0;
  wire [23:0]q1;
  wire ram_reg_bram_1;
  wire [23:0]ram_reg_bram_2;
  wire red_i_fu_328_p2;
  wire red_i_reg_560;
  wire \red_i_reg_560[0]_i_2_n_5 ;
  wire \red_i_reg_560[0]_i_3_n_5 ;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__1_n_5;
  wire [14:0]trunc_ln622_1_i_reg_456;
  wire trunc_ln630_reg_540;
  wire x_phase_reg_451;
  wire [0:0]xor_i_fu_322_p2;
  wire [14:0]xor_i_reg_555;
  wire [11:0]y_4_fu_242_p2;
  wire \y_fu_68_reg[11]_i_1_n_11 ;
  wire \y_fu_68_reg[11]_i_1_n_12 ;
  wire \y_fu_68_reg[8]_i_1_n_10 ;
  wire \y_fu_68_reg[8]_i_1_n_11 ;
  wire \y_fu_68_reg[8]_i_1_n_12 ;
  wire \y_fu_68_reg[8]_i_1_n_5 ;
  wire \y_fu_68_reg[8]_i_1_n_6 ;
  wire \y_fu_68_reg[8]_i_1_n_7 ;
  wire \y_fu_68_reg[8]_i_1_n_8 ;
  wire \y_fu_68_reg[8]_i_1_n_9 ;
  wire [7:2]\NLW_y_fu_68_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_y_fu_68_reg[11]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(start_for_DebayerRandBatG_U0_full_n),
        .I1(start_once_reg),
        .I2(DebayerRatBorBatR_U0_ap_start),
        .I3(bayerPhase_c1_empty_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(bayerPhase_c_full_n),
        .O(push));
  LUT6 #(
    .INIT(64'h44F4F4F4F4F4F4F4)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(bayerPhase_c_full_n),
        .I5(bayerPhase_c1_empty_n),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(Q[5]),
        .I1(loopHeight_reg_441[5]),
        .I2(Q[2]),
        .I3(loopHeight_reg_441[2]),
        .I4(\ap_CS_fsm[2]_i_3_n_5 ),
        .I5(\ap_CS_fsm[2]_i_4_n_5 ),
        .O(\ap_CS_fsm[2]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(loopHeight_reg_441[0]),
        .I1(Q[0]),
        .I2(loopHeight_reg_441[1]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm[2]_i_5_n_5 ),
        .O(\ap_CS_fsm[2]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\ap_CS_fsm[2]_i_6_n_5 ),
        .I1(Q[7]),
        .I2(loopHeight_reg_441[7]),
        .I3(Q[6]),
        .I4(loopHeight_reg_441[6]),
        .I5(\ap_CS_fsm[2]_i_7_n_5 ),
        .O(\ap_CS_fsm[2]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(Q[4]),
        .I1(loopHeight_reg_441[4]),
        .I2(Q[3]),
        .I3(loopHeight_reg_441[3]),
        .O(\ap_CS_fsm[2]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(Q[10]),
        .I1(loopHeight_reg_441[10]),
        .I2(Q[9]),
        .I3(loopHeight_reg_441[9]),
        .O(\ap_CS_fsm[2]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(Q[11]),
        .I1(loopHeight_reg_441[11]),
        .I2(Q[8]),
        .I3(loopHeight_reg_441[8]),
        .O(\ap_CS_fsm[2]_i_7_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_done_cache_reg));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp203_i_reg_550[0]_i_1 
       (.I0(\cmp203_i_reg_550[0]_i_2_n_5 ),
        .I1(Q[11]),
        .I2(Q[9]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\cmp203_i_reg_550[0]_i_3_n_5 ),
        .O(cmp203_i_fu_302_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp203_i_reg_550[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\cmp203_i_reg_550[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp203_i_reg_550[0]_i_3 
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[10]),
        .I3(Q[7]),
        .O(\cmp203_i_reg_550[0]_i_3_n_5 ));
  FDRE \cmp203_i_reg_550_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(cmp203_i_fu_302_p2),
        .Q(cmp203_i_reg_550),
        .R(1'b0));
  FDRE \cmp59_i_reg_545_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(CO),
        .Q(cmp59_i_reg_545),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    full_n_i_2
       (.I0(start_for_DebayerRandBatG_U0_full_n),
        .I1(start_once_reg),
        .I2(DebayerRatBorBatR_U0_ap_start),
        .I3(bayerPhase_c_full_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .I5(bayerPhase_c1_empty_n),
        .O(full_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158
       (.\CH_reg_2344_reg[7]_0 (\CH_reg_2344_reg[7] ),
        .D({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .E(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_done_cache_reg),
        .ap_rst_n(ap_rst_n),
        .cmp203_i_reg_550(cmp203_i_reg_550),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(E),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_57),
        .\icmp_ln633_reg_2158_pp0_iter1_reg_reg[0]_0 (p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .\icmp_ln643_reg_2162_reg[0]_0 (\icmp_ln643_reg_2162_reg[0] ),
        .\icmp_ln643_reg_2162_reg[0]_1 (\icmp_ln643_reg_2162_reg[0]_0 ),
        .\icmp_ln772_reg_2197[0]_i_2_0 (xor_i_reg_555),
        .imgG_dout(imgG_dout),
        .imgG_empty_n(imgG_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .\p_0_0_09481392_i_fu_270_reg[7]_0 (p_0_0_09481393_lcssa1443_i_load_reg_475),
        .\p_0_0_09481392_i_load_reg_2265_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out),
        .\p_0_0_0948_114831494_i_fu_246_reg[7]_0 (p_0_0_0948_114831495_lcssa1531_i_load_reg_520),
        .\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out),
        .\p_0_0_0948_21422_i_fu_282_reg[0]_0 (\p_0_0_0948_21422_i_fu_282_reg[0] ),
        .\p_0_0_0948_21422_i_fu_282_reg[1]_0 (\p_0_0_0948_21422_i_fu_282_reg[1] ),
        .\p_0_0_0948_21422_i_fu_282_reg[2]_0 (\p_0_0_0948_21422_i_fu_282_reg[2] ),
        .\p_0_0_0948_21422_i_fu_282_reg[3]_0 (\p_0_0_0948_21422_i_fu_282_reg[3] ),
        .\p_0_0_0948_21422_i_fu_282_reg[4]_0 (\p_0_0_0948_21422_i_fu_282_reg[4] ),
        .\p_0_0_0948_21422_i_fu_282_reg[5]_0 (\p_0_0_0948_21422_i_fu_282_reg[5] ),
        .\p_0_0_0948_21422_i_fu_282_reg[6]_0 (\p_0_0_0948_21422_i_fu_282_reg[6] ),
        .\p_0_0_0948_21422_i_fu_282_reg[7]_0 (p_0_0_0948_21423_lcssa1455_i_load_reg_490),
        .\p_0_0_0948_21422_i_fu_282_reg[7]_1 (\p_0_0_0948_21422_i_fu_282_reg[7] ),
        .\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out),
        .\p_0_0_09491389_i_fu_266_reg[7]_0 (p_0_0_09491390_lcssa1441_i_load_reg_470),
        .\p_0_0_09491389_i_load_reg_2259_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out),
        .\p_0_0_0949_114811492_i_fu_242_reg[7]_0 (p_0_0_0949_114811493_lcssa1529_i_load_reg_515),
        .\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out),
        .\p_0_0_0949_21419_i_fu_278_reg[0]_0 (\p_0_0_0949_21419_i_fu_278_reg[0] ),
        .\p_0_0_0949_21419_i_fu_278_reg[1]_0 (\p_0_0_0949_21419_i_fu_278_reg[1] ),
        .\p_0_0_0949_21419_i_fu_278_reg[2]_0 (\p_0_0_0949_21419_i_fu_278_reg[2] ),
        .\p_0_0_0949_21419_i_fu_278_reg[3]_0 (\p_0_0_0949_21419_i_fu_278_reg[3] ),
        .\p_0_0_0949_21419_i_fu_278_reg[4]_0 (\p_0_0_0949_21419_i_fu_278_reg[4] ),
        .\p_0_0_0949_21419_i_fu_278_reg[5]_0 (\p_0_0_0949_21419_i_fu_278_reg[5] ),
        .\p_0_0_0949_21419_i_fu_278_reg[6]_0 (\p_0_0_0949_21419_i_fu_278_reg[6] ),
        .\p_0_0_0949_21419_i_fu_278_reg[7]_0 (p_0_0_0949_21420_lcssa1453_i_load_reg_485),
        .\p_0_0_0949_21419_i_fu_278_reg[7]_1 (\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out),
        .\p_0_0_09501386_i_fu_262_reg[7]_0 (p_0_0_09501387_lcssa1439_i_load_reg_465),
        .\p_0_0_09501386_i_load_reg_2253_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out),
        .\p_0_0_0950_114791490_i_fu_238_reg[7]_0 (p_0_0_0950_114791491_lcssa1527_i_load_reg_510),
        .\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out),
        .\p_0_0_0950_21416_i_fu_274_reg[0]_0 (\p_0_0_0950_21416_i_fu_274_reg[0] ),
        .\p_0_0_0950_21416_i_fu_274_reg[1]_0 (\p_0_0_0950_21416_i_fu_274_reg[1] ),
        .\p_0_0_0950_21416_i_fu_274_reg[2]_0 (\p_0_0_0950_21416_i_fu_274_reg[2] ),
        .\p_0_0_0950_21416_i_fu_274_reg[3]_0 (\p_0_0_0950_21416_i_fu_274_reg[3] ),
        .\p_0_0_0950_21416_i_fu_274_reg[4]_0 (\p_0_0_0950_21416_i_fu_274_reg[4] ),
        .\p_0_0_0950_21416_i_fu_274_reg[5]_0 (\p_0_0_0950_21416_i_fu_274_reg[5] ),
        .\p_0_0_0950_21416_i_fu_274_reg[6]_0 (\p_0_0_0950_21416_i_fu_274_reg[6] ),
        .\p_0_0_0950_21416_i_fu_274_reg[7]_0 (p_0_0_0950_21417_lcssa1451_i_load_reg_480),
        .\p_0_0_0950_21416_i_fu_274_reg[7]_1 (\p_0_0_0950_21416_i_fu_274_reg[7] ),
        .\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out),
        .\p_0_0_0_0_09081497_i_fu_250_reg[7]_0 (p_0_0_0_0_09081496_lcssa1533_i_load_reg_525),
        .\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out),
        .\p_0_0_0_0_09141485_i_fu_226_reg[7]_0 (p_0_0_0_0_09141484_lcssa1521_i_load_reg_495),
        .\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out),
        .\p_0_1_0_0_09091499_i_fu_254_reg[7]_0 (p_0_1_0_0_09091498_lcssa1535_i_load_reg_530),
        .\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out),
        .\p_0_1_0_0_09151487_i_fu_230_reg[7]_0 (p_0_1_0_0_09151486_lcssa1523_i_load_reg_500),
        .\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out),
        .\p_0_2_0_0_09101501_i_fu_258_reg[7]_0 (p_0_2_0_0_09101500_lcssa1537_i_load_reg_535),
        .\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out),
        .\p_0_2_0_0_09161489_i_fu_234_reg[7]_0 (p_0_2_0_0_09161488_lcssa1525_i_load_reg_505),
        .\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 (grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out),
        .p_9_in(p_9_in),
        .push_0(push_0),
        .q1(q1),
        .ram_reg_bram_1(cmp59_i_reg_545),
        .ram_reg_bram_1_0(ram_reg_bram_1),
        .ram_reg_bram_2(ram_reg_bram_2),
        .red_i_reg_560(red_i_reg_560),
        .\x_fu_222[11]_i_3 (loopWidth_reg_446),
        .x_phase_reg_451(x_phase_reg_451));
  FDRE #(
    .INIT(1'b0)) 
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_57),
        .Q(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .R(ap_done_cache_reg));
  LUT6 #(
    .INIT(64'h8000800080000000)) 
    \loopHeight_reg_441[11]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(bayerPhase_c1_empty_n),
        .I2(bayerPhase_c_full_n),
        .I3(DebayerRatBorBatR_U0_ap_start),
        .I4(start_once_reg),
        .I5(start_for_DebayerRandBatG_U0_full_n),
        .O(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE \loopHeight_reg_441_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [0]),
        .Q(loopHeight_reg_441[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [10]),
        .Q(loopHeight_reg_441[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[11] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [11]),
        .Q(loopHeight_reg_441[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [1]),
        .Q(loopHeight_reg_441[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [2]),
        .Q(loopHeight_reg_441[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [3]),
        .Q(loopHeight_reg_441[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [4]),
        .Q(loopHeight_reg_441[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [5]),
        .Q(loopHeight_reg_441[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [6]),
        .Q(loopHeight_reg_441[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [7]),
        .Q(loopHeight_reg_441[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [8]),
        .Q(loopHeight_reg_441[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_441_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopHeight_reg_441_reg[11]_0 [9]),
        .Q(loopHeight_reg_441[9]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [0]),
        .Q(loopWidth_reg_446[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [10]),
        .Q(loopWidth_reg_446[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[11] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [11]),
        .Q(loopWidth_reg_446[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [1]),
        .Q(loopWidth_reg_446[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [2]),
        .Q(loopWidth_reg_446[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [3]),
        .Q(loopWidth_reg_446[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [4]),
        .Q(loopWidth_reg_446[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [5]),
        .Q(loopWidth_reg_446[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [6]),
        .Q(loopWidth_reg_446[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [7]),
        .Q(loopWidth_reg_446[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [8]),
        .Q(loopWidth_reg_446[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_446_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(\loopWidth_reg_446_reg[11]_0 [9]),
        .Q(loopWidth_reg_446[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \mOutPtr[1]_i_3__0 
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(DebayerRatBorBatR_U0_ap_start),
        .O(\ap_CS_fsm_reg[1]_0 ));
  FDRE \p_0_0_09481393_lcssa1443_i_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out[0]),
        .Q(p_0_0_09481393_lcssa1443_i_fu_80[0]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out[1]),
        .Q(p_0_0_09481393_lcssa1443_i_fu_80[1]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out[2]),
        .Q(p_0_0_09481393_lcssa1443_i_fu_80[2]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out[3]),
        .Q(p_0_0_09481393_lcssa1443_i_fu_80[3]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out[4]),
        .Q(p_0_0_09481393_lcssa1443_i_fu_80[4]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out[5]),
        .Q(p_0_0_09481393_lcssa1443_i_fu_80[5]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out[6]),
        .Q(p_0_0_09481393_lcssa1443_i_fu_80[6]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09481392_i_out[7]),
        .Q(p_0_0_09481393_lcssa1443_i_fu_80[7]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481393_lcssa1443_i_fu_80[0]),
        .Q(p_0_0_09481393_lcssa1443_i_load_reg_475[0]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481393_lcssa1443_i_fu_80[1]),
        .Q(p_0_0_09481393_lcssa1443_i_load_reg_475[1]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481393_lcssa1443_i_fu_80[2]),
        .Q(p_0_0_09481393_lcssa1443_i_load_reg_475[2]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481393_lcssa1443_i_fu_80[3]),
        .Q(p_0_0_09481393_lcssa1443_i_load_reg_475[3]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481393_lcssa1443_i_fu_80[4]),
        .Q(p_0_0_09481393_lcssa1443_i_load_reg_475[4]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481393_lcssa1443_i_fu_80[5]),
        .Q(p_0_0_09481393_lcssa1443_i_load_reg_475[5]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481393_lcssa1443_i_fu_80[6]),
        .Q(p_0_0_09481393_lcssa1443_i_load_reg_475[6]),
        .R(1'b0));
  FDRE \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09481393_lcssa1443_i_fu_80[7]),
        .Q(p_0_0_09481393_lcssa1443_i_load_reg_475[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out[0]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_fu_116[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out[1]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_fu_116[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out[2]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_fu_116[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out[3]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_fu_116[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out[4]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_fu_116[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out[5]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_fu_116[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out[6]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_fu_116[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_114831494_i_out[7]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_fu_116[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114831495_lcssa1531_i_fu_116[0]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_load_reg_520[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114831495_lcssa1531_i_fu_116[1]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_load_reg_520[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114831495_lcssa1531_i_fu_116[2]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_load_reg_520[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114831495_lcssa1531_i_fu_116[3]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_load_reg_520[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114831495_lcssa1531_i_fu_116[4]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_load_reg_520[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114831495_lcssa1531_i_fu_116[5]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_load_reg_520[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114831495_lcssa1531_i_fu_116[6]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_load_reg_520[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_114831495_lcssa1531_i_fu_116[7]),
        .Q(p_0_0_0948_114831495_lcssa1531_i_load_reg_520[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out[0]),
        .Q(p_0_0_0948_21423_lcssa1455_i_fu_92[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out[1]),
        .Q(p_0_0_0948_21423_lcssa1455_i_fu_92[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out[2]),
        .Q(p_0_0_0948_21423_lcssa1455_i_fu_92[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out[3]),
        .Q(p_0_0_0948_21423_lcssa1455_i_fu_92[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out[4]),
        .Q(p_0_0_0948_21423_lcssa1455_i_fu_92[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out[5]),
        .Q(p_0_0_0948_21423_lcssa1455_i_fu_92[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out[6]),
        .Q(p_0_0_0948_21423_lcssa1455_i_fu_92[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0948_21422_i_out[7]),
        .Q(p_0_0_0948_21423_lcssa1455_i_fu_92[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21423_lcssa1455_i_fu_92[0]),
        .Q(p_0_0_0948_21423_lcssa1455_i_load_reg_490[0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21423_lcssa1455_i_fu_92[1]),
        .Q(p_0_0_0948_21423_lcssa1455_i_load_reg_490[1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21423_lcssa1455_i_fu_92[2]),
        .Q(p_0_0_0948_21423_lcssa1455_i_load_reg_490[2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21423_lcssa1455_i_fu_92[3]),
        .Q(p_0_0_0948_21423_lcssa1455_i_load_reg_490[3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21423_lcssa1455_i_fu_92[4]),
        .Q(p_0_0_0948_21423_lcssa1455_i_load_reg_490[4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21423_lcssa1455_i_fu_92[5]),
        .Q(p_0_0_0948_21423_lcssa1455_i_load_reg_490[5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21423_lcssa1455_i_fu_92[6]),
        .Q(p_0_0_0948_21423_lcssa1455_i_load_reg_490[6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0948_21423_lcssa1455_i_fu_92[7]),
        .Q(p_0_0_0948_21423_lcssa1455_i_load_reg_490[7]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out[0]),
        .Q(p_0_0_09491390_lcssa1441_i_fu_76[0]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out[1]),
        .Q(p_0_0_09491390_lcssa1441_i_fu_76[1]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out[2]),
        .Q(p_0_0_09491390_lcssa1441_i_fu_76[2]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out[3]),
        .Q(p_0_0_09491390_lcssa1441_i_fu_76[3]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out[4]),
        .Q(p_0_0_09491390_lcssa1441_i_fu_76[4]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out[5]),
        .Q(p_0_0_09491390_lcssa1441_i_fu_76[5]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out[6]),
        .Q(p_0_0_09491390_lcssa1441_i_fu_76[6]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09491389_i_out[7]),
        .Q(p_0_0_09491390_lcssa1441_i_fu_76[7]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491390_lcssa1441_i_fu_76[0]),
        .Q(p_0_0_09491390_lcssa1441_i_load_reg_470[0]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491390_lcssa1441_i_fu_76[1]),
        .Q(p_0_0_09491390_lcssa1441_i_load_reg_470[1]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491390_lcssa1441_i_fu_76[2]),
        .Q(p_0_0_09491390_lcssa1441_i_load_reg_470[2]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491390_lcssa1441_i_fu_76[3]),
        .Q(p_0_0_09491390_lcssa1441_i_load_reg_470[3]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491390_lcssa1441_i_fu_76[4]),
        .Q(p_0_0_09491390_lcssa1441_i_load_reg_470[4]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491390_lcssa1441_i_fu_76[5]),
        .Q(p_0_0_09491390_lcssa1441_i_load_reg_470[5]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491390_lcssa1441_i_fu_76[6]),
        .Q(p_0_0_09491390_lcssa1441_i_load_reg_470[6]),
        .R(1'b0));
  FDRE \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09491390_lcssa1441_i_fu_76[7]),
        .Q(p_0_0_09491390_lcssa1441_i_load_reg_470[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out[0]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_fu_112[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out[1]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_fu_112[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out[2]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_fu_112[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out[3]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_fu_112[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out[4]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_fu_112[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out[5]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_fu_112[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out[6]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_fu_112[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_114811492_i_out[7]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_fu_112[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114811493_lcssa1529_i_fu_112[0]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_load_reg_515[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114811493_lcssa1529_i_fu_112[1]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_load_reg_515[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114811493_lcssa1529_i_fu_112[2]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_load_reg_515[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114811493_lcssa1529_i_fu_112[3]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_load_reg_515[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114811493_lcssa1529_i_fu_112[4]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_load_reg_515[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114811493_lcssa1529_i_fu_112[5]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_load_reg_515[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114811493_lcssa1529_i_fu_112[6]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_load_reg_515[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_114811493_lcssa1529_i_fu_112[7]),
        .Q(p_0_0_0949_114811493_lcssa1529_i_load_reg_515[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out[0]),
        .Q(p_0_0_0949_21420_lcssa1453_i_fu_88[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out[1]),
        .Q(p_0_0_0949_21420_lcssa1453_i_fu_88[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out[2]),
        .Q(p_0_0_0949_21420_lcssa1453_i_fu_88[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out[3]),
        .Q(p_0_0_0949_21420_lcssa1453_i_fu_88[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out[4]),
        .Q(p_0_0_0949_21420_lcssa1453_i_fu_88[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out[5]),
        .Q(p_0_0_0949_21420_lcssa1453_i_fu_88[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out[6]),
        .Q(p_0_0_0949_21420_lcssa1453_i_fu_88[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0949_21419_i_out[7]),
        .Q(p_0_0_0949_21420_lcssa1453_i_fu_88[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21420_lcssa1453_i_fu_88[0]),
        .Q(p_0_0_0949_21420_lcssa1453_i_load_reg_485[0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21420_lcssa1453_i_fu_88[1]),
        .Q(p_0_0_0949_21420_lcssa1453_i_load_reg_485[1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21420_lcssa1453_i_fu_88[2]),
        .Q(p_0_0_0949_21420_lcssa1453_i_load_reg_485[2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21420_lcssa1453_i_fu_88[3]),
        .Q(p_0_0_0949_21420_lcssa1453_i_load_reg_485[3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21420_lcssa1453_i_fu_88[4]),
        .Q(p_0_0_0949_21420_lcssa1453_i_load_reg_485[4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21420_lcssa1453_i_fu_88[5]),
        .Q(p_0_0_0949_21420_lcssa1453_i_load_reg_485[5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21420_lcssa1453_i_fu_88[6]),
        .Q(p_0_0_0949_21420_lcssa1453_i_load_reg_485[6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0949_21420_lcssa1453_i_fu_88[7]),
        .Q(p_0_0_0949_21420_lcssa1453_i_load_reg_485[7]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out[0]),
        .Q(p_0_0_09501387_lcssa1439_i_fu_72[0]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out[1]),
        .Q(p_0_0_09501387_lcssa1439_i_fu_72[1]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out[2]),
        .Q(p_0_0_09501387_lcssa1439_i_fu_72[2]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out[3]),
        .Q(p_0_0_09501387_lcssa1439_i_fu_72[3]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out[4]),
        .Q(p_0_0_09501387_lcssa1439_i_fu_72[4]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out[5]),
        .Q(p_0_0_09501387_lcssa1439_i_fu_72[5]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out[6]),
        .Q(p_0_0_09501387_lcssa1439_i_fu_72[6]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_09501386_i_out[7]),
        .Q(p_0_0_09501387_lcssa1439_i_fu_72[7]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501387_lcssa1439_i_fu_72[0]),
        .Q(p_0_0_09501387_lcssa1439_i_load_reg_465[0]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501387_lcssa1439_i_fu_72[1]),
        .Q(p_0_0_09501387_lcssa1439_i_load_reg_465[1]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501387_lcssa1439_i_fu_72[2]),
        .Q(p_0_0_09501387_lcssa1439_i_load_reg_465[2]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501387_lcssa1439_i_fu_72[3]),
        .Q(p_0_0_09501387_lcssa1439_i_load_reg_465[3]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501387_lcssa1439_i_fu_72[4]),
        .Q(p_0_0_09501387_lcssa1439_i_load_reg_465[4]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501387_lcssa1439_i_fu_72[5]),
        .Q(p_0_0_09501387_lcssa1439_i_load_reg_465[5]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501387_lcssa1439_i_fu_72[6]),
        .Q(p_0_0_09501387_lcssa1439_i_load_reg_465[6]),
        .R(1'b0));
  FDRE \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_09501387_lcssa1439_i_fu_72[7]),
        .Q(p_0_0_09501387_lcssa1439_i_load_reg_465[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out[0]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_fu_108[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out[1]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_fu_108[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out[2]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_fu_108[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out[3]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_fu_108[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out[4]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_fu_108[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out[5]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_fu_108[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out[6]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_fu_108[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_114791490_i_out[7]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_fu_108[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114791491_lcssa1527_i_fu_108[0]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_load_reg_510[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114791491_lcssa1527_i_fu_108[1]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_load_reg_510[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114791491_lcssa1527_i_fu_108[2]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_load_reg_510[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114791491_lcssa1527_i_fu_108[3]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_load_reg_510[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114791491_lcssa1527_i_fu_108[4]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_load_reg_510[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114791491_lcssa1527_i_fu_108[5]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_load_reg_510[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114791491_lcssa1527_i_fu_108[6]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_load_reg_510[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_114791491_lcssa1527_i_fu_108[7]),
        .Q(p_0_0_0950_114791491_lcssa1527_i_load_reg_510[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out[0]),
        .Q(p_0_0_0950_21417_lcssa1451_i_fu_84[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out[1]),
        .Q(p_0_0_0950_21417_lcssa1451_i_fu_84[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out[2]),
        .Q(p_0_0_0950_21417_lcssa1451_i_fu_84[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out[3]),
        .Q(p_0_0_0950_21417_lcssa1451_i_fu_84[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out[4]),
        .Q(p_0_0_0950_21417_lcssa1451_i_fu_84[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out[5]),
        .Q(p_0_0_0950_21417_lcssa1451_i_fu_84[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out[6]),
        .Q(p_0_0_0950_21417_lcssa1451_i_fu_84[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0950_21416_i_out[7]),
        .Q(p_0_0_0950_21417_lcssa1451_i_fu_84[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21417_lcssa1451_i_fu_84[0]),
        .Q(p_0_0_0950_21417_lcssa1451_i_load_reg_480[0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21417_lcssa1451_i_fu_84[1]),
        .Q(p_0_0_0950_21417_lcssa1451_i_load_reg_480[1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21417_lcssa1451_i_fu_84[2]),
        .Q(p_0_0_0950_21417_lcssa1451_i_load_reg_480[2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21417_lcssa1451_i_fu_84[3]),
        .Q(p_0_0_0950_21417_lcssa1451_i_load_reg_480[3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21417_lcssa1451_i_fu_84[4]),
        .Q(p_0_0_0950_21417_lcssa1451_i_load_reg_480[4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21417_lcssa1451_i_fu_84[5]),
        .Q(p_0_0_0950_21417_lcssa1451_i_load_reg_480[5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21417_lcssa1451_i_fu_84[6]),
        .Q(p_0_0_0950_21417_lcssa1451_i_load_reg_480[6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0950_21417_lcssa1451_i_fu_84[7]),
        .Q(p_0_0_0950_21417_lcssa1451_i_load_reg_480[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out[0]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_fu_120[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out[1]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_fu_120[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out[2]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_fu_120[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out[3]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_fu_120[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out[4]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_fu_120[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out[5]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_fu_120[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out[6]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_fu_120[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09081497_i_out[7]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_fu_120[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081496_lcssa1533_i_fu_120[0]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_load_reg_525[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081496_lcssa1533_i_fu_120[1]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_load_reg_525[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081496_lcssa1533_i_fu_120[2]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_load_reg_525[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081496_lcssa1533_i_fu_120[3]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_load_reg_525[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081496_lcssa1533_i_fu_120[4]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_load_reg_525[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081496_lcssa1533_i_fu_120[5]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_load_reg_525[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081496_lcssa1533_i_fu_120[6]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_load_reg_525[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09081496_lcssa1533_i_fu_120[7]),
        .Q(p_0_0_0_0_09081496_lcssa1533_i_load_reg_525[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out[0]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_fu_96[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out[1]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_fu_96[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out[2]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_fu_96[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out[3]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_fu_96[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out[4]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_fu_96[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out[5]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_fu_96[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out[6]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_fu_96[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_0_0_0_09141485_i_out[7]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_fu_96[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141484_lcssa1521_i_fu_96[0]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_load_reg_495[0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141484_lcssa1521_i_fu_96[1]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_load_reg_495[1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141484_lcssa1521_i_fu_96[2]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_load_reg_495[2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141484_lcssa1521_i_fu_96[3]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_load_reg_495[3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141484_lcssa1521_i_fu_96[4]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_load_reg_495[4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141484_lcssa1521_i_fu_96[5]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_load_reg_495[5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141484_lcssa1521_i_fu_96[6]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_load_reg_495[6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0_0_09141484_lcssa1521_i_fu_96[7]),
        .Q(p_0_0_0_0_09141484_lcssa1521_i_load_reg_495[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out[0]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_fu_124[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out[1]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_fu_124[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out[2]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_fu_124[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out[3]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_fu_124[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out[4]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_fu_124[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out[5]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_fu_124[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out[6]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_fu_124[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09091499_i_out[7]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_fu_124[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091498_lcssa1535_i_fu_124[0]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_load_reg_530[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091498_lcssa1535_i_fu_124[1]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_load_reg_530[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091498_lcssa1535_i_fu_124[2]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_load_reg_530[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091498_lcssa1535_i_fu_124[3]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_load_reg_530[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091498_lcssa1535_i_fu_124[4]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_load_reg_530[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091498_lcssa1535_i_fu_124[5]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_load_reg_530[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091498_lcssa1535_i_fu_124[6]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_load_reg_530[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09091498_lcssa1535_i_fu_124[7]),
        .Q(p_0_1_0_0_09091498_lcssa1535_i_load_reg_530[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out[0]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_fu_100[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out[1]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_fu_100[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out[2]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_fu_100[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out[3]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_fu_100[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out[4]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_fu_100[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out[5]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_fu_100[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out[6]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_fu_100[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_1_0_0_09151487_i_out[7]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_fu_100[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151486_lcssa1523_i_fu_100[0]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_load_reg_500[0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151486_lcssa1523_i_fu_100[1]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_load_reg_500[1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151486_lcssa1523_i_fu_100[2]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_load_reg_500[2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151486_lcssa1523_i_fu_100[3]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_load_reg_500[3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151486_lcssa1523_i_fu_100[4]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_load_reg_500[4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151486_lcssa1523_i_fu_100[5]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_load_reg_500[5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151486_lcssa1523_i_fu_100[6]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_load_reg_500[6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_1_0_0_09151486_lcssa1523_i_fu_100[7]),
        .Q(p_0_1_0_0_09151486_lcssa1523_i_load_reg_500[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out[0]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_fu_128[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out[1]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_fu_128[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out[2]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_fu_128[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out[3]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_fu_128[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out[4]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_fu_128[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out[5]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_fu_128[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out[6]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_fu_128[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09101501_i_out[7]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_fu_128[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101500_lcssa1537_i_fu_128[0]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_load_reg_535[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101500_lcssa1537_i_fu_128[1]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_load_reg_535[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101500_lcssa1537_i_fu_128[2]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_load_reg_535[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101500_lcssa1537_i_fu_128[3]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_load_reg_535[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101500_lcssa1537_i_fu_128[4]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_load_reg_535[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101500_lcssa1537_i_fu_128[5]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_load_reg_535[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101500_lcssa1537_i_fu_128[6]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_load_reg_535[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09101500_lcssa1537_i_fu_128[7]),
        .Q(p_0_2_0_0_09101500_lcssa1537_i_load_reg_535[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out[0]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_fu_104[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out[1]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_fu_104[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out[2]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_fu_104[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out[3]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_fu_104[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out[4]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_fu_104[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out[5]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_fu_104[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out[6]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_fu_104[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(p_0_1_0_0_09091498_lcssa1535_i_fu_1240),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_p_0_2_0_0_09161489_i_out[7]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_fu_104[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161488_lcssa1525_i_fu_104[0]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_load_reg_505[0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161488_lcssa1525_i_fu_104[1]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_load_reg_505[1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161488_lcssa1525_i_fu_104[2]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_load_reg_505[2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161488_lcssa1525_i_fu_104[3]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_load_reg_505[3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161488_lcssa1525_i_fu_104[4]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_load_reg_505[4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161488_lcssa1525_i_fu_104[5]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_load_reg_505[5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161488_lcssa1525_i_fu_104[6]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_load_reg_505[6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_2_0_0_09161488_lcssa1525_i_fu_104[7]),
        .Q(p_0_2_0_0_09161488_lcssa1525_i_load_reg_505[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000110)) 
    \red_i_reg_560[0]_i_1 
       (.I0(trunc_ln622_1_i_reg_456[1]),
        .I1(trunc_ln622_1_i_reg_456[2]),
        .I2(trunc_ln622_1_i_reg_456[0]),
        .I3(trunc_ln630_reg_540),
        .I4(\red_i_reg_560[0]_i_2_n_5 ),
        .I5(\red_i_reg_560[0]_i_3_n_5 ),
        .O(red_i_fu_328_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \red_i_reg_560[0]_i_2 
       (.I0(trunc_ln622_1_i_reg_456[9]),
        .I1(trunc_ln622_1_i_reg_456[10]),
        .I2(trunc_ln622_1_i_reg_456[11]),
        .I3(trunc_ln622_1_i_reg_456[12]),
        .I4(trunc_ln622_1_i_reg_456[13]),
        .I5(trunc_ln622_1_i_reg_456[14]),
        .O(\red_i_reg_560[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \red_i_reg_560[0]_i_3 
       (.I0(trunc_ln622_1_i_reg_456[3]),
        .I1(trunc_ln622_1_i_reg_456[4]),
        .I2(trunc_ln622_1_i_reg_456[5]),
        .I3(trunc_ln622_1_i_reg_456[6]),
        .I4(trunc_ln622_1_i_reg_456[7]),
        .I5(trunc_ln622_1_i_reg_456[8]),
        .O(\red_i_reg_560[0]_i_3_n_5 ));
  FDRE \red_i_reg_560_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(red_i_fu_328_p2),
        .Q(red_i_reg_560),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT5 #(
    .INIT(32'hBBB0BB00)) 
    start_once_reg_i_1__1
       (.I0(\ap_CS_fsm[2]_i_2_n_5 ),
        .I1(ap_CS_fsm_state2),
        .I2(DebayerRatBorBatR_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_DebayerRandBatG_U0_full_n),
        .O(start_once_reg_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__1_n_5),
        .Q(start_once_reg),
        .R(ap_done_cache_reg));
  FDRE \trunc_ln622_1_i_reg_456_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[1]),
        .Q(trunc_ln622_1_i_reg_456[0]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[10] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[11]),
        .Q(trunc_ln622_1_i_reg_456[10]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[11] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[12]),
        .Q(trunc_ln622_1_i_reg_456[11]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[12] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[13]),
        .Q(trunc_ln622_1_i_reg_456[12]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[13] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[14]),
        .Q(trunc_ln622_1_i_reg_456[13]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[14] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[15]),
        .Q(trunc_ln622_1_i_reg_456[14]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[1] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[2]),
        .Q(trunc_ln622_1_i_reg_456[1]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[2] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[3]),
        .Q(trunc_ln622_1_i_reg_456[2]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[3] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[4]),
        .Q(trunc_ln622_1_i_reg_456[3]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[4] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[5]),
        .Q(trunc_ln622_1_i_reg_456[4]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[5] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[6]),
        .Q(trunc_ln622_1_i_reg_456[5]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[6] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[7]),
        .Q(trunc_ln622_1_i_reg_456[6]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[7] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[8]),
        .Q(trunc_ln622_1_i_reg_456[7]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[8] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[9]),
        .Q(trunc_ln622_1_i_reg_456[8]),
        .R(1'b0));
  FDRE \trunc_ln622_1_i_reg_456_reg[9] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[10]),
        .Q(trunc_ln622_1_i_reg_456[9]),
        .R(1'b0));
  FDRE \trunc_ln630_reg_540_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(Q[0]),
        .Q(trunc_ln630_reg_540),
        .R(1'b0));
  FDRE \x_phase_reg_451_reg[0] 
       (.C(ap_clk),
        .CE(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .D(D[0]),
        .Q(x_phase_reg_451),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \xor_i_reg_555[0]_i_1 
       (.I0(trunc_ln630_reg_540),
        .I1(trunc_ln622_1_i_reg_456[0]),
        .O(xor_i_fu_322_p2));
  FDRE \xor_i_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(xor_i_fu_322_p2),
        .Q(xor_i_reg_555[0]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[10]),
        .Q(xor_i_reg_555[10]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[11]),
        .Q(xor_i_reg_555[11]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[12]),
        .Q(xor_i_reg_555[12]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[13]),
        .Q(xor_i_reg_555[13]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[14]),
        .Q(xor_i_reg_555[14]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[1]),
        .Q(xor_i_reg_555[1]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[2]),
        .Q(xor_i_reg_555[2]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[3]),
        .Q(xor_i_reg_555[3]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[4]),
        .Q(xor_i_reg_555[4]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[5]),
        .Q(xor_i_reg_555[5]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[6]),
        .Q(xor_i_reg_555[6]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[7]),
        .Q(xor_i_reg_555[7]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[8]),
        .Q(xor_i_reg_555[8]),
        .R(1'b0));
  FDRE \xor_i_reg_555_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(trunc_ln622_1_i_reg_456[9]),
        .Q(xor_i_reg_555[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_68[0]_i_1 
       (.I0(Q[0]),
        .O(y_4_fu_242_p2[0]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[0]),
        .Q(Q[0]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[10]),
        .Q(Q[10]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[11]),
        .Q(Q[11]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_68_reg[11]_i_1 
       (.CI(\y_fu_68_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_fu_68_reg[11]_i_1_CO_UNCONNECTED [7:2],\y_fu_68_reg[11]_i_1_n_11 ,\y_fu_68_reg[11]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_fu_68_reg[11]_i_1_O_UNCONNECTED [7:3],y_4_fu_242_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,Q[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[1]),
        .Q(Q[1]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[2]),
        .Q(Q[2]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[3]),
        .Q(Q[3]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[4]),
        .Q(Q[4]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[5]),
        .Q(Q[5]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[6]),
        .Q(Q[6]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[7]),
        .Q(Q[7]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[8]),
        .Q(Q[8]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_fu_68_reg[8]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\y_fu_68_reg[8]_i_1_n_5 ,\y_fu_68_reg[8]_i_1_n_6 ,\y_fu_68_reg[8]_i_1_n_7 ,\y_fu_68_reg[8]_i_1_n_8 ,\y_fu_68_reg[8]_i_1_n_9 ,\y_fu_68_reg[8]_i_1_n_10 ,\y_fu_68_reg[8]_i_1_n_11 ,\y_fu_68_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_4_fu_242_p2[8:1]),
        .S(Q[8:1]));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_68_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_4_fu_242_p2[9]),
        .Q(Q[9]),
        .R(DebayerRatBorBatR_U0_bayerPhase_c_write));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
   (D,
    \icmp_ln633_reg_2158_pp0_iter1_reg_reg[0]_0 ,
    q1,
    \icmp_ln643_reg_2162_reg[0]_0 ,
    \CH_reg_2344_reg[7]_0 ,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg,
    full_n_reg,
    p_9_in,
    empty_n_reg,
    \ap_CS_fsm_reg[3] ,
    \p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 ,
    \p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 ,
    \p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 ,
    \p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 ,
    \p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 ,
    \p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 ,
    \p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 ,
    \p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 ,
    \p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 ,
    \p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 ,
    \p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 ,
    \p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 ,
    \p_0_0_09481392_i_load_reg_2265_reg[7]_0 ,
    \p_0_0_09491389_i_load_reg_2259_reg[7]_0 ,
    \p_0_0_09501386_i_load_reg_2253_reg[7]_0 ,
    ap_clk,
    ap_done_cache_reg,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
    ap_rst_n,
    ram_reg_bram_1,
    E,
    Q,
    imgRB_full_n,
    imgG_dout,
    imgG_empty_n,
    \p_0_0_0950_114791490_i_fu_238_reg[7]_0 ,
    \p_0_0_0948_114831494_i_fu_246_reg[7]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[0]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[7]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[1]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[2]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[3]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[4]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[5]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[6]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[7]_1 ,
    \p_0_2_0_0_09101501_i_fu_258_reg[7]_0 ,
    \p_0_0_0950_21416_i_fu_274_reg[0]_0 ,
    \p_0_0_0950_21416_i_fu_274_reg[7]_0 ,
    \p_0_0_0950_21416_i_fu_274_reg[1]_0 ,
    \p_0_0_0950_21416_i_fu_274_reg[2]_0 ,
    \p_0_0_0950_21416_i_fu_274_reg[3]_0 ,
    \p_0_0_0950_21416_i_fu_274_reg[4]_0 ,
    \p_0_0_0950_21416_i_fu_274_reg[5]_0 ,
    \p_0_0_0950_21416_i_fu_274_reg[6]_0 ,
    \p_0_0_0950_21416_i_fu_274_reg[7]_1 ,
    \p_0_0_0_0_09081497_i_fu_250_reg[7]_0 ,
    \p_0_0_09481392_i_fu_270_reg[7]_0 ,
    \p_0_2_0_0_09161489_i_fu_234_reg[7]_0 ,
    \p_0_0_09501386_i_fu_262_reg[7]_0 ,
    \p_0_0_0_0_09141485_i_fu_226_reg[7]_0 ,
    \p_0_0_09491389_i_fu_266_reg[7]_0 ,
    \p_0_1_0_0_09151487_i_fu_230_reg[7]_0 ,
    \p_0_0_0949_114811492_i_fu_242_reg[7]_0 ,
    \p_0_0_0949_21419_i_fu_278_reg[0]_0 ,
    \p_0_0_0949_21419_i_fu_278_reg[7]_0 ,
    \p_0_0_0949_21419_i_fu_278_reg[1]_0 ,
    \p_0_0_0949_21419_i_fu_278_reg[2]_0 ,
    \p_0_0_0949_21419_i_fu_278_reg[3]_0 ,
    \p_0_0_0949_21419_i_fu_278_reg[4]_0 ,
    \p_0_0_0949_21419_i_fu_278_reg[5]_0 ,
    \p_0_0_0949_21419_i_fu_278_reg[6]_0 ,
    \p_0_0_0949_21419_i_fu_278_reg[7]_1 ,
    \p_0_1_0_0_09091499_i_fu_254_reg[7]_0 ,
    \icmp_ln643_reg_2162_reg[0]_1 ,
    cmp203_i_reg_550,
    \x_fu_222[11]_i_3 ,
    \icmp_ln772_reg_2197[0]_i_2_0 ,
    x_phase_reg_451,
    red_i_reg_560,
    ram_reg_bram_2,
    \SRL_SIG_reg[0]_0 ,
    ram_reg_bram_1_0,
    push_0);
  output [1:0]D;
  output [0:0]\icmp_ln633_reg_2158_pp0_iter1_reg_reg[0]_0 ;
  output [23:0]q1;
  output \icmp_ln643_reg_2162_reg[0]_0 ;
  output [23:0]\CH_reg_2344_reg[7]_0 ;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  output [0:0]full_n_reg;
  output p_9_in;
  output [0:0]empty_n_reg;
  output \ap_CS_fsm_reg[3] ;
  output [7:0]\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 ;
  output [7:0]\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 ;
  output [7:0]\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 ;
  output [7:0]\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 ;
  output [7:0]\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 ;
  output [7:0]\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 ;
  output [7:0]\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 ;
  output [7:0]\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 ;
  output [7:0]\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 ;
  output [7:0]\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 ;
  output [7:0]\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 ;
  output [7:0]\p_0_0_09481392_i_load_reg_2265_reg[7]_0 ;
  output [7:0]\p_0_0_09491389_i_load_reg_2259_reg[7]_0 ;
  output [7:0]\p_0_0_09501386_i_load_reg_2253_reg[7]_0 ;
  input ap_clk;
  input ap_done_cache_reg;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  input ap_rst_n;
  input ram_reg_bram_1;
  input [0:0]E;
  input [1:0]Q;
  input imgRB_full_n;
  input [23:0]imgG_dout;
  input imgG_empty_n;
  input [7:0]\p_0_0_0950_114791490_i_fu_238_reg[7]_0 ;
  input [7:0]\p_0_0_0948_114831494_i_fu_246_reg[7]_0 ;
  input \p_0_0_0948_21422_i_fu_282_reg[0]_0 ;
  input [7:0]\p_0_0_0948_21422_i_fu_282_reg[7]_0 ;
  input \p_0_0_0948_21422_i_fu_282_reg[1]_0 ;
  input \p_0_0_0948_21422_i_fu_282_reg[2]_0 ;
  input \p_0_0_0948_21422_i_fu_282_reg[3]_0 ;
  input \p_0_0_0948_21422_i_fu_282_reg[4]_0 ;
  input \p_0_0_0948_21422_i_fu_282_reg[5]_0 ;
  input \p_0_0_0948_21422_i_fu_282_reg[6]_0 ;
  input \p_0_0_0948_21422_i_fu_282_reg[7]_1 ;
  input [7:0]\p_0_2_0_0_09101501_i_fu_258_reg[7]_0 ;
  input \p_0_0_0950_21416_i_fu_274_reg[0]_0 ;
  input [7:0]\p_0_0_0950_21416_i_fu_274_reg[7]_0 ;
  input \p_0_0_0950_21416_i_fu_274_reg[1]_0 ;
  input \p_0_0_0950_21416_i_fu_274_reg[2]_0 ;
  input \p_0_0_0950_21416_i_fu_274_reg[3]_0 ;
  input \p_0_0_0950_21416_i_fu_274_reg[4]_0 ;
  input \p_0_0_0950_21416_i_fu_274_reg[5]_0 ;
  input \p_0_0_0950_21416_i_fu_274_reg[6]_0 ;
  input \p_0_0_0950_21416_i_fu_274_reg[7]_1 ;
  input [7:0]\p_0_0_0_0_09081497_i_fu_250_reg[7]_0 ;
  input [7:0]\p_0_0_09481392_i_fu_270_reg[7]_0 ;
  input [7:0]\p_0_2_0_0_09161489_i_fu_234_reg[7]_0 ;
  input [7:0]\p_0_0_09501386_i_fu_262_reg[7]_0 ;
  input [7:0]\p_0_0_0_0_09141485_i_fu_226_reg[7]_0 ;
  input [7:0]\p_0_0_09491389_i_fu_266_reg[7]_0 ;
  input [7:0]\p_0_1_0_0_09151487_i_fu_230_reg[7]_0 ;
  input [7:0]\p_0_0_0949_114811492_i_fu_242_reg[7]_0 ;
  input \p_0_0_0949_21419_i_fu_278_reg[0]_0 ;
  input [7:0]\p_0_0_0949_21419_i_fu_278_reg[7]_0 ;
  input \p_0_0_0949_21419_i_fu_278_reg[1]_0 ;
  input \p_0_0_0949_21419_i_fu_278_reg[2]_0 ;
  input \p_0_0_0949_21419_i_fu_278_reg[3]_0 ;
  input \p_0_0_0949_21419_i_fu_278_reg[4]_0 ;
  input \p_0_0_0949_21419_i_fu_278_reg[5]_0 ;
  input \p_0_0_0949_21419_i_fu_278_reg[6]_0 ;
  input \p_0_0_0949_21419_i_fu_278_reg[7]_1 ;
  input [7:0]\p_0_1_0_0_09091499_i_fu_254_reg[7]_0 ;
  input [11:0]\icmp_ln643_reg_2162_reg[0]_1 ;
  input cmp203_i_reg_550;
  input [11:0]\x_fu_222[11]_i_3 ;
  input [14:0]\icmp_ln772_reg_2197[0]_i_2_0 ;
  input x_phase_reg_451;
  input red_i_reg_560;
  input [23:0]ram_reg_bram_2;
  input [23:0]\SRL_SIG_reg[0]_0 ;
  input ram_reg_bram_1_0;
  input push_0;

  wire [7:0]CH_fu_1276_p3;
  wire [7:0]CH_reg_2344;
  wire [23:0]\CH_reg_2344_reg[7]_0 ;
  wire [9:0]CV_fu_1798_p2;
  wire [1:0]D;
  wire [0:0]E;
  wire [23:0]LineBufVal_2_fu_1176_p4;
  wire [1:0]Q;
  wire \SRL_SIG[0][0]_i_2_n_5 ;
  wire \SRL_SIG[0][16]_i_2_n_5 ;
  wire \SRL_SIG[0][17]_i_2_n_5 ;
  wire \SRL_SIG[0][18]_i_2_n_5 ;
  wire \SRL_SIG[0][19]_i_2_n_5 ;
  wire \SRL_SIG[0][1]_i_2_n_5 ;
  wire \SRL_SIG[0][20]_i_2_n_5 ;
  wire \SRL_SIG[0][21]_i_2_n_5 ;
  wire \SRL_SIG[0][22]_i_2_n_5 ;
  wire \SRL_SIG[0][23]_i_10_n_5 ;
  wire \SRL_SIG[0][23]_i_11_n_5 ;
  wire \SRL_SIG[0][23]_i_12_n_5 ;
  wire \SRL_SIG[0][23]_i_13_n_5 ;
  wire \SRL_SIG[0][23]_i_14_n_5 ;
  wire \SRL_SIG[0][23]_i_15_n_5 ;
  wire \SRL_SIG[0][23]_i_16_n_5 ;
  wire \SRL_SIG[0][23]_i_17_n_5 ;
  wire \SRL_SIG[0][23]_i_18_n_5 ;
  wire \SRL_SIG[0][23]_i_19_n_5 ;
  wire \SRL_SIG[0][23]_i_20_n_5 ;
  wire \SRL_SIG[0][23]_i_21_n_5 ;
  wire \SRL_SIG[0][23]_i_22_n_5 ;
  wire \SRL_SIG[0][23]_i_23_n_5 ;
  wire \SRL_SIG[0][23]_i_24_n_5 ;
  wire \SRL_SIG[0][23]_i_25_n_5 ;
  wire \SRL_SIG[0][23]_i_3_n_5 ;
  wire \SRL_SIG[0][23]_i_4_n_5 ;
  wire \SRL_SIG[0][23]_i_6_n_5 ;
  wire \SRL_SIG[0][23]_i_8_n_5 ;
  wire \SRL_SIG[0][23]_i_9_n_5 ;
  wire \SRL_SIG[0][2]_i_2_n_5 ;
  wire \SRL_SIG[0][3]_i_2_n_5 ;
  wire \SRL_SIG[0][4]_i_2_n_5 ;
  wire \SRL_SIG[0][5]_i_2_n_5 ;
  wire \SRL_SIG[0][6]_i_2_n_5 ;
  wire \SRL_SIG[0][7]_i_2_n_5 ;
  wire \SRL_SIG[0][7]_i_3_n_5 ;
  wire \SRL_SIG[0][7]_i_4_n_5 ;
  wire \SRL_SIG_reg[0][23]_i_5_n_10 ;
  wire \SRL_SIG_reg[0][23]_i_5_n_11 ;
  wire \SRL_SIG_reg[0][23]_i_5_n_12 ;
  wire \SRL_SIG_reg[0][23]_i_5_n_5 ;
  wire \SRL_SIG_reg[0][23]_i_5_n_6 ;
  wire \SRL_SIG_reg[0][23]_i_5_n_7 ;
  wire \SRL_SIG_reg[0][23]_i_5_n_8 ;
  wire \SRL_SIG_reg[0][23]_i_5_n_9 ;
  wire \SRL_SIG_reg[0][23]_i_7_n_12 ;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [9:0]add_ln817_fu_1649_p2;
  wire add_ln817_fu_1649_p2_carry__0_i_1_n_5;
  wire add_ln817_fu_1649_p2_carry__0_i_2_n_5;
  wire add_ln817_fu_1649_p2_carry__0_i_3_n_5;
  wire add_ln817_fu_1649_p2_carry__0_i_4_n_5;
  wire add_ln817_fu_1649_p2_carry__0_i_5_n_5;
  wire add_ln817_fu_1649_p2_carry__0_i_6_n_5;
  wire add_ln817_fu_1649_p2_carry__0_i_7_n_5;
  wire add_ln817_fu_1649_p2_carry__0_i_8_n_5;
  wire add_ln817_fu_1649_p2_carry__0_i_9_n_5;
  wire add_ln817_fu_1649_p2_carry__0_n_12;
  wire add_ln817_fu_1649_p2_carry_i_10_n_5;
  wire add_ln817_fu_1649_p2_carry_i_11_n_5;
  wire add_ln817_fu_1649_p2_carry_i_12_n_5;
  wire add_ln817_fu_1649_p2_carry_i_13_n_5;
  wire add_ln817_fu_1649_p2_carry_i_14_n_5;
  wire add_ln817_fu_1649_p2_carry_i_15_n_5;
  wire add_ln817_fu_1649_p2_carry_i_16_n_5;
  wire add_ln817_fu_1649_p2_carry_i_17_n_5;
  wire add_ln817_fu_1649_p2_carry_i_19_n_5;
  wire add_ln817_fu_1649_p2_carry_i_20_n_5;
  wire add_ln817_fu_1649_p2_carry_i_21_n_5;
  wire add_ln817_fu_1649_p2_carry_i_22_n_5;
  wire add_ln817_fu_1649_p2_carry_i_23_n_5;
  wire add_ln817_fu_1649_p2_carry_i_24_n_5;
  wire add_ln817_fu_1649_p2_carry_i_25_n_5;
  wire add_ln817_fu_1649_p2_carry_i_26_n_5;
  wire add_ln817_fu_1649_p2_carry_i_27_n_5;
  wire add_ln817_fu_1649_p2_carry_i_29_n_5;
  wire add_ln817_fu_1649_p2_carry_i_30_n_5;
  wire add_ln817_fu_1649_p2_carry_i_31_n_5;
  wire add_ln817_fu_1649_p2_carry_i_32_n_5;
  wire add_ln817_fu_1649_p2_carry_i_33_n_5;
  wire add_ln817_fu_1649_p2_carry_i_34_n_5;
  wire add_ln817_fu_1649_p2_carry_i_35_n_5;
  wire add_ln817_fu_1649_p2_carry_i_36_n_5;
  wire add_ln817_fu_1649_p2_carry_i_37_n_5;
  wire add_ln817_fu_1649_p2_carry_i_38_n_5;
  wire add_ln817_fu_1649_p2_carry_i_39_n_5;
  wire add_ln817_fu_1649_p2_carry_i_40_n_5;
  wire add_ln817_fu_1649_p2_carry_i_41_n_5;
  wire add_ln817_fu_1649_p2_carry_i_42_n_5;
  wire add_ln817_fu_1649_p2_carry_i_43_n_5;
  wire add_ln817_fu_1649_p2_carry_i_44_n_5;
  wire add_ln817_fu_1649_p2_carry_i_45_n_5;
  wire add_ln817_fu_1649_p2_carry_i_46_n_5;
  wire add_ln817_fu_1649_p2_carry_i_9_n_5;
  wire add_ln817_fu_1649_p2_carry_n_10;
  wire add_ln817_fu_1649_p2_carry_n_11;
  wire add_ln817_fu_1649_p2_carry_n_12;
  wire add_ln817_fu_1649_p2_carry_n_5;
  wire add_ln817_fu_1649_p2_carry_n_6;
  wire add_ln817_fu_1649_p2_carry_n_7;
  wire add_ln817_fu_1649_p2_carry_n_8;
  wire add_ln817_fu_1649_p2_carry_n_9;
  wire [9:0]add_ln817_reg_2353;
  wire [9:0]add_ln820_1_fu_1740_p2;
  wire add_ln820_1_fu_1740_p2_carry__0_i_1_n_5;
  wire add_ln820_1_fu_1740_p2_carry__0_i_2_n_5;
  wire add_ln820_1_fu_1740_p2_carry__0_i_3_n_5;
  wire add_ln820_1_fu_1740_p2_carry__0_n_10;
  wire add_ln820_1_fu_1740_p2_carry__0_n_12;
  wire add_ln820_1_fu_1740_p2_carry_i_1_n_5;
  wire add_ln820_1_fu_1740_p2_carry_i_2_n_5;
  wire add_ln820_1_fu_1740_p2_carry_i_3_n_5;
  wire add_ln820_1_fu_1740_p2_carry_i_4_n_5;
  wire add_ln820_1_fu_1740_p2_carry_i_5_n_5;
  wire add_ln820_1_fu_1740_p2_carry_i_6_n_5;
  wire add_ln820_1_fu_1740_p2_carry_i_7_n_5;
  wire add_ln820_1_fu_1740_p2_carry_i_8_n_5;
  wire add_ln820_1_fu_1740_p2_carry_n_10;
  wire add_ln820_1_fu_1740_p2_carry_n_11;
  wire add_ln820_1_fu_1740_p2_carry_n_12;
  wire add_ln820_1_fu_1740_p2_carry_n_5;
  wire add_ln820_1_fu_1740_p2_carry_n_6;
  wire add_ln820_1_fu_1740_p2_carry_n_7;
  wire add_ln820_1_fu_1740_p2_carry_n_8;
  wire add_ln820_1_fu_1740_p2_carry_n_9;
  wire [9:0]add_ln820_fu_1725_p2;
  wire add_ln820_fu_1725_p2_carry__0_i_1_n_5;
  wire add_ln820_fu_1725_p2_carry__0_i_2_n_5;
  wire add_ln820_fu_1725_p2_carry__0_i_3_n_5;
  wire add_ln820_fu_1725_p2_carry__0_i_4_n_5;
  wire add_ln820_fu_1725_p2_carry__0_i_5_n_5;
  wire add_ln820_fu_1725_p2_carry__0_i_6_n_5;
  wire add_ln820_fu_1725_p2_carry__0_i_7_n_5;
  wire add_ln820_fu_1725_p2_carry__0_i_8_n_5;
  wire add_ln820_fu_1725_p2_carry__0_i_9_n_5;
  wire add_ln820_fu_1725_p2_carry__0_n_12;
  wire add_ln820_fu_1725_p2_carry_i_10_n_5;
  wire add_ln820_fu_1725_p2_carry_i_11_n_5;
  wire add_ln820_fu_1725_p2_carry_i_12_n_5;
  wire add_ln820_fu_1725_p2_carry_i_13_n_5;
  wire add_ln820_fu_1725_p2_carry_i_14_n_5;
  wire add_ln820_fu_1725_p2_carry_i_15_n_5;
  wire add_ln820_fu_1725_p2_carry_i_16_n_5;
  wire add_ln820_fu_1725_p2_carry_i_17_n_5;
  wire add_ln820_fu_1725_p2_carry_i_19_n_5;
  wire add_ln820_fu_1725_p2_carry_i_20_n_5;
  wire add_ln820_fu_1725_p2_carry_i_21_n_5;
  wire add_ln820_fu_1725_p2_carry_i_22_n_5;
  wire add_ln820_fu_1725_p2_carry_i_23_n_5;
  wire add_ln820_fu_1725_p2_carry_i_24_n_5;
  wire add_ln820_fu_1725_p2_carry_i_25_n_5;
  wire add_ln820_fu_1725_p2_carry_i_26_n_5;
  wire add_ln820_fu_1725_p2_carry_i_27_n_5;
  wire add_ln820_fu_1725_p2_carry_i_29_n_5;
  wire add_ln820_fu_1725_p2_carry_i_30_n_5;
  wire add_ln820_fu_1725_p2_carry_i_31_n_5;
  wire add_ln820_fu_1725_p2_carry_i_32_n_5;
  wire add_ln820_fu_1725_p2_carry_i_33_n_5;
  wire add_ln820_fu_1725_p2_carry_i_34_n_5;
  wire add_ln820_fu_1725_p2_carry_i_35_n_5;
  wire add_ln820_fu_1725_p2_carry_i_36_n_5;
  wire add_ln820_fu_1725_p2_carry_i_37_n_5;
  wire add_ln820_fu_1725_p2_carry_i_38_n_5;
  wire add_ln820_fu_1725_p2_carry_i_39_n_5;
  wire add_ln820_fu_1725_p2_carry_i_40_n_5;
  wire add_ln820_fu_1725_p2_carry_i_41_n_5;
  wire add_ln820_fu_1725_p2_carry_i_42_n_5;
  wire add_ln820_fu_1725_p2_carry_i_9_n_5;
  wire add_ln820_fu_1725_p2_carry_n_10;
  wire add_ln820_fu_1725_p2_carry_n_11;
  wire add_ln820_fu_1725_p2_carry_n_12;
  wire add_ln820_fu_1725_p2_carry_n_5;
  wire add_ln820_fu_1725_p2_carry_n_6;
  wire add_ln820_fu_1725_p2_carry_n_7;
  wire add_ln820_fu_1725_p2_carry_n_8;
  wire add_ln820_fu_1725_p2_carry_n_9;
  wire [9:0]add_ln820_reg_2358;
  wire [7:1]agdiff_1_fu_1351_p3__6;
  wire [7:1]agdiff_2_fu_1387_p3__6;
  wire [7:1]agdiff_3_fu_1423_p3__6;
  wire [7:1]agdiff_fu_1315_p3__6;
  wire and_ln833_fu_904_p2;
  wire \and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2_n_5 ;
  wire and_ln833_reg_2201_pp0_iter2_reg;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_258;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_5;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init;
  wire [7:0]ap_phi_reg_pp0_iter2_downleft_1_reg_564;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_2_n_5 ;
  wire \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_3_n_5 ;
  wire [7:0]ap_phi_reg_pp0_iter2_downleft_2_reg_555;
  wire [7:0]ap_phi_reg_pp0_iter2_downleft_reg_573;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_3_reg_591;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_4_reg_582;
  wire [7:0]ap_phi_reg_pp0_iter2_pix_reg_601;
  wire [7:0]ap_phi_reg_pp0_iter2_upleft_1_reg_619;
  wire [7:0]ap_phi_reg_pp0_iter2_upleft_2_reg_610;
  wire [7:0]ap_phi_reg_pp0_iter2_upleft_reg_628;
  wire ap_phi_reg_pp0_iter3_b_1_reg_7500;
  wire \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[0] ;
  wire \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[1] ;
  wire \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[2] ;
  wire \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[3] ;
  wire \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[4] ;
  wire \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[5] ;
  wire \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[6] ;
  wire \ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[7] ;
  wire [7:0]ap_phi_reg_pp0_iter3_r_1_reg_741;
  wire \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ;
  wire ap_rst_n;
  wire \cmp161_i_reg_2178_reg_n_5_[0] ;
  wire cmp203_i_reg_550;
  wire [0:0]empty_n_reg;
  wire enable_fu_1431_p2_carry_i_1_n_5;
  wire enable_fu_1431_p2_carry_i_23_n_5;
  wire enable_fu_1431_p2_carry_i_24_n_5;
  wire enable_fu_1431_p2_carry_i_25_n_5;
  wire enable_fu_1431_p2_carry_i_26_n_5;
  wire enable_fu_1431_p2_carry_i_27_n_5;
  wire enable_fu_1431_p2_carry_i_28_n_5;
  wire enable_fu_1431_p2_carry_i_29_n_5;
  wire enable_fu_1431_p2_carry_i_2_n_5;
  wire enable_fu_1431_p2_carry_i_30_n_5;
  wire enable_fu_1431_p2_carry_i_32_n_5;
  wire enable_fu_1431_p2_carry_i_34_n_5;
  wire enable_fu_1431_p2_carry_i_35_n_5;
  wire enable_fu_1431_p2_carry_i_36_n_5;
  wire enable_fu_1431_p2_carry_i_37_n_5;
  wire enable_fu_1431_p2_carry_i_38_n_5;
  wire enable_fu_1431_p2_carry_i_39_n_5;
  wire enable_fu_1431_p2_carry_i_3_n_5;
  wire enable_fu_1431_p2_carry_i_40_n_5;
  wire enable_fu_1431_p2_carry_i_41_n_5;
  wire enable_fu_1431_p2_carry_i_42_n_5;
  wire enable_fu_1431_p2_carry_i_45_n_5;
  wire enable_fu_1431_p2_carry_i_46_n_5;
  wire enable_fu_1431_p2_carry_i_4_n_5;
  wire enable_fu_1431_p2_carry_i_5_n_5;
  wire enable_fu_1431_p2_carry_i_6_n_5;
  wire enable_fu_1431_p2_carry_i_7_n_5;
  wire enable_fu_1431_p2_carry_i_8_n_5;
  wire enable_fu_1431_p2_carry_n_10;
  wire enable_fu_1431_p2_carry_n_11;
  wire enable_fu_1431_p2_carry_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_5;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire [0:0]full_n_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  wire icmp_ln633_fu_842_p2;
  wire [0:0]\icmp_ln633_reg_2158_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ;
  wire icmp_ln633_reg_2158_pp0_iter2_reg;
  wire \icmp_ln633_reg_2158_reg_n_5_[0] ;
  wire icmp_ln643_fu_864_p2;
  wire icmp_ln643_fu_864_p2_carry_n_10;
  wire icmp_ln643_fu_864_p2_carry_n_11;
  wire icmp_ln643_fu_864_p2_carry_n_12;
  wire icmp_ln643_fu_864_p2_carry_n_8;
  wire icmp_ln643_fu_864_p2_carry_n_9;
  wire icmp_ln643_reg_2162;
  wire \icmp_ln643_reg_2162_reg[0]_0 ;
  wire [11:0]\icmp_ln643_reg_2162_reg[0]_1 ;
  wire icmp_ln772_fu_892_p2;
  wire icmp_ln772_reg_2197;
  wire [14:0]\icmp_ln772_reg_2197[0]_i_2_0 ;
  wire \icmp_ln772_reg_2197[0]_i_2_n_5 ;
  wire \icmp_ln772_reg_2197[0]_i_3_n_5 ;
  wire \icmp_ln772_reg_2197[0]_i_4_n_5 ;
  wire icmp_ln772_reg_2197_pp0_iter1_reg;
  wire icmp_ln772_reg_2197_pp0_iter2_reg;
  wire icmp_ln796_fu_1441_p2_carry_i_16_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_17_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_18_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_19_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_1_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_21_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_22_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_23_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_24_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_25_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_27_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_2_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_3_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_4_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_5_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_6_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_7_n_5;
  wire icmp_ln796_fu_1441_p2_carry_i_8_n_5;
  wire icmp_ln796_fu_1441_p2_carry_n_10;
  wire icmp_ln796_fu_1441_p2_carry_n_11;
  wire icmp_ln796_fu_1441_p2_carry_n_12;
  wire icmp_ln796_fu_1441_p2_carry_n_9;
  wire icmp_ln797_fu_1467_p2_carry_i_16_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_17_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_18_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_19_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_1_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_21_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_22_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_23_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_24_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_25_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_27_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_2_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_3_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_4_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_5_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_6_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_7_n_5;
  wire icmp_ln797_fu_1467_p2_carry_i_8_n_5;
  wire icmp_ln797_fu_1467_p2_carry_n_10;
  wire icmp_ln797_fu_1467_p2_carry_n_11;
  wire icmp_ln797_fu_1467_p2_carry_n_12;
  wire icmp_ln798_fu_1493_p2_carry_i_1_n_5;
  wire icmp_ln798_fu_1493_p2_carry_i_2_n_5;
  wire icmp_ln798_fu_1493_p2_carry_i_3_n_5;
  wire icmp_ln798_fu_1493_p2_carry_i_4_n_5;
  wire icmp_ln798_fu_1493_p2_carry_i_5_n_5;
  wire icmp_ln798_fu_1493_p2_carry_i_6_n_5;
  wire icmp_ln798_fu_1493_p2_carry_i_7_n_5;
  wire icmp_ln798_fu_1493_p2_carry_i_8_n_5;
  wire icmp_ln798_fu_1493_p2_carry_n_10;
  wire icmp_ln798_fu_1493_p2_carry_n_11;
  wire icmp_ln798_fu_1493_p2_carry_n_12;
  wire icmp_ln799_fu_1519_p2_carry_i_1_n_5;
  wire icmp_ln799_fu_1519_p2_carry_i_2_n_5;
  wire icmp_ln799_fu_1519_p2_carry_i_3_n_5;
  wire icmp_ln799_fu_1519_p2_carry_i_4_n_5;
  wire icmp_ln799_fu_1519_p2_carry_i_5_n_5;
  wire icmp_ln799_fu_1519_p2_carry_i_6_n_5;
  wire icmp_ln799_fu_1519_p2_carry_i_7_n_5;
  wire icmp_ln799_fu_1519_p2_carry_i_8_n_5;
  wire icmp_ln799_fu_1519_p2_carry_n_10;
  wire icmp_ln799_fu_1519_p2_carry_n_11;
  wire icmp_ln799_fu_1519_p2_carry_n_12;
  wire icmp_ln800_fu_1545_p2_carry_i_1_n_5;
  wire icmp_ln800_fu_1545_p2_carry_i_2_n_5;
  wire icmp_ln800_fu_1545_p2_carry_i_3_n_5;
  wire icmp_ln800_fu_1545_p2_carry_i_4_n_5;
  wire icmp_ln800_fu_1545_p2_carry_i_5_n_5;
  wire icmp_ln800_fu_1545_p2_carry_i_6_n_5;
  wire icmp_ln800_fu_1545_p2_carry_i_7_n_5;
  wire icmp_ln800_fu_1545_p2_carry_i_8_n_5;
  wire icmp_ln800_fu_1545_p2_carry_n_10;
  wire icmp_ln800_fu_1545_p2_carry_n_11;
  wire icmp_ln800_fu_1545_p2_carry_n_12;
  wire [23:0]imgG_dout;
  wire imgG_empty_n;
  wire imgRB_full_n;
  wire lineBuffer_1_U_n_30;
  wire lineBuffer_1_U_n_32;
  wire lineBuffer_1_U_n_33;
  wire lineBuffer_1_U_n_34;
  wire lineBuffer_1_U_n_35;
  wire lineBuffer_1_U_n_36;
  wire lineBuffer_1_U_n_37;
  wire lineBuffer_1_U_n_38;
  wire lineBuffer_1_U_n_39;
  wire lineBuffer_1_U_n_40;
  wire lineBuffer_1_U_n_41;
  wire lineBuffer_1_U_n_42;
  wire lineBuffer_1_U_n_43;
  wire lineBuffer_1_U_n_44;
  wire lineBuffer_1_U_n_45;
  wire lineBuffer_1_U_n_46;
  wire lineBuffer_1_U_n_47;
  wire lineBuffer_1_U_n_48;
  wire lineBuffer_1_U_n_49;
  wire lineBuffer_1_U_n_5;
  wire lineBuffer_1_U_n_50;
  wire lineBuffer_1_U_n_51;
  wire lineBuffer_1_U_n_52;
  wire lineBuffer_1_U_n_53;
  wire lineBuffer_1_U_n_54;
  wire lineBuffer_1_U_n_55;
  wire lineBuffer_1_U_n_56;
  wire lineBuffer_1_U_n_57;
  wire lineBuffer_1_U_n_58;
  wire lineBuffer_1_U_n_59;
  wire lineBuffer_1_U_n_60;
  wire lineBuffer_1_U_n_61;
  wire lineBuffer_1_U_n_62;
  wire lineBuffer_1_U_n_63;
  wire lineBuffer_1_U_n_64;
  wire lineBuffer_1_U_n_65;
  wire lineBuffer_1_U_n_66;
  wire lineBuffer_1_U_n_67;
  wire lineBuffer_1_U_n_68;
  wire lineBuffer_1_U_n_69;
  wire lineBuffer_1_U_n_70;
  wire lineBuffer_1_U_n_71;
  wire lineBuffer_1_U_n_72;
  wire lineBuffer_1_U_n_73;
  wire lineBuffer_1_U_n_74;
  wire lineBuffer_1_U_n_75;
  wire lineBuffer_1_U_n_76;
  wire lineBuffer_1_U_n_77;
  wire lineBuffer_1_U_n_78;
  wire lineBuffer_1_U_n_79;
  wire [11:0]lineBuffer_1_address1;
  wire lineBuffer_1_ce1_local;
  wire [23:0]lineBuffer_1_q1;
  wire lineBuffer_1_we0_local;
  wire lineBuffer_U_n_10;
  wire lineBuffer_U_n_100;
  wire lineBuffer_U_n_101;
  wire lineBuffer_U_n_102;
  wire lineBuffer_U_n_11;
  wire lineBuffer_U_n_12;
  wire lineBuffer_U_n_13;
  wire lineBuffer_U_n_14;
  wire lineBuffer_U_n_39;
  wire lineBuffer_U_n_40;
  wire lineBuffer_U_n_41;
  wire lineBuffer_U_n_42;
  wire lineBuffer_U_n_43;
  wire lineBuffer_U_n_44;
  wire lineBuffer_U_n_45;
  wire lineBuffer_U_n_46;
  wire lineBuffer_U_n_47;
  wire lineBuffer_U_n_48;
  wire lineBuffer_U_n_49;
  wire lineBuffer_U_n_50;
  wire lineBuffer_U_n_51;
  wire lineBuffer_U_n_52;
  wire lineBuffer_U_n_53;
  wire lineBuffer_U_n_54;
  wire lineBuffer_U_n_55;
  wire lineBuffer_U_n_56;
  wire lineBuffer_U_n_57;
  wire lineBuffer_U_n_58;
  wire lineBuffer_U_n_59;
  wire lineBuffer_U_n_60;
  wire lineBuffer_U_n_61;
  wire lineBuffer_U_n_62;
  wire lineBuffer_U_n_63;
  wire lineBuffer_U_n_64;
  wire lineBuffer_U_n_65;
  wire lineBuffer_U_n_66;
  wire lineBuffer_U_n_67;
  wire lineBuffer_U_n_68;
  wire lineBuffer_U_n_69;
  wire lineBuffer_U_n_7;
  wire lineBuffer_U_n_70;
  wire lineBuffer_U_n_71;
  wire lineBuffer_U_n_72;
  wire lineBuffer_U_n_73;
  wire lineBuffer_U_n_74;
  wire lineBuffer_U_n_75;
  wire lineBuffer_U_n_76;
  wire lineBuffer_U_n_77;
  wire lineBuffer_U_n_78;
  wire lineBuffer_U_n_79;
  wire lineBuffer_U_n_8;
  wire lineBuffer_U_n_80;
  wire lineBuffer_U_n_81;
  wire lineBuffer_U_n_82;
  wire lineBuffer_U_n_83;
  wire lineBuffer_U_n_84;
  wire lineBuffer_U_n_85;
  wire lineBuffer_U_n_86;
  wire lineBuffer_U_n_87;
  wire lineBuffer_U_n_88;
  wire lineBuffer_U_n_89;
  wire lineBuffer_U_n_9;
  wire lineBuffer_U_n_90;
  wire lineBuffer_U_n_91;
  wire lineBuffer_U_n_92;
  wire lineBuffer_U_n_93;
  wire lineBuffer_U_n_94;
  wire lineBuffer_U_n_95;
  wire lineBuffer_U_n_96;
  wire lineBuffer_U_n_97;
  wire lineBuffer_U_n_98;
  wire lineBuffer_U_n_99;
  wire [11:0]lineBuffer_addr_reg_2166;
  wire p_0_0_09481392_i_fu_270;
  wire [7:0]\p_0_0_09481392_i_fu_270_reg[7]_0 ;
  wire \p_0_0_09481392_i_fu_270_reg_n_5_[0] ;
  wire \p_0_0_09481392_i_fu_270_reg_n_5_[1] ;
  wire \p_0_0_09481392_i_fu_270_reg_n_5_[2] ;
  wire \p_0_0_09481392_i_fu_270_reg_n_5_[3] ;
  wire \p_0_0_09481392_i_fu_270_reg_n_5_[4] ;
  wire \p_0_0_09481392_i_fu_270_reg_n_5_[5] ;
  wire \p_0_0_09481392_i_fu_270_reg_n_5_[6] ;
  wire \p_0_0_09481392_i_fu_270_reg_n_5_[7] ;
  wire [7:0]\p_0_0_09481392_i_load_reg_2265_reg[7]_0 ;
  wire p_0_0_0948_114831494_i_fu_246;
  wire [7:0]\p_0_0_0948_114831494_i_fu_246_reg[7]_0 ;
  wire \p_0_0_0948_114831494_i_fu_246_reg_n_5_[0] ;
  wire \p_0_0_0948_114831494_i_fu_246_reg_n_5_[1] ;
  wire \p_0_0_0948_114831494_i_fu_246_reg_n_5_[2] ;
  wire \p_0_0_0948_114831494_i_fu_246_reg_n_5_[3] ;
  wire \p_0_0_0948_114831494_i_fu_246_reg_n_5_[4] ;
  wire \p_0_0_0948_114831494_i_fu_246_reg_n_5_[5] ;
  wire \p_0_0_0948_114831494_i_fu_246_reg_n_5_[6] ;
  wire \p_0_0_0948_114831494_i_fu_246_reg_n_5_[7] ;
  wire [7:0]\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 ;
  wire [7:0]p_0_0_0948_21422_i_fu_282;
  wire \p_0_0_0948_21422_i_fu_282_reg[0]_0 ;
  wire \p_0_0_0948_21422_i_fu_282_reg[1]_0 ;
  wire \p_0_0_0948_21422_i_fu_282_reg[2]_0 ;
  wire \p_0_0_0948_21422_i_fu_282_reg[3]_0 ;
  wire \p_0_0_0948_21422_i_fu_282_reg[4]_0 ;
  wire \p_0_0_0948_21422_i_fu_282_reg[5]_0 ;
  wire \p_0_0_0948_21422_i_fu_282_reg[6]_0 ;
  wire [7:0]\p_0_0_0948_21422_i_fu_282_reg[7]_0 ;
  wire \p_0_0_0948_21422_i_fu_282_reg[7]_1 ;
  wire [7:0]\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 ;
  wire [7:0]p_0_0_09491389_i_fu_266;
  wire [7:0]\p_0_0_09491389_i_fu_266_reg[7]_0 ;
  wire [7:0]\p_0_0_09491389_i_load_reg_2259_reg[7]_0 ;
  wire [7:0]p_0_0_0949_114811492_i_fu_242;
  wire [7:0]\p_0_0_0949_114811492_i_fu_242_reg[7]_0 ;
  wire [7:0]\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 ;
  wire [7:0]p_0_0_0949_21419_i_fu_278;
  wire \p_0_0_0949_21419_i_fu_278_reg[0]_0 ;
  wire \p_0_0_0949_21419_i_fu_278_reg[1]_0 ;
  wire \p_0_0_0949_21419_i_fu_278_reg[2]_0 ;
  wire \p_0_0_0949_21419_i_fu_278_reg[3]_0 ;
  wire \p_0_0_0949_21419_i_fu_278_reg[4]_0 ;
  wire \p_0_0_0949_21419_i_fu_278_reg[5]_0 ;
  wire \p_0_0_0949_21419_i_fu_278_reg[6]_0 ;
  wire [7:0]\p_0_0_0949_21419_i_fu_278_reg[7]_0 ;
  wire \p_0_0_0949_21419_i_fu_278_reg[7]_1 ;
  wire [7:0]\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 ;
  wire [7:0]p_0_0_09501386_i_fu_262;
  wire [7:0]\p_0_0_09501386_i_fu_262_reg[7]_0 ;
  wire [7:0]\p_0_0_09501386_i_load_reg_2253_reg[7]_0 ;
  wire [7:0]p_0_0_0950_114791490_i_fu_238;
  wire [7:0]\p_0_0_0950_114791490_i_fu_238_reg[7]_0 ;
  wire [7:0]\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 ;
  wire [7:0]p_0_0_0950_21416_i_fu_274__0;
  wire \p_0_0_0950_21416_i_fu_274_reg[0]_0 ;
  wire \p_0_0_0950_21416_i_fu_274_reg[1]_0 ;
  wire \p_0_0_0950_21416_i_fu_274_reg[2]_0 ;
  wire \p_0_0_0950_21416_i_fu_274_reg[3]_0 ;
  wire \p_0_0_0950_21416_i_fu_274_reg[4]_0 ;
  wire \p_0_0_0950_21416_i_fu_274_reg[5]_0 ;
  wire \p_0_0_0950_21416_i_fu_274_reg[6]_0 ;
  wire [7:0]\p_0_0_0950_21416_i_fu_274_reg[7]_0 ;
  wire \p_0_0_0950_21416_i_fu_274_reg[7]_1 ;
  wire [7:0]\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 ;
  wire [7:0]p_0_0_0_0_09081497_i_fu_250;
  wire [7:0]\p_0_0_0_0_09081497_i_fu_250_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 ;
  wire [7:0]p_0_0_0_0_09141485_i_fu_226;
  wire [7:0]\p_0_0_0_0_09141485_i_fu_226_reg[7]_0 ;
  wire [7:0]\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 ;
  wire [7:0]p_0_1_0_0_09091499_i_fu_254;
  wire [7:0]\p_0_1_0_0_09091499_i_fu_254_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 ;
  wire [7:0]p_0_1_0_0_09151487_i_fu_230;
  wire [7:0]\p_0_1_0_0_09151487_i_fu_230_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 ;
  wire [7:0]p_0_2_0_0_09101501_i_fu_258;
  wire [7:0]\p_0_2_0_0_09101501_i_fu_258_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 ;
  wire [7:0]p_0_2_0_0_09161489_i_fu_234__0;
  wire [7:0]\p_0_2_0_0_09161489_i_fu_234_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 ;
  wire p_1_in;
  wire p_2_in;
  wire p_3_in;
  wire p_4_in;
  wire p_9_in;
  wire push_0;
  wire [23:0]q1;
  wire ram_reg_bram_1;
  wire ram_reg_bram_1_0;
  wire [23:0]ram_reg_bram_2;
  wire red_i_reg_560;
  wire select_ln817_1_fu_1596_p3;
  wire select_ln818_1_fu_1631_p3;
  wire select_ln819_1_fu_1672_p3;
  wire select_ln820_1_fu_1707_p3;
  wire [7:0]sext_ln817_fu_1645_p1;
  wire [7:0]sext_ln820_fu_1686_p1;
  wire [8:2]sub_ln790_fu_1291_p2__52;
  wire [8:2]sub_ln791_fu_1327_p2__52;
  wire [8:2]sub_ln792_fu_1363_p2__52;
  wire [8:2]sub_ln793_fu_1399_p2__52;
  wire x_fu_222;
  wire [11:0]\x_fu_222[11]_i_3 ;
  wire \x_fu_222_reg_n_5_[0] ;
  wire \x_fu_222_reg_n_5_[10] ;
  wire \x_fu_222_reg_n_5_[11] ;
  wire \x_fu_222_reg_n_5_[1] ;
  wire \x_fu_222_reg_n_5_[2] ;
  wire \x_fu_222_reg_n_5_[3] ;
  wire \x_fu_222_reg_n_5_[4] ;
  wire \x_fu_222_reg_n_5_[5] ;
  wire \x_fu_222_reg_n_5_[6] ;
  wire \x_fu_222_reg_n_5_[7] ;
  wire \x_fu_222_reg_n_5_[8] ;
  wire \x_fu_222_reg_n_5_[9] ;
  wire x_phase_reg_451;
  wire zext_ln769_fu_1437_p1;
  wire [7:1]\NLW_SRL_SIG_reg[0][23]_i_7_CO_UNCONNECTED ;
  wire [7:2]\NLW_SRL_SIG_reg[0][23]_i_7_O_UNCONNECTED ;
  wire [7:1]NLW_add_ln817_fu_1649_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln817_fu_1649_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln820_1_fu_1740_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln820_1_fu_1740_p2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_add_ln820_fu_1725_p2_carry__0_CO_UNCONNECTED;
  wire [7:2]NLW_add_ln820_fu_1725_p2_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_enable_fu_1431_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_enable_fu_1431_p2_carry_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln643_fu_864_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln643_fu_864_p2_carry_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln796_fu_1441_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln796_fu_1441_p2_carry_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln797_fu_1467_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln797_fu_1467_p2_carry_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln798_fu_1493_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln798_fu_1493_p2_carry_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln799_fu_1519_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln799_fu_1519_p2_carry_O_UNCONNECTED;
  wire [7:4]NLW_icmp_ln800_fu_1545_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln800_fu_1545_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2344[0]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_601[0]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_582[0]),
        .O(CH_fu_1276_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2344[1]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_601[1]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_582[1]),
        .O(CH_fu_1276_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2344[2]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_601[2]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_582[2]),
        .O(CH_fu_1276_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2344[3]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_601[3]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_582[3]),
        .O(CH_fu_1276_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2344[4]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_601[4]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_582[4]),
        .O(CH_fu_1276_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2344[5]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_601[5]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_582[5]),
        .O(CH_fu_1276_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2344[6]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_601[6]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_582[6]),
        .O(CH_fu_1276_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \CH_reg_2344[7]_i_1 
       (.I0(ap_phi_reg_pp0_iter2_pix_reg_601[7]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_pix_4_reg_582[7]),
        .O(CH_fu_1276_p3[7]));
  FDRE \CH_reg_2344_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1276_p3[0]),
        .Q(CH_reg_2344[0]),
        .R(1'b0));
  FDRE \CH_reg_2344_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1276_p3[1]),
        .Q(CH_reg_2344[1]),
        .R(1'b0));
  FDRE \CH_reg_2344_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1276_p3[2]),
        .Q(CH_reg_2344[2]),
        .R(1'b0));
  FDRE \CH_reg_2344_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1276_p3[3]),
        .Q(CH_reg_2344[3]),
        .R(1'b0));
  FDRE \CH_reg_2344_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1276_p3[4]),
        .Q(CH_reg_2344[4]),
        .R(1'b0));
  FDRE \CH_reg_2344_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1276_p3[5]),
        .Q(CH_reg_2344[5]),
        .R(1'b0));
  FDRE \CH_reg_2344_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1276_p3[6]),
        .Q(CH_reg_2344[6]),
        .R(1'b0));
  FDRE \CH_reg_2344_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(CH_fu_1276_p3[7]),
        .Q(CH_reg_2344[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG[0][7]_i_2_n_5 ),
        .I1(CV_fu_1798_p2[0]),
        .I2(\SRL_SIG[0][7]_i_3_n_5 ),
        .I3(CH_reg_2344[0]),
        .I4(\SRL_SIG[0][0]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'hAA0AAA3AAA0AAA0A)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_r_1_reg_741[0]),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][0]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(\SRL_SIG[0][23]_i_3_n_5 ),
        .I1(CH_reg_2344[0]),
        .I2(\SRL_SIG[0][23]_i_4_n_5 ),
        .I3(CV_fu_1798_p2[0]),
        .I4(\SRL_SIG[0][16]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [16]));
  LUT6 #(
    .INIT(64'hAA0AAACAAA0AAA0A)) 
    \SRL_SIG[0][16]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[0] ),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][16]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(\SRL_SIG[0][23]_i_3_n_5 ),
        .I1(CH_reg_2344[1]),
        .I2(\SRL_SIG[0][23]_i_4_n_5 ),
        .I3(CV_fu_1798_p2[1]),
        .I4(\SRL_SIG[0][17]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [17]));
  LUT6 #(
    .INIT(64'hAA0AAACAAA0AAA0A)) 
    \SRL_SIG[0][17]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[1] ),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][17]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(\SRL_SIG[0][23]_i_3_n_5 ),
        .I1(CH_reg_2344[2]),
        .I2(\SRL_SIG[0][23]_i_4_n_5 ),
        .I3(CV_fu_1798_p2[2]),
        .I4(\SRL_SIG[0][18]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [18]));
  LUT6 #(
    .INIT(64'hAA0AAACAAA0AAA0A)) 
    \SRL_SIG[0][18]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[2] ),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][18]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(\SRL_SIG[0][23]_i_3_n_5 ),
        .I1(CH_reg_2344[3]),
        .I2(\SRL_SIG[0][23]_i_4_n_5 ),
        .I3(CV_fu_1798_p2[3]),
        .I4(\SRL_SIG[0][19]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [19]));
  LUT6 #(
    .INIT(64'hAA0AAACAAA0AAA0A)) 
    \SRL_SIG[0][19]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[3] ),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][19]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG[0][7]_i_2_n_5 ),
        .I1(CV_fu_1798_p2[1]),
        .I2(\SRL_SIG[0][7]_i_3_n_5 ),
        .I3(CH_reg_2344[1]),
        .I4(\SRL_SIG[0][1]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [1]));
  LUT6 #(
    .INIT(64'hAA0AAA3AAA0AAA0A)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_r_1_reg_741[1]),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][1]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(\SRL_SIG[0][23]_i_3_n_5 ),
        .I1(CH_reg_2344[4]),
        .I2(\SRL_SIG[0][23]_i_4_n_5 ),
        .I3(CV_fu_1798_p2[4]),
        .I4(\SRL_SIG[0][20]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [20]));
  LUT6 #(
    .INIT(64'hAA0AAACAAA0AAA0A)) 
    \SRL_SIG[0][20]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[4] ),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][20]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(\SRL_SIG[0][23]_i_3_n_5 ),
        .I1(CH_reg_2344[5]),
        .I2(\SRL_SIG[0][23]_i_4_n_5 ),
        .I3(CV_fu_1798_p2[5]),
        .I4(\SRL_SIG[0][21]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [21]));
  LUT6 #(
    .INIT(64'hAA0AAACAAA0AAA0A)) 
    \SRL_SIG[0][21]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[5] ),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][21]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(\SRL_SIG[0][23]_i_3_n_5 ),
        .I1(CH_reg_2344[6]),
        .I2(\SRL_SIG[0][23]_i_4_n_5 ),
        .I3(CV_fu_1798_p2[6]),
        .I4(\SRL_SIG[0][22]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [22]));
  LUT6 #(
    .INIT(64'hAA0AAACAAA0AAA0A)) 
    \SRL_SIG[0][22]_i_2 
       (.I0(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[6] ),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][22]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(imgRB_full_n),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(Q[1]),
        .I3(and_ln833_reg_2201_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'hAAAA55559AA66559)) 
    \SRL_SIG[0][23]_i_10 
       (.I0(\CH_reg_2344_reg[7]_0 [13]),
        .I1(add_ln820_1_fu_1740_p2[5]),
        .I2(\SRL_SIG[0][23]_i_20_n_5 ),
        .I3(\SRL_SIG[0][23]_i_21_n_5 ),
        .I4(add_ln820_1_fu_1740_p2[6]),
        .I5(add_ln820_1_fu_1740_p2_carry__0_n_10),
        .O(\SRL_SIG[0][23]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hA69595A6)) 
    \SRL_SIG[0][23]_i_11 
       (.I0(\CH_reg_2344_reg[7]_0 [12]),
        .I1(add_ln820_1_fu_1740_p2_carry__0_n_10),
        .I2(add_ln820_1_fu_1740_p2[5]),
        .I3(\SRL_SIG[0][23]_i_21_n_5 ),
        .I4(\SRL_SIG[0][23]_i_22_n_5 ),
        .O(\SRL_SIG[0][23]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hA5A59669)) 
    \SRL_SIG[0][23]_i_12 
       (.I0(\CH_reg_2344_reg[7]_0 [11]),
        .I1(\SRL_SIG[0][23]_i_23_n_5 ),
        .I2(add_ln820_1_fu_1740_p2[4]),
        .I3(\SRL_SIG[0][23]_i_24_n_5 ),
        .I4(add_ln820_1_fu_1740_p2_carry__0_n_10),
        .O(\SRL_SIG[0][23]_i_12_n_5 ));
  LUT6 #(
    .INIT(64'h96A5A5A5A5A5A5A5)) 
    \SRL_SIG[0][23]_i_13 
       (.I0(\CH_reg_2344_reg[7]_0 [10]),
        .I1(add_ln820_1_fu_1740_p2_carry__0_n_10),
        .I2(add_ln820_1_fu_1740_p2[3]),
        .I3(add_ln820_1_fu_1740_p2[2]),
        .I4(add_ln820_1_fu_1740_p2[0]),
        .I5(add_ln820_1_fu_1740_p2[1]),
        .O(\SRL_SIG[0][23]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'hAA556A95)) 
    \SRL_SIG[0][23]_i_14 
       (.I0(\CH_reg_2344_reg[7]_0 [9]),
        .I1(add_ln820_1_fu_1740_p2[1]),
        .I2(add_ln820_1_fu_1740_p2[0]),
        .I3(add_ln820_1_fu_1740_p2[2]),
        .I4(add_ln820_1_fu_1740_p2_carry__0_n_10),
        .O(\SRL_SIG[0][23]_i_14_n_5 ));
  LUT4 #(
    .INIT(16'hA569)) 
    \SRL_SIG[0][23]_i_15 
       (.I0(\CH_reg_2344_reg[7]_0 [8]),
        .I1(add_ln820_1_fu_1740_p2[0]),
        .I2(add_ln820_1_fu_1740_p2[1]),
        .I3(add_ln820_1_fu_1740_p2_carry__0_n_10),
        .O(\SRL_SIG[0][23]_i_15_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00042000)) 
    \SRL_SIG[0][23]_i_16 
       (.I0(add_ln820_1_fu_1740_p2[9]),
        .I1(\SRL_SIG[0][23]_i_19_n_5 ),
        .I2(add_ln820_1_fu_1740_p2[7]),
        .I3(add_ln820_1_fu_1740_p2[8]),
        .I4(\SRL_SIG[0][23]_i_18_n_5 ),
        .I5(add_ln820_1_fu_1740_p2_carry__0_n_10),
        .O(\SRL_SIG[0][23]_i_16_n_5 ));
  LUT6 #(
    .INIT(64'h0000FFFF0420FBDF)) 
    \SRL_SIG[0][23]_i_17 
       (.I0(\SRL_SIG[0][23]_i_18_n_5 ),
        .I1(add_ln820_1_fu_1740_p2[7]),
        .I2(\SRL_SIG[0][23]_i_19_n_5 ),
        .I3(add_ln820_1_fu_1740_p2[8]),
        .I4(add_ln820_1_fu_1740_p2[9]),
        .I5(add_ln820_1_fu_1740_p2_carry__0_n_10),
        .O(\SRL_SIG[0][23]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'hDDDFFFFE)) 
    \SRL_SIG[0][23]_i_18 
       (.I0(add_ln820_1_fu_1740_p2[6]),
        .I1(\SRL_SIG[0][23]_i_21_n_5 ),
        .I2(\SRL_SIG[0][23]_i_23_n_5 ),
        .I3(add_ln820_1_fu_1740_p2[4]),
        .I4(add_ln820_1_fu_1740_p2[5]),
        .O(\SRL_SIG[0][23]_i_18_n_5 ));
  LUT2 #(
    .INIT(4'h1)) 
    \SRL_SIG[0][23]_i_19 
       (.I0(\SRL_SIG[0][23]_i_25_n_5 ),
        .I1(add_ln820_1_fu_1740_p2[6]),
        .O(\SRL_SIG[0][23]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(\SRL_SIG[0][23]_i_3_n_5 ),
        .I1(CH_reg_2344[7]),
        .I2(\SRL_SIG[0][23]_i_4_n_5 ),
        .I3(CV_fu_1798_p2[7]),
        .I4(\SRL_SIG[0][23]_i_6_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \SRL_SIG[0][23]_i_20 
       (.I0(add_ln820_1_fu_1740_p2[3]),
        .I1(add_ln820_1_fu_1740_p2[1]),
        .I2(add_ln820_1_fu_1740_p2[0]),
        .I3(add_ln820_1_fu_1740_p2[2]),
        .I4(add_ln820_1_fu_1740_p2[4]),
        .O(\SRL_SIG[0][23]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFE)) 
    \SRL_SIG[0][23]_i_21 
       (.I0(add_ln820_1_fu_1740_p2[4]),
        .I1(add_ln820_1_fu_1740_p2[2]),
        .I2(add_ln820_1_fu_1740_p2[0]),
        .I3(add_ln820_1_fu_1740_p2[1]),
        .I4(add_ln820_1_fu_1740_p2[3]),
        .O(\SRL_SIG[0][23]_i_21_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \SRL_SIG[0][23]_i_22 
       (.I0(add_ln820_1_fu_1740_p2[3]),
        .I1(add_ln820_1_fu_1740_p2[1]),
        .I2(add_ln820_1_fu_1740_p2[0]),
        .I3(add_ln820_1_fu_1740_p2[2]),
        .I4(add_ln820_1_fu_1740_p2[4]),
        .I5(add_ln820_1_fu_1740_p2[5]),
        .O(\SRL_SIG[0][23]_i_22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \SRL_SIG[0][23]_i_23 
       (.I0(add_ln820_1_fu_1740_p2[2]),
        .I1(add_ln820_1_fu_1740_p2[0]),
        .I2(add_ln820_1_fu_1740_p2[1]),
        .I3(add_ln820_1_fu_1740_p2[3]),
        .O(\SRL_SIG[0][23]_i_23_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h7FFE)) 
    \SRL_SIG[0][23]_i_24 
       (.I0(add_ln820_1_fu_1740_p2[2]),
        .I1(add_ln820_1_fu_1740_p2[0]),
        .I2(add_ln820_1_fu_1740_p2[1]),
        .I3(add_ln820_1_fu_1740_p2[3]),
        .O(\SRL_SIG[0][23]_i_24_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG[0][23]_i_25 
       (.I0(add_ln820_1_fu_1740_p2[5]),
        .I1(add_ln820_1_fu_1740_p2[4]),
        .I2(add_ln820_1_fu_1740_p2[2]),
        .I3(add_ln820_1_fu_1740_p2[0]),
        .I4(add_ln820_1_fu_1740_p2[1]),
        .I5(add_ln820_1_fu_1740_p2[3]),
        .O(\SRL_SIG[0][23]_i_25_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \SRL_SIG[0][23]_i_3 
       (.I0(red_i_reg_560),
        .I1(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I2(icmp_ln633_reg_2158_pp0_iter2_reg),
        .O(\SRL_SIG[0][23]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \SRL_SIG[0][23]_i_4 
       (.I0(red_i_reg_560),
        .I1(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I2(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I3(CV_fu_1798_p2[9]),
        .I4(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][23]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hAA0AAACAAA0AAA0A)) 
    \SRL_SIG[0][23]_i_6 
       (.I0(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[7] ),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][23]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hA5A596A5A596A5A5)) 
    \SRL_SIG[0][23]_i_8 
       (.I0(\CH_reg_2344_reg[7]_0 [15]),
        .I1(add_ln820_1_fu_1740_p2_carry__0_n_10),
        .I2(add_ln820_1_fu_1740_p2[8]),
        .I3(\SRL_SIG[0][23]_i_18_n_5 ),
        .I4(add_ln820_1_fu_1740_p2[7]),
        .I5(\SRL_SIG[0][23]_i_19_n_5 ),
        .O(\SRL_SIG[0][23]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hAA556996)) 
    \SRL_SIG[0][23]_i_9 
       (.I0(\CH_reg_2344_reg[7]_0 [14]),
        .I1(\SRL_SIG[0][23]_i_18_n_5 ),
        .I2(\SRL_SIG[0][23]_i_19_n_5 ),
        .I3(add_ln820_1_fu_1740_p2[7]),
        .I4(add_ln820_1_fu_1740_p2_carry__0_n_10),
        .O(\SRL_SIG[0][23]_i_9_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG[0][7]_i_2_n_5 ),
        .I1(CV_fu_1798_p2[2]),
        .I2(\SRL_SIG[0][7]_i_3_n_5 ),
        .I3(CH_reg_2344[2]),
        .I4(\SRL_SIG[0][2]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hAA0AAA3AAA0AAA0A)) 
    \SRL_SIG[0][2]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_r_1_reg_741[2]),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][2]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG[0][7]_i_2_n_5 ),
        .I1(CV_fu_1798_p2[3]),
        .I2(\SRL_SIG[0][7]_i_3_n_5 ),
        .I3(CH_reg_2344[3]),
        .I4(\SRL_SIG[0][3]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [3]));
  LUT6 #(
    .INIT(64'hAA0AAA3AAA0AAA0A)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_r_1_reg_741[3]),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][3]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG[0][7]_i_2_n_5 ),
        .I1(CV_fu_1798_p2[4]),
        .I2(\SRL_SIG[0][7]_i_3_n_5 ),
        .I3(CH_reg_2344[4]),
        .I4(\SRL_SIG[0][4]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hAA0AAA3AAA0AAA0A)) 
    \SRL_SIG[0][4]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_r_1_reg_741[4]),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][4]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG[0][7]_i_2_n_5 ),
        .I1(CV_fu_1798_p2[5]),
        .I2(\SRL_SIG[0][7]_i_3_n_5 ),
        .I3(CH_reg_2344[5]),
        .I4(\SRL_SIG[0][5]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hAA0AAA3AAA0AAA0A)) 
    \SRL_SIG[0][5]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_r_1_reg_741[5]),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][5]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG[0][7]_i_2_n_5 ),
        .I1(CV_fu_1798_p2[6]),
        .I2(\SRL_SIG[0][7]_i_3_n_5 ),
        .I3(CH_reg_2344[6]),
        .I4(\SRL_SIG[0][6]_i_2_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [6]));
  LUT6 #(
    .INIT(64'hAA0AAA3AAA0AAA0A)) 
    \SRL_SIG[0][6]_i_2 
       (.I0(ap_phi_reg_pp0_iter3_r_1_reg_741[6]),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][6]_i_2_n_5 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG[0][7]_i_2_n_5 ),
        .I1(CV_fu_1798_p2[7]),
        .I2(\SRL_SIG[0][7]_i_3_n_5 ),
        .I3(CH_reg_2344[7]),
        .I4(\SRL_SIG[0][7]_i_4_n_5 ),
        .O(\CH_reg_2344_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(red_i_reg_560),
        .I1(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I2(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I3(CV_fu_1798_p2[9]),
        .I4(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][7]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(red_i_reg_560),
        .I1(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I2(icmp_ln633_reg_2158_pp0_iter2_reg),
        .O(\SRL_SIG[0][7]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hAA0AAA3AAA0AAA0A)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(ap_phi_reg_pp0_iter3_r_1_reg_741[7]),
        .I1(red_i_reg_560),
        .I2(icmp_ln772_reg_2197_pp0_iter2_reg),
        .I3(icmp_ln633_reg_2158_pp0_iter2_reg),
        .I4(CV_fu_1798_p2[9]),
        .I5(CV_fu_1798_p2[8]),
        .O(\SRL_SIG[0][7]_i_4_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \SRL_SIG_reg[0][23]_i_5 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\SRL_SIG_reg[0][23]_i_5_n_5 ,\SRL_SIG_reg[0][23]_i_5_n_6 ,\SRL_SIG_reg[0][23]_i_5_n_7 ,\SRL_SIG_reg[0][23]_i_5_n_8 ,\SRL_SIG_reg[0][23]_i_5_n_9 ,\SRL_SIG_reg[0][23]_i_5_n_10 ,\SRL_SIG_reg[0][23]_i_5_n_11 ,\SRL_SIG_reg[0][23]_i_5_n_12 }),
        .DI(\CH_reg_2344_reg[7]_0 [15:8]),
        .O(CV_fu_1798_p2[7:0]),
        .S({\SRL_SIG[0][23]_i_8_n_5 ,\SRL_SIG[0][23]_i_9_n_5 ,\SRL_SIG[0][23]_i_10_n_5 ,\SRL_SIG[0][23]_i_11_n_5 ,\SRL_SIG[0][23]_i_12_n_5 ,\SRL_SIG[0][23]_i_13_n_5 ,\SRL_SIG[0][23]_i_14_n_5 ,\SRL_SIG[0][23]_i_15_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \SRL_SIG_reg[0][23]_i_7 
       (.CI(\SRL_SIG_reg[0][23]_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_SRL_SIG_reg[0][23]_i_7_CO_UNCONNECTED [7:1],\SRL_SIG_reg[0][23]_i_7_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_SRL_SIG_reg[0][23]_i_7_O_UNCONNECTED [7:2],CV_fu_1798_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG[0][23]_i_16_n_5 ,\SRL_SIG[0][23]_i_17_n_5 }));
  CARRY8 add_ln817_fu_1649_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln817_fu_1649_p2_carry_n_5,add_ln817_fu_1649_p2_carry_n_6,add_ln817_fu_1649_p2_carry_n_7,add_ln817_fu_1649_p2_carry_n_8,add_ln817_fu_1649_p2_carry_n_9,add_ln817_fu_1649_p2_carry_n_10,add_ln817_fu_1649_p2_carry_n_11,add_ln817_fu_1649_p2_carry_n_12}),
        .DI(sext_ln817_fu_1645_p1),
        .O(add_ln817_fu_1649_p2[7:0]),
        .S({add_ln817_fu_1649_p2_carry_i_9_n_5,add_ln817_fu_1649_p2_carry_i_10_n_5,add_ln817_fu_1649_p2_carry_i_11_n_5,add_ln817_fu_1649_p2_carry_i_12_n_5,add_ln817_fu_1649_p2_carry_i_13_n_5,add_ln817_fu_1649_p2_carry_i_14_n_5,add_ln817_fu_1649_p2_carry_i_15_n_5,add_ln817_fu_1649_p2_carry_i_16_n_5}));
  CARRY8 add_ln817_fu_1649_p2_carry__0
       (.CI(add_ln817_fu_1649_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln817_fu_1649_p2_carry__0_CO_UNCONNECTED[7:1],add_ln817_fu_1649_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln817_fu_1649_p2_carry__0_i_1_n_5}),
        .O({NLW_add_ln817_fu_1649_p2_carry__0_O_UNCONNECTED[7:2],add_ln817_fu_1649_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln817_fu_1649_p2_carry__0_i_2_n_5}));
  LUT6 #(
    .INIT(64'hB3B3B3FBFBFBB3FB)) 
    add_ln817_fu_1649_p2_carry__0_i_1
       (.I0(add_ln817_fu_1649_p2_carry_i_17_n_5),
        .I1(select_ln818_1_fu_1631_p3),
        .I2(ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[7]),
        .I4(red_i_reg_560),
        .I5(ap_phi_reg_pp0_iter2_downleft_2_reg_555[7]),
        .O(add_ln817_fu_1649_p2_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h01010101010101FE)) 
    add_ln817_fu_1649_p2_carry__0_i_2
       (.I0(add_ln817_fu_1649_p2_carry__0_i_3_n_5),
        .I1(add_ln817_fu_1649_p2_carry__0_i_4_n_5),
        .I2(add_ln817_fu_1649_p2_carry__0_i_5_n_5),
        .I3(add_ln817_fu_1649_p2_carry__0_i_6_n_5),
        .I4(add_ln817_fu_1649_p2_carry__0_i_7_n_5),
        .I5(add_ln817_fu_1649_p2_carry__0_i_8_n_5),
        .O(add_ln817_fu_1649_p2_carry__0_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    add_ln817_fu_1649_p2_carry__0_i_3
       (.I0(ap_phi_reg_pp0_iter2_downleft_2_reg_555[7]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_downleft_reg_573[7]),
        .I3(ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]),
        .I4(select_ln818_1_fu_1631_p3),
        .O(add_ln817_fu_1649_p2_carry__0_i_3_n_5));
  LUT6 #(
    .INIT(64'h888AAA8A00088808)) 
    add_ln817_fu_1649_p2_carry__0_i_4
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]),
        .I2(ap_phi_reg_pp0_iter2_downleft_reg_573[6]),
        .I3(red_i_reg_560),
        .I4(ap_phi_reg_pp0_iter2_downleft_2_reg_555[6]),
        .I5(add_ln817_fu_1649_p2_carry_i_19_n_5),
        .O(add_ln817_fu_1649_p2_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'h1D1D1D001D000000)) 
    add_ln817_fu_1649_p2_carry__0_i_5
       (.I0(ap_phi_reg_pp0_iter2_downleft_reg_573[7]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_downleft_2_reg_555[7]),
        .I3(ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]),
        .I4(add_ln817_fu_1649_p2_carry__0_i_9_n_5),
        .I5(add_ln817_fu_1649_p2_carry_i_19_n_5),
        .O(add_ln817_fu_1649_p2_carry__0_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    add_ln817_fu_1649_p2_carry__0_i_6
       (.I0(ap_phi_reg_pp0_iter2_upleft_2_reg_610[7]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_upleft_reg_628[7]),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]),
        .I4(select_ln817_1_fu_1596_p3),
        .O(add_ln817_fu_1649_p2_carry__0_i_6_n_5));
  LUT6 #(
    .INIT(64'h888AAA8A00088808)) 
    add_ln817_fu_1649_p2_carry__0_i_7
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .I2(ap_phi_reg_pp0_iter2_upleft_reg_628[6]),
        .I3(red_i_reg_560),
        .I4(ap_phi_reg_pp0_iter2_upleft_2_reg_610[6]),
        .I5(add_ln817_fu_1649_p2_carry_i_31_n_5),
        .O(add_ln817_fu_1649_p2_carry__0_i_7_n_5));
  LUT6 #(
    .INIT(64'h1D1D1D001D000000)) 
    add_ln817_fu_1649_p2_carry__0_i_8
       (.I0(ap_phi_reg_pp0_iter2_upleft_reg_628[7]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_upleft_2_reg_610[7]),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .I4(add_ln817_fu_1649_p2_carry_i_30_n_5),
        .I5(add_ln817_fu_1649_p2_carry_i_31_n_5),
        .O(add_ln817_fu_1649_p2_carry__0_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h47)) 
    add_ln817_fu_1649_p2_carry__0_i_9
       (.I0(ap_phi_reg_pp0_iter2_downleft_2_reg_555[6]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_downleft_reg_573[6]),
        .O(add_ln817_fu_1649_p2_carry__0_i_9_n_5));
  LUT6 #(
    .INIT(64'h6060609090906090)) 
    add_ln817_fu_1649_p2_carry_i_1
       (.I0(add_ln817_fu_1649_p2_carry_i_17_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]),
        .I2(select_ln818_1_fu_1631_p3),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[7]),
        .I4(red_i_reg_560),
        .I5(ap_phi_reg_pp0_iter2_downleft_2_reg_555[7]),
        .O(sext_ln817_fu_1645_p1[7]));
  LUT5 #(
    .INIT(32'h6A9A9A6A)) 
    add_ln817_fu_1649_p2_carry_i_10
       (.I0(sext_ln817_fu_1645_p1[6]),
        .I1(add_ln817_fu_1649_p2_carry_i_30_n_5),
        .I2(select_ln817_1_fu_1596_p3),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .I4(add_ln817_fu_1649_p2_carry_i_31_n_5),
        .O(add_ln817_fu_1649_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h656AAAAA9A95AAAA)) 
    add_ln817_fu_1649_p2_carry_i_11
       (.I0(sext_ln817_fu_1645_p1[5]),
        .I1(ap_phi_reg_pp0_iter2_upleft_2_reg_610[5]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_reg_628[5]),
        .I4(select_ln817_1_fu_1596_p3),
        .I5(add_ln817_fu_1649_p2_carry_i_32_n_5),
        .O(add_ln817_fu_1649_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h656AAAAA9A95AAAA)) 
    add_ln817_fu_1649_p2_carry_i_12
       (.I0(sext_ln817_fu_1645_p1[4]),
        .I1(ap_phi_reg_pp0_iter2_upleft_2_reg_610[4]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_reg_628[4]),
        .I4(select_ln817_1_fu_1596_p3),
        .I5(add_ln817_fu_1649_p2_carry_i_33_n_5),
        .O(add_ln817_fu_1649_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h656AAAAA9A95AAAA)) 
    add_ln817_fu_1649_p2_carry_i_13
       (.I0(sext_ln817_fu_1645_p1[3]),
        .I1(ap_phi_reg_pp0_iter2_upleft_2_reg_610[3]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_reg_628[3]),
        .I4(select_ln817_1_fu_1596_p3),
        .I5(add_ln817_fu_1649_p2_carry_i_34_n_5),
        .O(add_ln817_fu_1649_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h656A9A95AAAAAAAA)) 
    add_ln817_fu_1649_p2_carry_i_14
       (.I0(sext_ln817_fu_1645_p1[2]),
        .I1(ap_phi_reg_pp0_iter2_upleft_2_reg_610[2]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_reg_628[2]),
        .I4(add_ln817_fu_1649_p2_carry_i_35_n_5),
        .I5(select_ln817_1_fu_1596_p3),
        .O(add_ln817_fu_1649_p2_carry_i_14_n_5));
  LUT5 #(
    .INIT(32'h6996AAAA)) 
    add_ln817_fu_1649_p2_carry_i_15
       (.I0(sext_ln817_fu_1645_p1[1]),
        .I1(add_ln817_fu_1649_p2_carry_i_36_n_5),
        .I2(add_ln817_fu_1649_p2_carry_i_37_n_5),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .I4(select_ln817_1_fu_1596_p3),
        .O(add_ln817_fu_1649_p2_carry_i_15_n_5));
  LUT6 #(
    .INIT(64'hA66AA6A6A66A6A6A)) 
    add_ln817_fu_1649_p2_carry_i_16
       (.I0(sext_ln817_fu_1645_p1[0]),
        .I1(select_ln817_1_fu_1596_p3),
        .I2(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[0]),
        .I4(red_i_reg_560),
        .I5(ap_phi_reg_pp0_iter2_upleft_reg_628[0]),
        .O(add_ln817_fu_1649_p2_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln817_fu_1649_p2_carry_i_17
       (.I0(add_ln817_fu_1649_p2_carry_i_19_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_2_reg_555[6]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[6]),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]),
        .O(add_ln817_fu_1649_p2_carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    add_ln817_fu_1649_p2_carry_i_18
       (.I0(add_ln817_fu_1649_p2_carry_i_38_n_5),
        .I1(add_ln817_fu_1649_p2_carry_i_39_n_5),
        .I2(add_ln817_fu_1649_p2_carry_i_40_n_5),
        .O(select_ln818_1_fu_1631_p3));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln817_fu_1649_p2_carry_i_19
       (.I0(add_ln817_fu_1649_p2_carry_i_20_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_2_reg_555[5]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[5]),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[5]),
        .O(add_ln817_fu_1649_p2_carry_i_19_n_5));
  LUT6 #(
    .INIT(64'h6060609090906090)) 
    add_ln817_fu_1649_p2_carry_i_2
       (.I0(add_ln817_fu_1649_p2_carry_i_19_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]),
        .I2(select_ln818_1_fu_1631_p3),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[6]),
        .I4(red_i_reg_560),
        .I5(ap_phi_reg_pp0_iter2_downleft_2_reg_555[6]),
        .O(sext_ln817_fu_1645_p1[6]));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln817_fu_1649_p2_carry_i_20
       (.I0(add_ln817_fu_1649_p2_carry_i_21_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_2_reg_555[4]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[4]),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[4]),
        .O(add_ln817_fu_1649_p2_carry_i_20_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln817_fu_1649_p2_carry_i_21
       (.I0(add_ln817_fu_1649_p2_carry_i_22_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_2_reg_555[3]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[3]),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[3]),
        .O(add_ln817_fu_1649_p2_carry_i_21_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln817_fu_1649_p2_carry_i_22
       (.I0(add_ln817_fu_1649_p2_carry_i_23_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_2_reg_555[2]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[2]),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[2]),
        .O(add_ln817_fu_1649_p2_carry_i_22_n_5));
  LUT5 #(
    .INIT(32'h8E888EEE)) 
    add_ln817_fu_1649_p2_carry_i_23
       (.I0(add_ln817_fu_1649_p2_carry_i_24_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[1]),
        .I2(ap_phi_reg_pp0_iter2_downleft_2_reg_555[1]),
        .I3(red_i_reg_560),
        .I4(ap_phi_reg_pp0_iter2_downleft_reg_573[1]),
        .O(add_ln817_fu_1649_p2_carry_i_23_n_5));
  LUT4 #(
    .INIT(16'hFF1D)) 
    add_ln817_fu_1649_p2_carry_i_24
       (.I0(ap_phi_reg_pp0_iter2_downleft_reg_573[0]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_downleft_2_reg_555[0]),
        .I3(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .O(add_ln817_fu_1649_p2_carry_i_24_n_5));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h47)) 
    add_ln817_fu_1649_p2_carry_i_25
       (.I0(ap_phi_reg_pp0_iter2_downleft_2_reg_555[7]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_downleft_reg_573[7]),
        .O(add_ln817_fu_1649_p2_carry_i_25_n_5));
  LUT6 #(
    .INIT(64'h5404FD5DABFB02A2)) 
    add_ln817_fu_1649_p2_carry_i_26
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]),
        .I1(ap_phi_reg_pp0_iter2_downleft_reg_573[6]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_downleft_2_reg_555[6]),
        .I4(add_ln817_fu_1649_p2_carry_i_19_n_5),
        .I5(ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]),
        .O(add_ln817_fu_1649_p2_carry_i_26_n_5));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h47)) 
    add_ln817_fu_1649_p2_carry_i_27
       (.I0(ap_phi_reg_pp0_iter2_upleft_2_reg_610[7]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_upleft_reg_628[7]),
        .O(add_ln817_fu_1649_p2_carry_i_27_n_5));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    add_ln817_fu_1649_p2_carry_i_28
       (.I0(add_ln817_fu_1649_p2_carry_i_41_n_5),
        .I1(add_ln817_fu_1649_p2_carry_i_42_n_5),
        .I2(add_ln817_fu_1649_p2_carry_i_39_n_5),
        .O(select_ln817_1_fu_1596_p3));
  LUT6 #(
    .INIT(64'h5404FD5DABFB02A2)) 
    add_ln817_fu_1649_p2_carry_i_29
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[6]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[6]),
        .I4(add_ln817_fu_1649_p2_carry_i_31_n_5),
        .I5(ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]),
        .O(add_ln817_fu_1649_p2_carry_i_29_n_5));
  LUT6 #(
    .INIT(64'h6060609090906090)) 
    add_ln817_fu_1649_p2_carry_i_3
       (.I0(add_ln817_fu_1649_p2_carry_i_20_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[5]),
        .I2(select_ln818_1_fu_1631_p3),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[5]),
        .I4(red_i_reg_560),
        .I5(ap_phi_reg_pp0_iter2_downleft_2_reg_555[5]),
        .O(sext_ln817_fu_1645_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h47)) 
    add_ln817_fu_1649_p2_carry_i_30
       (.I0(ap_phi_reg_pp0_iter2_upleft_2_reg_610[6]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_upleft_reg_628[6]),
        .O(add_ln817_fu_1649_p2_carry_i_30_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln817_fu_1649_p2_carry_i_31
       (.I0(add_ln817_fu_1649_p2_carry_i_43_n_5),
        .I1(ap_phi_reg_pp0_iter2_upleft_2_reg_610[5]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_reg_628[5]),
        .I4(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .O(add_ln817_fu_1649_p2_carry_i_31_n_5));
  LUT6 #(
    .INIT(64'h5404FD5DABFB02A2)) 
    add_ln817_fu_1649_p2_carry_i_32
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[4]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[4]),
        .I4(add_ln817_fu_1649_p2_carry_i_44_n_5),
        .I5(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .O(add_ln817_fu_1649_p2_carry_i_32_n_5));
  LUT6 #(
    .INIT(64'h5404FD5DABFB02A2)) 
    add_ln817_fu_1649_p2_carry_i_33
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[3]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[3]),
        .I4(add_ln817_fu_1649_p2_carry_i_45_n_5),
        .I5(ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]),
        .O(add_ln817_fu_1649_p2_carry_i_33_n_5));
  LUT6 #(
    .INIT(64'h5404FD5DABFB02A2)) 
    add_ln817_fu_1649_p2_carry_i_34
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]),
        .I1(ap_phi_reg_pp0_iter2_upleft_reg_628[2]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_2_reg_610[2]),
        .I4(add_ln817_fu_1649_p2_carry_i_46_n_5),
        .I5(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .O(add_ln817_fu_1649_p2_carry_i_34_n_5));
  LUT6 #(
    .INIT(64'h00E2E2FFFF1D1D00)) 
    add_ln817_fu_1649_p2_carry_i_35
       (.I0(ap_phi_reg_pp0_iter2_upleft_reg_628[1]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_upleft_2_reg_610[1]),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .I4(add_ln817_fu_1649_p2_carry_i_36_n_5),
        .I5(ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]),
        .O(add_ln817_fu_1649_p2_carry_i_35_n_5));
  LUT4 #(
    .INIT(16'hFF1D)) 
    add_ln817_fu_1649_p2_carry_i_36
       (.I0(ap_phi_reg_pp0_iter2_upleft_reg_628[0]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_upleft_2_reg_610[0]),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .O(add_ln817_fu_1649_p2_carry_i_36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h47)) 
    add_ln817_fu_1649_p2_carry_i_37
       (.I0(ap_phi_reg_pp0_iter2_upleft_2_reg_610[1]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_upleft_reg_628[1]),
        .O(add_ln817_fu_1649_p2_carry_i_37_n_5));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    add_ln817_fu_1649_p2_carry_i_38
       (.I0(p_1_in),
        .I1(p_2_in),
        .I2(p_4_in),
        .I3(zext_ln769_fu_1437_p1),
        .I4(icmp_ln772_reg_2197_pp0_iter1_reg),
        .I5(\icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln817_fu_1649_p2_carry_i_38_n_5));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    add_ln817_fu_1649_p2_carry_i_39
       (.I0(p_3_in),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(icmp_ln796_fu_1441_p2_carry_n_9),
        .I4(\icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(icmp_ln772_reg_2197_pp0_iter1_reg),
        .O(add_ln817_fu_1649_p2_carry_i_39_n_5));
  LUT6 #(
    .INIT(64'h6060609090906090)) 
    add_ln817_fu_1649_p2_carry_i_4
       (.I0(add_ln817_fu_1649_p2_carry_i_21_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[4]),
        .I2(select_ln818_1_fu_1631_p3),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[4]),
        .I4(red_i_reg_560),
        .I5(ap_phi_reg_pp0_iter2_downleft_2_reg_555[4]),
        .O(sext_ln817_fu_1645_p1[4]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    add_ln817_fu_1649_p2_carry_i_40
       (.I0(icmp_ln796_fu_1441_p2_carry_n_9),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(zext_ln769_fu_1437_p1),
        .I4(icmp_ln772_reg_2197_pp0_iter1_reg),
        .I5(\icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln817_fu_1649_p2_carry_i_40_n_5));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    add_ln817_fu_1649_p2_carry_i_41
       (.I0(icmp_ln796_fu_1441_p2_carry_n_9),
        .I1(p_4_in),
        .I2(p_3_in),
        .I3(zext_ln769_fu_1437_p1),
        .I4(icmp_ln772_reg_2197_pp0_iter1_reg),
        .I5(\icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln817_fu_1649_p2_carry_i_41_n_5));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    add_ln817_fu_1649_p2_carry_i_42
       (.I0(p_1_in),
        .I1(p_4_in),
        .I2(p_2_in),
        .I3(zext_ln769_fu_1437_p1),
        .I4(icmp_ln772_reg_2197_pp0_iter1_reg),
        .I5(\icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ),
        .O(add_ln817_fu_1649_p2_carry_i_42_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln817_fu_1649_p2_carry_i_43
       (.I0(add_ln817_fu_1649_p2_carry_i_44_n_5),
        .I1(ap_phi_reg_pp0_iter2_upleft_2_reg_610[4]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_reg_628[4]),
        .I4(ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]),
        .O(add_ln817_fu_1649_p2_carry_i_43_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln817_fu_1649_p2_carry_i_44
       (.I0(add_ln817_fu_1649_p2_carry_i_45_n_5),
        .I1(ap_phi_reg_pp0_iter2_upleft_2_reg_610[3]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_reg_628[3]),
        .I4(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .O(add_ln817_fu_1649_p2_carry_i_44_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln817_fu_1649_p2_carry_i_45
       (.I0(add_ln817_fu_1649_p2_carry_i_46_n_5),
        .I1(ap_phi_reg_pp0_iter2_upleft_2_reg_610[2]),
        .I2(red_i_reg_560),
        .I3(ap_phi_reg_pp0_iter2_upleft_reg_628[2]),
        .I4(ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]),
        .O(add_ln817_fu_1649_p2_carry_i_45_n_5));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'h8E888EEE)) 
    add_ln817_fu_1649_p2_carry_i_46
       (.I0(add_ln817_fu_1649_p2_carry_i_36_n_5),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .I2(ap_phi_reg_pp0_iter2_upleft_2_reg_610[1]),
        .I3(red_i_reg_560),
        .I4(ap_phi_reg_pp0_iter2_upleft_reg_628[1]),
        .O(add_ln817_fu_1649_p2_carry_i_46_n_5));
  LUT6 #(
    .INIT(64'h6060609090906090)) 
    add_ln817_fu_1649_p2_carry_i_5
       (.I0(add_ln817_fu_1649_p2_carry_i_22_n_5),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[3]),
        .I2(select_ln818_1_fu_1631_p3),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[3]),
        .I4(red_i_reg_560),
        .I5(ap_phi_reg_pp0_iter2_downleft_2_reg_555[3]),
        .O(sext_ln817_fu_1645_p1[3]));
  LUT6 #(
    .INIT(64'h2828288282822882)) 
    add_ln817_fu_1649_p2_carry_i_6
       (.I0(select_ln818_1_fu_1631_p3),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[2]),
        .I2(add_ln817_fu_1649_p2_carry_i_23_n_5),
        .I3(ap_phi_reg_pp0_iter2_downleft_reg_573[2]),
        .I4(red_i_reg_560),
        .I5(ap_phi_reg_pp0_iter2_downleft_2_reg_555[2]),
        .O(sext_ln817_fu_1645_p1[2]));
  LUT6 #(
    .INIT(64'h2822288882888222)) 
    add_ln817_fu_1649_p2_carry_i_7
       (.I0(select_ln818_1_fu_1631_p3),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[1]),
        .I2(ap_phi_reg_pp0_iter2_downleft_2_reg_555[1]),
        .I3(red_i_reg_560),
        .I4(ap_phi_reg_pp0_iter2_downleft_reg_573[1]),
        .I5(add_ln817_fu_1649_p2_carry_i_24_n_5),
        .O(sext_ln817_fu_1645_p1[1]));
  LUT5 #(
    .INIT(32'h1DE20000)) 
    add_ln817_fu_1649_p2_carry_i_8
       (.I0(ap_phi_reg_pp0_iter2_downleft_reg_573[0]),
        .I1(red_i_reg_560),
        .I2(ap_phi_reg_pp0_iter2_downleft_2_reg_555[0]),
        .I3(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I4(select_ln818_1_fu_1631_p3),
        .O(sext_ln817_fu_1645_p1[0]));
  LUT6 #(
    .INIT(64'h48B74848B7484848)) 
    add_ln817_fu_1649_p2_carry_i_9
       (.I0(add_ln817_fu_1649_p2_carry_i_25_n_5),
        .I1(select_ln818_1_fu_1631_p3),
        .I2(add_ln817_fu_1649_p2_carry_i_26_n_5),
        .I3(add_ln817_fu_1649_p2_carry_i_27_n_5),
        .I4(select_ln817_1_fu_1596_p3),
        .I5(add_ln817_fu_1649_p2_carry_i_29_n_5),
        .O(add_ln817_fu_1649_p2_carry_i_9_n_5));
  FDRE \add_ln817_reg_2353_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln817_fu_1649_p2[0]),
        .Q(add_ln817_reg_2353[0]),
        .R(1'b0));
  FDRE \add_ln817_reg_2353_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln817_fu_1649_p2[1]),
        .Q(add_ln817_reg_2353[1]),
        .R(1'b0));
  FDRE \add_ln817_reg_2353_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln817_fu_1649_p2[2]),
        .Q(add_ln817_reg_2353[2]),
        .R(1'b0));
  FDRE \add_ln817_reg_2353_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln817_fu_1649_p2[3]),
        .Q(add_ln817_reg_2353[3]),
        .R(1'b0));
  FDRE \add_ln817_reg_2353_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln817_fu_1649_p2[4]),
        .Q(add_ln817_reg_2353[4]),
        .R(1'b0));
  FDRE \add_ln817_reg_2353_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln817_fu_1649_p2[5]),
        .Q(add_ln817_reg_2353[5]),
        .R(1'b0));
  FDRE \add_ln817_reg_2353_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln817_fu_1649_p2[6]),
        .Q(add_ln817_reg_2353[6]),
        .R(1'b0));
  FDRE \add_ln817_reg_2353_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln817_fu_1649_p2[7]),
        .Q(add_ln817_reg_2353[7]),
        .R(1'b0));
  FDRE \add_ln817_reg_2353_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln817_fu_1649_p2[8]),
        .Q(add_ln817_reg_2353[8]),
        .R(1'b0));
  FDRE \add_ln817_reg_2353_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln817_fu_1649_p2[9]),
        .Q(add_ln817_reg_2353[9]),
        .R(1'b0));
  CARRY8 add_ln820_1_fu_1740_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln820_1_fu_1740_p2_carry_n_5,add_ln820_1_fu_1740_p2_carry_n_6,add_ln820_1_fu_1740_p2_carry_n_7,add_ln820_1_fu_1740_p2_carry_n_8,add_ln820_1_fu_1740_p2_carry_n_9,add_ln820_1_fu_1740_p2_carry_n_10,add_ln820_1_fu_1740_p2_carry_n_11,add_ln820_1_fu_1740_p2_carry_n_12}),
        .DI(add_ln820_reg_2358[7:0]),
        .O(add_ln820_1_fu_1740_p2[7:0]),
        .S({add_ln820_1_fu_1740_p2_carry_i_1_n_5,add_ln820_1_fu_1740_p2_carry_i_2_n_5,add_ln820_1_fu_1740_p2_carry_i_3_n_5,add_ln820_1_fu_1740_p2_carry_i_4_n_5,add_ln820_1_fu_1740_p2_carry_i_5_n_5,add_ln820_1_fu_1740_p2_carry_i_6_n_5,add_ln820_1_fu_1740_p2_carry_i_7_n_5,add_ln820_1_fu_1740_p2_carry_i_8_n_5}));
  CARRY8 add_ln820_1_fu_1740_p2_carry__0
       (.CI(add_ln820_1_fu_1740_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln820_1_fu_1740_p2_carry__0_CO_UNCONNECTED[7:3],add_ln820_1_fu_1740_p2_carry__0_n_10,NLW_add_ln820_1_fu_1740_p2_carry__0_CO_UNCONNECTED[1],add_ln820_1_fu_1740_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln820_1_fu_1740_p2_carry__0_i_1_n_5,add_ln820_reg_2358[8]}),
        .O({NLW_add_ln820_1_fu_1740_p2_carry__0_O_UNCONNECTED[7:2],add_ln820_1_fu_1740_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln820_1_fu_1740_p2_carry__0_i_2_n_5,add_ln820_1_fu_1740_p2_carry__0_i_3_n_5}));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln820_1_fu_1740_p2_carry__0_i_1
       (.I0(add_ln820_reg_2358[9]),
        .O(add_ln820_1_fu_1740_p2_carry__0_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1740_p2_carry__0_i_2
       (.I0(add_ln820_reg_2358[9]),
        .I1(add_ln817_reg_2353[9]),
        .O(add_ln820_1_fu_1740_p2_carry__0_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1740_p2_carry__0_i_3
       (.I0(add_ln820_reg_2358[8]),
        .I1(add_ln817_reg_2353[8]),
        .O(add_ln820_1_fu_1740_p2_carry__0_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1740_p2_carry_i_1
       (.I0(add_ln820_reg_2358[7]),
        .I1(add_ln817_reg_2353[7]),
        .O(add_ln820_1_fu_1740_p2_carry_i_1_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1740_p2_carry_i_2
       (.I0(add_ln820_reg_2358[6]),
        .I1(add_ln817_reg_2353[6]),
        .O(add_ln820_1_fu_1740_p2_carry_i_2_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1740_p2_carry_i_3
       (.I0(add_ln820_reg_2358[5]),
        .I1(add_ln817_reg_2353[5]),
        .O(add_ln820_1_fu_1740_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1740_p2_carry_i_4
       (.I0(add_ln820_reg_2358[4]),
        .I1(add_ln817_reg_2353[4]),
        .O(add_ln820_1_fu_1740_p2_carry_i_4_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1740_p2_carry_i_5
       (.I0(add_ln820_reg_2358[3]),
        .I1(add_ln817_reg_2353[3]),
        .O(add_ln820_1_fu_1740_p2_carry_i_5_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1740_p2_carry_i_6
       (.I0(add_ln820_reg_2358[2]),
        .I1(add_ln817_reg_2353[2]),
        .O(add_ln820_1_fu_1740_p2_carry_i_6_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1740_p2_carry_i_7
       (.I0(add_ln820_reg_2358[1]),
        .I1(add_ln817_reg_2353[1]),
        .O(add_ln820_1_fu_1740_p2_carry_i_7_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln820_1_fu_1740_p2_carry_i_8
       (.I0(add_ln820_reg_2358[0]),
        .I1(add_ln817_reg_2353[0]),
        .O(add_ln820_1_fu_1740_p2_carry_i_8_n_5));
  CARRY8 add_ln820_fu_1725_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln820_fu_1725_p2_carry_n_5,add_ln820_fu_1725_p2_carry_n_6,add_ln820_fu_1725_p2_carry_n_7,add_ln820_fu_1725_p2_carry_n_8,add_ln820_fu_1725_p2_carry_n_9,add_ln820_fu_1725_p2_carry_n_10,add_ln820_fu_1725_p2_carry_n_11,add_ln820_fu_1725_p2_carry_n_12}),
        .DI(sext_ln820_fu_1686_p1),
        .O(add_ln820_fu_1725_p2[7:0]),
        .S({add_ln820_fu_1725_p2_carry_i_9_n_5,add_ln820_fu_1725_p2_carry_i_10_n_5,add_ln820_fu_1725_p2_carry_i_11_n_5,add_ln820_fu_1725_p2_carry_i_12_n_5,add_ln820_fu_1725_p2_carry_i_13_n_5,add_ln820_fu_1725_p2_carry_i_14_n_5,add_ln820_fu_1725_p2_carry_i_15_n_5,add_ln820_fu_1725_p2_carry_i_16_n_5}));
  CARRY8 add_ln820_fu_1725_p2_carry__0
       (.CI(add_ln820_fu_1725_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln820_fu_1725_p2_carry__0_CO_UNCONNECTED[7:1],add_ln820_fu_1725_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,add_ln820_fu_1725_p2_carry__0_i_1_n_5}),
        .O({NLW_add_ln820_fu_1725_p2_carry__0_O_UNCONNECTED[7:2],add_ln820_fu_1725_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln820_fu_1725_p2_carry__0_i_2_n_5}));
  LUT6 #(
    .INIT(64'hB3B3B3FBFBFBB3FB)) 
    add_ln820_fu_1725_p2_carry__0_i_1
       (.I0(add_ln820_fu_1725_p2_carry_i_17_n_5),
        .I1(select_ln819_1_fu_1672_p3),
        .I2(p_0_1_0_0_09151487_i_fu_230[7]),
        .I3(p_0_0_0_0_09141485_i_fu_226[7]),
        .I4(red_i_reg_560),
        .I5(p_0_2_0_0_09161489_i_fu_234__0[7]),
        .O(add_ln820_fu_1725_p2_carry__0_i_1_n_5));
  LUT6 #(
    .INIT(64'h01010101010101FE)) 
    add_ln820_fu_1725_p2_carry__0_i_2
       (.I0(add_ln820_fu_1725_p2_carry__0_i_3_n_5),
        .I1(add_ln820_fu_1725_p2_carry__0_i_4_n_5),
        .I2(add_ln820_fu_1725_p2_carry__0_i_5_n_5),
        .I3(add_ln820_fu_1725_p2_carry__0_i_6_n_5),
        .I4(add_ln820_fu_1725_p2_carry__0_i_7_n_5),
        .I5(add_ln820_fu_1725_p2_carry__0_i_8_n_5),
        .O(add_ln820_fu_1725_p2_carry__0_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    add_ln820_fu_1725_p2_carry__0_i_3
       (.I0(p_0_2_0_0_09161489_i_fu_234__0[7]),
        .I1(red_i_reg_560),
        .I2(p_0_0_0_0_09141485_i_fu_226[7]),
        .I3(p_0_1_0_0_09151487_i_fu_230[7]),
        .I4(select_ln819_1_fu_1672_p3),
        .O(add_ln820_fu_1725_p2_carry__0_i_3_n_5));
  LUT6 #(
    .INIT(64'h888AAA8A00088808)) 
    add_ln820_fu_1725_p2_carry__0_i_4
       (.I0(p_0_1_0_0_09151487_i_fu_230[7]),
        .I1(p_0_1_0_0_09151487_i_fu_230[6]),
        .I2(p_0_0_0_0_09141485_i_fu_226[6]),
        .I3(red_i_reg_560),
        .I4(p_0_2_0_0_09161489_i_fu_234__0[6]),
        .I5(add_ln820_fu_1725_p2_carry_i_19_n_5),
        .O(add_ln820_fu_1725_p2_carry__0_i_4_n_5));
  LUT6 #(
    .INIT(64'h1D1D1D001D000000)) 
    add_ln820_fu_1725_p2_carry__0_i_5
       (.I0(p_0_0_0_0_09141485_i_fu_226[7]),
        .I1(red_i_reg_560),
        .I2(p_0_2_0_0_09161489_i_fu_234__0[7]),
        .I3(p_0_1_0_0_09151487_i_fu_230[6]),
        .I4(add_ln820_fu_1725_p2_carry__0_i_9_n_5),
        .I5(add_ln820_fu_1725_p2_carry_i_19_n_5),
        .O(add_ln820_fu_1725_p2_carry__0_i_5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'h4700FFFF)) 
    add_ln820_fu_1725_p2_carry__0_i_6
       (.I0(p_0_2_0_0_09101501_i_fu_258[7]),
        .I1(red_i_reg_560),
        .I2(p_0_0_0_0_09081497_i_fu_250[7]),
        .I3(p_0_1_0_0_09091499_i_fu_254[7]),
        .I4(select_ln820_1_fu_1707_p3),
        .O(add_ln820_fu_1725_p2_carry__0_i_6_n_5));
  LUT6 #(
    .INIT(64'h888AAA8A00088808)) 
    add_ln820_fu_1725_p2_carry__0_i_7
       (.I0(p_0_1_0_0_09091499_i_fu_254[7]),
        .I1(p_0_1_0_0_09091499_i_fu_254[6]),
        .I2(p_0_0_0_0_09081497_i_fu_250[6]),
        .I3(red_i_reg_560),
        .I4(p_0_2_0_0_09101501_i_fu_258[6]),
        .I5(add_ln820_fu_1725_p2_carry_i_31_n_5),
        .O(add_ln820_fu_1725_p2_carry__0_i_7_n_5));
  LUT6 #(
    .INIT(64'h1D1D1D001D000000)) 
    add_ln820_fu_1725_p2_carry__0_i_8
       (.I0(p_0_0_0_0_09081497_i_fu_250[7]),
        .I1(red_i_reg_560),
        .I2(p_0_2_0_0_09101501_i_fu_258[7]),
        .I3(p_0_1_0_0_09091499_i_fu_254[6]),
        .I4(add_ln820_fu_1725_p2_carry_i_30_n_5),
        .I5(add_ln820_fu_1725_p2_carry_i_31_n_5),
        .O(add_ln820_fu_1725_p2_carry__0_i_8_n_5));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h47)) 
    add_ln820_fu_1725_p2_carry__0_i_9
       (.I0(p_0_2_0_0_09161489_i_fu_234__0[6]),
        .I1(red_i_reg_560),
        .I2(p_0_0_0_0_09141485_i_fu_226[6]),
        .O(add_ln820_fu_1725_p2_carry__0_i_9_n_5));
  LUT6 #(
    .INIT(64'h6060609090906090)) 
    add_ln820_fu_1725_p2_carry_i_1
       (.I0(add_ln820_fu_1725_p2_carry_i_17_n_5),
        .I1(p_0_1_0_0_09151487_i_fu_230[7]),
        .I2(select_ln819_1_fu_1672_p3),
        .I3(p_0_0_0_0_09141485_i_fu_226[7]),
        .I4(red_i_reg_560),
        .I5(p_0_2_0_0_09161489_i_fu_234__0[7]),
        .O(sext_ln820_fu_1686_p1[7]));
  LUT5 #(
    .INIT(32'h6A9A9A6A)) 
    add_ln820_fu_1725_p2_carry_i_10
       (.I0(sext_ln820_fu_1686_p1[6]),
        .I1(add_ln820_fu_1725_p2_carry_i_30_n_5),
        .I2(select_ln820_1_fu_1707_p3),
        .I3(p_0_1_0_0_09091499_i_fu_254[6]),
        .I4(add_ln820_fu_1725_p2_carry_i_31_n_5),
        .O(add_ln820_fu_1725_p2_carry_i_10_n_5));
  LUT6 #(
    .INIT(64'h656AAAAA9A95AAAA)) 
    add_ln820_fu_1725_p2_carry_i_11
       (.I0(sext_ln820_fu_1686_p1[5]),
        .I1(p_0_2_0_0_09101501_i_fu_258[5]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09081497_i_fu_250[5]),
        .I4(select_ln820_1_fu_1707_p3),
        .I5(add_ln820_fu_1725_p2_carry_i_32_n_5),
        .O(add_ln820_fu_1725_p2_carry_i_11_n_5));
  LUT6 #(
    .INIT(64'h656AAAAA9A95AAAA)) 
    add_ln820_fu_1725_p2_carry_i_12
       (.I0(sext_ln820_fu_1686_p1[4]),
        .I1(p_0_2_0_0_09101501_i_fu_258[4]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09081497_i_fu_250[4]),
        .I4(select_ln820_1_fu_1707_p3),
        .I5(add_ln820_fu_1725_p2_carry_i_33_n_5),
        .O(add_ln820_fu_1725_p2_carry_i_12_n_5));
  LUT6 #(
    .INIT(64'h656AAAAA9A95AAAA)) 
    add_ln820_fu_1725_p2_carry_i_13
       (.I0(sext_ln820_fu_1686_p1[3]),
        .I1(p_0_2_0_0_09101501_i_fu_258[3]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09081497_i_fu_250[3]),
        .I4(select_ln820_1_fu_1707_p3),
        .I5(add_ln820_fu_1725_p2_carry_i_34_n_5),
        .O(add_ln820_fu_1725_p2_carry_i_13_n_5));
  LUT6 #(
    .INIT(64'h656A9A95AAAAAAAA)) 
    add_ln820_fu_1725_p2_carry_i_14
       (.I0(sext_ln820_fu_1686_p1[2]),
        .I1(p_0_2_0_0_09101501_i_fu_258[2]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09081497_i_fu_250[2]),
        .I4(add_ln820_fu_1725_p2_carry_i_35_n_5),
        .I5(select_ln820_1_fu_1707_p3),
        .O(add_ln820_fu_1725_p2_carry_i_14_n_5));
  LUT5 #(
    .INIT(32'h6996AAAA)) 
    add_ln820_fu_1725_p2_carry_i_15
       (.I0(sext_ln820_fu_1686_p1[1]),
        .I1(add_ln820_fu_1725_p2_carry_i_36_n_5),
        .I2(add_ln820_fu_1725_p2_carry_i_37_n_5),
        .I3(p_0_1_0_0_09091499_i_fu_254[1]),
        .I4(select_ln820_1_fu_1707_p3),
        .O(add_ln820_fu_1725_p2_carry_i_15_n_5));
  LUT6 #(
    .INIT(64'hA66AA6A6A66A6A6A)) 
    add_ln820_fu_1725_p2_carry_i_16
       (.I0(sext_ln820_fu_1686_p1[0]),
        .I1(select_ln820_1_fu_1707_p3),
        .I2(p_0_1_0_0_09091499_i_fu_254[0]),
        .I3(p_0_2_0_0_09101501_i_fu_258[0]),
        .I4(red_i_reg_560),
        .I5(p_0_0_0_0_09081497_i_fu_250[0]),
        .O(add_ln820_fu_1725_p2_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln820_fu_1725_p2_carry_i_17
       (.I0(add_ln820_fu_1725_p2_carry_i_19_n_5),
        .I1(p_0_2_0_0_09161489_i_fu_234__0[6]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09141485_i_fu_226[6]),
        .I4(p_0_1_0_0_09151487_i_fu_230[6]),
        .O(add_ln820_fu_1725_p2_carry_i_17_n_5));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    add_ln820_fu_1725_p2_carry_i_18
       (.I0(add_ln820_fu_1725_p2_carry_i_38_n_5),
        .I1(add_ln817_fu_1649_p2_carry_i_42_n_5),
        .I2(add_ln817_fu_1649_p2_carry_i_40_n_5),
        .O(select_ln819_1_fu_1672_p3));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln820_fu_1725_p2_carry_i_19
       (.I0(add_ln820_fu_1725_p2_carry_i_20_n_5),
        .I1(p_0_2_0_0_09161489_i_fu_234__0[5]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09141485_i_fu_226[5]),
        .I4(p_0_1_0_0_09151487_i_fu_230[5]),
        .O(add_ln820_fu_1725_p2_carry_i_19_n_5));
  LUT6 #(
    .INIT(64'h6060609090906090)) 
    add_ln820_fu_1725_p2_carry_i_2
       (.I0(add_ln820_fu_1725_p2_carry_i_19_n_5),
        .I1(p_0_1_0_0_09151487_i_fu_230[6]),
        .I2(select_ln819_1_fu_1672_p3),
        .I3(p_0_0_0_0_09141485_i_fu_226[6]),
        .I4(red_i_reg_560),
        .I5(p_0_2_0_0_09161489_i_fu_234__0[6]),
        .O(sext_ln820_fu_1686_p1[6]));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln820_fu_1725_p2_carry_i_20
       (.I0(add_ln820_fu_1725_p2_carry_i_21_n_5),
        .I1(p_0_2_0_0_09161489_i_fu_234__0[4]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09141485_i_fu_226[4]),
        .I4(p_0_1_0_0_09151487_i_fu_230[4]),
        .O(add_ln820_fu_1725_p2_carry_i_20_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln820_fu_1725_p2_carry_i_21
       (.I0(add_ln820_fu_1725_p2_carry_i_22_n_5),
        .I1(p_0_2_0_0_09161489_i_fu_234__0[3]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09141485_i_fu_226[3]),
        .I4(p_0_1_0_0_09151487_i_fu_230[3]),
        .O(add_ln820_fu_1725_p2_carry_i_21_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln820_fu_1725_p2_carry_i_22
       (.I0(add_ln820_fu_1725_p2_carry_i_23_n_5),
        .I1(p_0_2_0_0_09161489_i_fu_234__0[2]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09141485_i_fu_226[2]),
        .I4(p_0_1_0_0_09151487_i_fu_230[2]),
        .O(add_ln820_fu_1725_p2_carry_i_22_n_5));
  LUT5 #(
    .INIT(32'h8E888EEE)) 
    add_ln820_fu_1725_p2_carry_i_23
       (.I0(add_ln820_fu_1725_p2_carry_i_24_n_5),
        .I1(p_0_1_0_0_09151487_i_fu_230[1]),
        .I2(p_0_2_0_0_09161489_i_fu_234__0[1]),
        .I3(red_i_reg_560),
        .I4(p_0_0_0_0_09141485_i_fu_226[1]),
        .O(add_ln820_fu_1725_p2_carry_i_23_n_5));
  LUT4 #(
    .INIT(16'hFF1D)) 
    add_ln820_fu_1725_p2_carry_i_24
       (.I0(p_0_0_0_0_09141485_i_fu_226[0]),
        .I1(red_i_reg_560),
        .I2(p_0_2_0_0_09161489_i_fu_234__0[0]),
        .I3(p_0_1_0_0_09151487_i_fu_230[0]),
        .O(add_ln820_fu_1725_p2_carry_i_24_n_5));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h47)) 
    add_ln820_fu_1725_p2_carry_i_25
       (.I0(p_0_2_0_0_09161489_i_fu_234__0[7]),
        .I1(red_i_reg_560),
        .I2(p_0_0_0_0_09141485_i_fu_226[7]),
        .O(add_ln820_fu_1725_p2_carry_i_25_n_5));
  LUT6 #(
    .INIT(64'h5404FD5DABFB02A2)) 
    add_ln820_fu_1725_p2_carry_i_26
       (.I0(p_0_1_0_0_09151487_i_fu_230[6]),
        .I1(p_0_0_0_0_09141485_i_fu_226[6]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09161489_i_fu_234__0[6]),
        .I4(add_ln820_fu_1725_p2_carry_i_19_n_5),
        .I5(p_0_1_0_0_09151487_i_fu_230[7]),
        .O(add_ln820_fu_1725_p2_carry_i_26_n_5));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h47)) 
    add_ln820_fu_1725_p2_carry_i_27
       (.I0(p_0_2_0_0_09101501_i_fu_258[7]),
        .I1(red_i_reg_560),
        .I2(p_0_0_0_0_09081497_i_fu_250[7]),
        .O(add_ln820_fu_1725_p2_carry_i_27_n_5));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    add_ln820_fu_1725_p2_carry_i_28
       (.I0(add_ln820_fu_1725_p2_carry_i_38_n_5),
        .I1(add_ln817_fu_1649_p2_carry_i_41_n_5),
        .I2(add_ln817_fu_1649_p2_carry_i_38_n_5),
        .O(select_ln820_1_fu_1707_p3));
  LUT6 #(
    .INIT(64'h5404FD5DABFB02A2)) 
    add_ln820_fu_1725_p2_carry_i_29
       (.I0(p_0_1_0_0_09091499_i_fu_254[6]),
        .I1(p_0_0_0_0_09081497_i_fu_250[6]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101501_i_fu_258[6]),
        .I4(add_ln820_fu_1725_p2_carry_i_31_n_5),
        .I5(p_0_1_0_0_09091499_i_fu_254[7]),
        .O(add_ln820_fu_1725_p2_carry_i_29_n_5));
  LUT6 #(
    .INIT(64'h6060609090906090)) 
    add_ln820_fu_1725_p2_carry_i_3
       (.I0(add_ln820_fu_1725_p2_carry_i_20_n_5),
        .I1(p_0_1_0_0_09151487_i_fu_230[5]),
        .I2(select_ln819_1_fu_1672_p3),
        .I3(p_0_0_0_0_09141485_i_fu_226[5]),
        .I4(red_i_reg_560),
        .I5(p_0_2_0_0_09161489_i_fu_234__0[5]),
        .O(sext_ln820_fu_1686_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h47)) 
    add_ln820_fu_1725_p2_carry_i_30
       (.I0(p_0_2_0_0_09101501_i_fu_258[6]),
        .I1(red_i_reg_560),
        .I2(p_0_0_0_0_09081497_i_fu_250[6]),
        .O(add_ln820_fu_1725_p2_carry_i_30_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln820_fu_1725_p2_carry_i_31
       (.I0(add_ln820_fu_1725_p2_carry_i_39_n_5),
        .I1(p_0_2_0_0_09101501_i_fu_258[5]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09081497_i_fu_250[5]),
        .I4(p_0_1_0_0_09091499_i_fu_254[5]),
        .O(add_ln820_fu_1725_p2_carry_i_31_n_5));
  LUT6 #(
    .INIT(64'h5404FD5DABFB02A2)) 
    add_ln820_fu_1725_p2_carry_i_32
       (.I0(p_0_1_0_0_09091499_i_fu_254[4]),
        .I1(p_0_0_0_0_09081497_i_fu_250[4]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101501_i_fu_258[4]),
        .I4(add_ln820_fu_1725_p2_carry_i_40_n_5),
        .I5(p_0_1_0_0_09091499_i_fu_254[5]),
        .O(add_ln820_fu_1725_p2_carry_i_32_n_5));
  LUT6 #(
    .INIT(64'h5404FD5DABFB02A2)) 
    add_ln820_fu_1725_p2_carry_i_33
       (.I0(p_0_1_0_0_09091499_i_fu_254[3]),
        .I1(p_0_0_0_0_09081497_i_fu_250[3]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101501_i_fu_258[3]),
        .I4(add_ln820_fu_1725_p2_carry_i_41_n_5),
        .I5(p_0_1_0_0_09091499_i_fu_254[4]),
        .O(add_ln820_fu_1725_p2_carry_i_33_n_5));
  LUT6 #(
    .INIT(64'h5404FD5DABFB02A2)) 
    add_ln820_fu_1725_p2_carry_i_34
       (.I0(p_0_1_0_0_09091499_i_fu_254[2]),
        .I1(p_0_0_0_0_09081497_i_fu_250[2]),
        .I2(red_i_reg_560),
        .I3(p_0_2_0_0_09101501_i_fu_258[2]),
        .I4(add_ln820_fu_1725_p2_carry_i_42_n_5),
        .I5(p_0_1_0_0_09091499_i_fu_254[3]),
        .O(add_ln820_fu_1725_p2_carry_i_34_n_5));
  LUT6 #(
    .INIT(64'h00E2E2FFFF1D1D00)) 
    add_ln820_fu_1725_p2_carry_i_35
       (.I0(p_0_0_0_0_09081497_i_fu_250[1]),
        .I1(red_i_reg_560),
        .I2(p_0_2_0_0_09101501_i_fu_258[1]),
        .I3(p_0_1_0_0_09091499_i_fu_254[1]),
        .I4(add_ln820_fu_1725_p2_carry_i_36_n_5),
        .I5(p_0_1_0_0_09091499_i_fu_254[2]),
        .O(add_ln820_fu_1725_p2_carry_i_35_n_5));
  LUT4 #(
    .INIT(16'hFF1D)) 
    add_ln820_fu_1725_p2_carry_i_36
       (.I0(p_0_0_0_0_09081497_i_fu_250[0]),
        .I1(red_i_reg_560),
        .I2(p_0_2_0_0_09101501_i_fu_258[0]),
        .I3(p_0_1_0_0_09091499_i_fu_254[0]),
        .O(add_ln820_fu_1725_p2_carry_i_36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h47)) 
    add_ln820_fu_1725_p2_carry_i_37
       (.I0(p_0_2_0_0_09101501_i_fu_258[1]),
        .I1(red_i_reg_560),
        .I2(p_0_0_0_0_09081497_i_fu_250[1]),
        .O(add_ln820_fu_1725_p2_carry_i_37_n_5));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    add_ln820_fu_1725_p2_carry_i_38
       (.I0(p_3_in),
        .I1(p_2_in),
        .I2(p_1_in),
        .I3(icmp_ln796_fu_1441_p2_carry_n_9),
        .I4(\icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ),
        .I5(icmp_ln772_reg_2197_pp0_iter1_reg),
        .O(add_ln820_fu_1725_p2_carry_i_38_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln820_fu_1725_p2_carry_i_39
       (.I0(add_ln820_fu_1725_p2_carry_i_40_n_5),
        .I1(p_0_2_0_0_09101501_i_fu_258[4]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09081497_i_fu_250[4]),
        .I4(p_0_1_0_0_09091499_i_fu_254[4]),
        .O(add_ln820_fu_1725_p2_carry_i_39_n_5));
  LUT6 #(
    .INIT(64'h6060609090906090)) 
    add_ln820_fu_1725_p2_carry_i_4
       (.I0(add_ln820_fu_1725_p2_carry_i_21_n_5),
        .I1(p_0_1_0_0_09151487_i_fu_230[4]),
        .I2(select_ln819_1_fu_1672_p3),
        .I3(p_0_0_0_0_09141485_i_fu_226[4]),
        .I4(red_i_reg_560),
        .I5(p_0_2_0_0_09161489_i_fu_234__0[4]),
        .O(sext_ln820_fu_1686_p1[4]));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln820_fu_1725_p2_carry_i_40
       (.I0(add_ln820_fu_1725_p2_carry_i_41_n_5),
        .I1(p_0_2_0_0_09101501_i_fu_258[3]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09081497_i_fu_250[3]),
        .I4(p_0_1_0_0_09091499_i_fu_254[3]),
        .O(add_ln820_fu_1725_p2_carry_i_40_n_5));
  LUT5 #(
    .INIT(32'hBABF202A)) 
    add_ln820_fu_1725_p2_carry_i_41
       (.I0(add_ln820_fu_1725_p2_carry_i_42_n_5),
        .I1(p_0_2_0_0_09101501_i_fu_258[2]),
        .I2(red_i_reg_560),
        .I3(p_0_0_0_0_09081497_i_fu_250[2]),
        .I4(p_0_1_0_0_09091499_i_fu_254[2]),
        .O(add_ln820_fu_1725_p2_carry_i_41_n_5));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h8E888EEE)) 
    add_ln820_fu_1725_p2_carry_i_42
       (.I0(add_ln820_fu_1725_p2_carry_i_36_n_5),
        .I1(p_0_1_0_0_09091499_i_fu_254[1]),
        .I2(p_0_2_0_0_09101501_i_fu_258[1]),
        .I3(red_i_reg_560),
        .I4(p_0_0_0_0_09081497_i_fu_250[1]),
        .O(add_ln820_fu_1725_p2_carry_i_42_n_5));
  LUT6 #(
    .INIT(64'h6060609090906090)) 
    add_ln820_fu_1725_p2_carry_i_5
       (.I0(add_ln820_fu_1725_p2_carry_i_22_n_5),
        .I1(p_0_1_0_0_09151487_i_fu_230[3]),
        .I2(select_ln819_1_fu_1672_p3),
        .I3(p_0_0_0_0_09141485_i_fu_226[3]),
        .I4(red_i_reg_560),
        .I5(p_0_2_0_0_09161489_i_fu_234__0[3]),
        .O(sext_ln820_fu_1686_p1[3]));
  LUT6 #(
    .INIT(64'h2828288282822882)) 
    add_ln820_fu_1725_p2_carry_i_6
       (.I0(select_ln819_1_fu_1672_p3),
        .I1(p_0_1_0_0_09151487_i_fu_230[2]),
        .I2(add_ln820_fu_1725_p2_carry_i_23_n_5),
        .I3(p_0_0_0_0_09141485_i_fu_226[2]),
        .I4(red_i_reg_560),
        .I5(p_0_2_0_0_09161489_i_fu_234__0[2]),
        .O(sext_ln820_fu_1686_p1[2]));
  LUT6 #(
    .INIT(64'h2822288882888222)) 
    add_ln820_fu_1725_p2_carry_i_7
       (.I0(select_ln819_1_fu_1672_p3),
        .I1(p_0_1_0_0_09151487_i_fu_230[1]),
        .I2(p_0_2_0_0_09161489_i_fu_234__0[1]),
        .I3(red_i_reg_560),
        .I4(p_0_0_0_0_09141485_i_fu_226[1]),
        .I5(add_ln820_fu_1725_p2_carry_i_24_n_5),
        .O(sext_ln820_fu_1686_p1[1]));
  LUT5 #(
    .INIT(32'h1DE20000)) 
    add_ln820_fu_1725_p2_carry_i_8
       (.I0(p_0_0_0_0_09141485_i_fu_226[0]),
        .I1(red_i_reg_560),
        .I2(p_0_2_0_0_09161489_i_fu_234__0[0]),
        .I3(p_0_1_0_0_09151487_i_fu_230[0]),
        .I4(select_ln819_1_fu_1672_p3),
        .O(sext_ln820_fu_1686_p1[0]));
  LUT6 #(
    .INIT(64'h48B74848B7484848)) 
    add_ln820_fu_1725_p2_carry_i_9
       (.I0(add_ln820_fu_1725_p2_carry_i_25_n_5),
        .I1(select_ln819_1_fu_1672_p3),
        .I2(add_ln820_fu_1725_p2_carry_i_26_n_5),
        .I3(add_ln820_fu_1725_p2_carry_i_27_n_5),
        .I4(select_ln820_1_fu_1707_p3),
        .I5(add_ln820_fu_1725_p2_carry_i_29_n_5),
        .O(add_ln820_fu_1725_p2_carry_i_9_n_5));
  FDRE \add_ln820_reg_2358_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_fu_1725_p2[0]),
        .Q(add_ln820_reg_2358[0]),
        .R(1'b0));
  FDRE \add_ln820_reg_2358_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_fu_1725_p2[1]),
        .Q(add_ln820_reg_2358[1]),
        .R(1'b0));
  FDRE \add_ln820_reg_2358_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_fu_1725_p2[2]),
        .Q(add_ln820_reg_2358[2]),
        .R(1'b0));
  FDRE \add_ln820_reg_2358_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_fu_1725_p2[3]),
        .Q(add_ln820_reg_2358[3]),
        .R(1'b0));
  FDRE \add_ln820_reg_2358_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_fu_1725_p2[4]),
        .Q(add_ln820_reg_2358[4]),
        .R(1'b0));
  FDRE \add_ln820_reg_2358_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_fu_1725_p2[5]),
        .Q(add_ln820_reg_2358[5]),
        .R(1'b0));
  FDRE \add_ln820_reg_2358_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_fu_1725_p2[6]),
        .Q(add_ln820_reg_2358[6]),
        .R(1'b0));
  FDRE \add_ln820_reg_2358_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_fu_1725_p2[7]),
        .Q(add_ln820_reg_2358[7]),
        .R(1'b0));
  FDRE \add_ln820_reg_2358_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_fu_1725_p2[8]),
        .Q(add_ln820_reg_2358[8]),
        .R(1'b0));
  FDRE \add_ln820_reg_2358_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln820_fu_1725_p2[9]),
        .Q(add_ln820_reg_2358[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \addr[0]_i_2 
       (.I0(lineBuffer_1_we0_local),
        .I1(Q[1]),
        .I2(ram_reg_bram_1),
        .I3(imgG_empty_n),
        .O(\ap_CS_fsm_reg[3] ));
  (* srl_bus_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2201_pp0_iter1_reg_reg " *) 
  (* srl_name = "inst/\\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2 " *) 
  SRL16E \and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln833_fu_904_p2),
        .Q(\and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2_n_5 ));
  FDRE \and_ln833_reg_2201_pp0_iter2_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2_n_5 ),
        .Q(and_ln833_reg_2201_pp0_iter2_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_done_cache_reg));
  LUT5 #(
    .INIT(32'h880A8800)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\icmp_ln633_reg_2158_reg_n_5_[0] ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_done_cache_reg));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter2_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h07)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_2 
       (.I0(\cmp161_i_reg_2178_reg_n_5_[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\icmp_ln633_reg_2158_reg_n_5_[0] ),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_2_n_5 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_3 
       (.I0(\cmp161_i_reg_2178_reg_n_5_[0] ),
        .I1(\icmp_ln633_reg_2158_reg_n_5_[0] ),
        .I2(icmp_ln643_reg_2162),
        .O(\ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_3_n_5 ));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_78),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_77),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_564[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_76),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_564[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_75),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_564[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_74),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_564[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_73),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_564[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_72),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_71),
        .Q(ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_54),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_555[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_53),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_555[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_52),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_555[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_51),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_555[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_50),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_555[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_49),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_555[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_48),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_555[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_47),
        .Q(ap_phi_reg_pp0_iter2_downleft_2_reg_555[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_62),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_573[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_61),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_573[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_60),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_573[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_59),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_573[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_58),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_573[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_57),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_573[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_56),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_573[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_55),
        .Q(ap_phi_reg_pp0_iter2_downleft_reg_573[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_70),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_69),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_68),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_67),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_66),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_65),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_64),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_63),
        .Q(ap_phi_reg_pp0_iter2_pix_3_reg_591[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_46),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_582[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_45),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_582[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_44),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_582[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_43),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_582[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_42),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_582[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_41),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_582[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_40),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_582[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_39),
        .Q(ap_phi_reg_pp0_iter2_pix_4_reg_582[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_14),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_601[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_601_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_13),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_601[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_601_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_12),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_601[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_601_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_11),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_601[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_601_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_10),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_601[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_601_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_9),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_601[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_601_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_8),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_601[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_pix_reg_601_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_U_n_7),
        .Q(ap_phi_reg_pp0_iter2_pix_reg_601[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_55),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_54),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_53),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_52),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_51),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_50),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_49),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_48),
        .Q(ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_39),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_38),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_37),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_36),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_35),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_34),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_33),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_32),
        .Q(ap_phi_reg_pp0_iter2_upleft_2_reg_610[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_47),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[0]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_46),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[1]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_45),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[2]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_44),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[3]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_43),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[4]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_42),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[5]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_41),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[6]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(lineBuffer_1_U_n_40),
        .Q(ap_phi_reg_pp0_iter2_upleft_reg_628[7]),
        .R(1'b0));
  FDRE \ap_phi_reg_pp0_iter3_b_1_reg_750_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_582[0]),
        .Q(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[0] ),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_b_1_reg_750_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_582[1]),
        .Q(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[1] ),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_b_1_reg_750_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_582[2]),
        .Q(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[2] ),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_b_1_reg_750_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_582[3]),
        .Q(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[3] ),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_b_1_reg_750_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_582[4]),
        .Q(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[4] ),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_b_1_reg_750_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_582[5]),
        .Q(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[5] ),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_b_1_reg_750_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_582[6]),
        .Q(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[6] ),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_b_1_reg_750_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_4_reg_582[7]),
        .Q(\ap_phi_reg_pp0_iter3_b_1_reg_750_reg_n_5_[7] ),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  LUT4 #(
    .INIT(16'h2220)) 
    \ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ),
        .I3(icmp_ln772_reg_2197_pp0_iter1_reg),
        .O(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_r_1_reg_741_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_601[0]),
        .Q(ap_phi_reg_pp0_iter3_r_1_reg_741[0]),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_r_1_reg_741_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_601[1]),
        .Q(ap_phi_reg_pp0_iter3_r_1_reg_741[1]),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_r_1_reg_741_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_601[2]),
        .Q(ap_phi_reg_pp0_iter3_r_1_reg_741[2]),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_r_1_reg_741_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_601[3]),
        .Q(ap_phi_reg_pp0_iter3_r_1_reg_741[3]),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_r_1_reg_741_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_601[4]),
        .Q(ap_phi_reg_pp0_iter3_r_1_reg_741[4]),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_r_1_reg_741_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_601[5]),
        .Q(ap_phi_reg_pp0_iter3_r_1_reg_741[5]),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_r_1_reg_741_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_601[6]),
        .Q(ap_phi_reg_pp0_iter3_r_1_reg_741[6]),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \ap_phi_reg_pp0_iter3_r_1_reg_741_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_reg_601[7]),
        .Q(ap_phi_reg_pp0_iter3_r_1_reg_741[7]),
        .R(\ap_phi_reg_pp0_iter3_r_1_reg_741[7]_i_1_n_5 ));
  FDRE \cmp161_i_reg_2178_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_5),
        .Q(\cmp161_i_reg_2178_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 enable_fu_1431_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_enable_fu_1431_p2_carry_CO_UNCONNECTED[7:4],zext_ln769_fu_1437_p1,enable_fu_1431_p2_carry_n_10,enable_fu_1431_p2_carry_n_11,enable_fu_1431_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,enable_fu_1431_p2_carry_i_1_n_5,enable_fu_1431_p2_carry_i_2_n_5,enable_fu_1431_p2_carry_i_3_n_5,enable_fu_1431_p2_carry_i_4_n_5}),
        .O(NLW_enable_fu_1431_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,enable_fu_1431_p2_carry_i_5_n_5,enable_fu_1431_p2_carry_i_6_n_5,enable_fu_1431_p2_carry_i_7_n_5,enable_fu_1431_p2_carry_i_8_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    enable_fu_1431_p2_carry_i_1
       (.I0(agdiff_1_fu_1351_p3__6[7]),
        .I1(agdiff_fu_1315_p3__6[7]),
        .I2(agdiff_1_fu_1351_p3__6[6]),
        .I3(agdiff_fu_1315_p3__6[6]),
        .O(enable_fu_1431_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h0004F3304DDB0004)) 
    enable_fu_1431_p2_carry_i_10
       (.I0(enable_fu_1431_p2_carry_i_25_n_5),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .I2(enable_fu_1431_p2_carry_i_26_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .I4(ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[7]),
        .O(agdiff_fu_1315_p3__6[7]));
  LUT6 #(
    .INIT(64'h6999666996669996)) 
    enable_fu_1431_p2_carry_i_11
       (.I0(enable_fu_1431_p2_carry_i_27_n_5),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I3(enable_fu_1431_p2_carry_i_28_n_5),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[5]),
        .I5(ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]),
        .O(agdiff_1_fu_1351_p3__6[6]));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    enable_fu_1431_p2_carry_i_12
       (.I0(enable_fu_1431_p2_carry_i_29_n_5),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .I2(enable_fu_1431_p2_carry_i_30_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I4(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .O(agdiff_fu_1315_p3__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT5 #(
    .INIT(32'h2DD2D22D)) 
    enable_fu_1431_p2_carry_i_13
       (.I0(sub_ln791_fu_1327_p2__52[8]),
        .I1(enable_fu_1431_p2_carry_i_32_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I3(enable_fu_1431_p2_carry_i_28_n_5),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[5]),
        .O(agdiff_1_fu_1351_p3__6[5]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT5 #(
    .INIT(32'h2DD2D22D)) 
    enable_fu_1431_p2_carry_i_14
       (.I0(sub_ln790_fu_1291_p2__52[8]),
        .I1(enable_fu_1431_p2_carry_i_34_n_5),
        .I2(enable_fu_1431_p2_carry_i_30_n_5),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .O(agdiff_fu_1315_p3__6[5]));
  LUT5 #(
    .INIT(32'h87787887)) 
    enable_fu_1431_p2_carry_i_15
       (.I0(sub_ln791_fu_1327_p2__52[8]),
        .I1(enable_fu_1431_p2_carry_i_35_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .I3(enable_fu_1431_p2_carry_i_36_n_5),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[4]),
        .O(agdiff_1_fu_1351_p3__6[4]));
  LUT5 #(
    .INIT(32'h87787887)) 
    enable_fu_1431_p2_carry_i_16
       (.I0(sub_ln790_fu_1291_p2__52[8]),
        .I1(enable_fu_1431_p2_carry_i_37_n_5),
        .I2(enable_fu_1431_p2_carry_i_38_n_5),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .O(agdiff_fu_1315_p3__6[4]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT5 #(
    .INIT(32'h87787887)) 
    enable_fu_1431_p2_carry_i_17
       (.I0(sub_ln791_fu_1327_p2__52[8]),
        .I1(enable_fu_1431_p2_carry_i_39_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .I3(enable_fu_1431_p2_carry_i_40_n_5),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[3]),
        .O(agdiff_1_fu_1351_p3__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT5 #(
    .INIT(32'h87787887)) 
    enable_fu_1431_p2_carry_i_18
       (.I0(sub_ln790_fu_1291_p2__52[8]),
        .I1(enable_fu_1431_p2_carry_i_41_n_5),
        .I2(enable_fu_1431_p2_carry_i_42_n_5),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .O(agdiff_fu_1315_p3__6[3]));
  LUT6 #(
    .INIT(64'hD75555D728AAAA28)) 
    enable_fu_1431_p2_carry_i_19
       (.I0(sub_ln791_fu_1327_p2__52[8]),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I2(ap_phi_reg_pp0_iter2_downleft_1_reg_564[1]),
        .I3(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I5(sub_ln791_fu_1327_p2__52[2]),
        .O(agdiff_1_fu_1351_p3__6[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    enable_fu_1431_p2_carry_i_2
       (.I0(agdiff_1_fu_1351_p3__6[5]),
        .I1(agdiff_fu_1315_p3__6[5]),
        .I2(agdiff_1_fu_1351_p3__6[4]),
        .I3(agdiff_fu_1315_p3__6[4]),
        .O(enable_fu_1431_p2_carry_i_2_n_5));
  LUT6 #(
    .INIT(64'hD75555D728AAAA28)) 
    enable_fu_1431_p2_carry_i_20
       (.I0(sub_ln790_fu_1291_p2__52[8]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I5(sub_ln790_fu_1291_p2__52[2]),
        .O(agdiff_fu_1315_p3__6[2]));
  LUT5 #(
    .INIT(32'h18E7E718)) 
    enable_fu_1431_p2_carry_i_21
       (.I0(sub_ln791_fu_1327_p2__52[8]),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I2(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[1]),
        .O(agdiff_1_fu_1351_p3__6[1]));
  LUT5 #(
    .INIT(32'h18E7E718)) 
    enable_fu_1431_p2_carry_i_22
       (.I0(sub_ln790_fu_1291_p2__52[8]),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I2(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .O(agdiff_fu_1315_p3__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT4 #(
    .INIT(16'h69FF)) 
    enable_fu_1431_p2_carry_i_23
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I1(enable_fu_1431_p2_carry_i_28_n_5),
        .I2(ap_phi_reg_pp0_iter2_downleft_1_reg_564[5]),
        .I3(enable_fu_1431_p2_carry_i_32_n_5),
        .O(enable_fu_1431_p2_carry_i_23_n_5));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    enable_fu_1431_p2_carry_i_24
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_564[5]),
        .I1(enable_fu_1431_p2_carry_i_28_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .O(enable_fu_1431_p2_carry_i_24_n_5));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT4 #(
    .INIT(16'h69FF)) 
    enable_fu_1431_p2_carry_i_25
       (.I0(enable_fu_1431_p2_carry_i_30_n_5),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I3(enable_fu_1431_p2_carry_i_34_n_5),
        .O(enable_fu_1431_p2_carry_i_25_n_5));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    enable_fu_1431_p2_carry_i_26
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .I1(enable_fu_1431_p2_carry_i_30_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .O(enable_fu_1431_p2_carry_i_26_n_5));
  LUT2 #(
    .INIT(4'h7)) 
    enable_fu_1431_p2_carry_i_27
       (.I0(enable_fu_1431_p2_carry_i_23_n_5),
        .I1(sub_ln791_fu_1327_p2__52[8]),
        .O(enable_fu_1431_p2_carry_i_27_n_5));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'hF7755110)) 
    enable_fu_1431_p2_carry_i_28
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_564[4]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[3]),
        .I2(enable_fu_1431_p2_carry_i_40_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .O(enable_fu_1431_p2_carry_i_28_n_5));
  LUT2 #(
    .INIT(4'h7)) 
    enable_fu_1431_p2_carry_i_29
       (.I0(enable_fu_1431_p2_carry_i_25_n_5),
        .I1(sub_ln790_fu_1291_p2__52[8]),
        .O(enable_fu_1431_p2_carry_i_29_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    enable_fu_1431_p2_carry_i_3
       (.I0(agdiff_1_fu_1351_p3__6[3]),
        .I1(agdiff_fu_1315_p3__6[3]),
        .I2(agdiff_1_fu_1351_p3__6[2]),
        .I3(agdiff_fu_1315_p3__6[2]),
        .O(enable_fu_1431_p2_carry_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'hF7755110)) 
    enable_fu_1431_p2_carry_i_30
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .I2(enable_fu_1431_p2_carry_i_42_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .O(enable_fu_1431_p2_carry_i_30_n_5));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    enable_fu_1431_p2_carry_i_31
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]),
        .I1(enable_fu_1431_p2_carry_i_45_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[7]),
        .O(sub_ln791_fu_1327_p2__52[8]));
  LUT6 #(
    .INIT(64'h4001044010040110)) 
    enable_fu_1431_p2_carry_i_32
       (.I0(enable_fu_1431_p2_carry_i_39_n_5),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .I3(enable_fu_1431_p2_carry_i_40_n_5),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[3]),
        .I5(ap_phi_reg_pp0_iter2_downleft_1_reg_564[4]),
        .O(enable_fu_1431_p2_carry_i_32_n_5));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    enable_fu_1431_p2_carry_i_33
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]),
        .I1(enable_fu_1431_p2_carry_i_46_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[7]),
        .O(sub_ln790_fu_1291_p2__52[8]));
  LUT6 #(
    .INIT(64'h4110000400044110)) 
    enable_fu_1431_p2_carry_i_34
       (.I0(enable_fu_1431_p2_carry_i_41_n_5),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .I2(enable_fu_1431_p2_carry_i_42_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .I4(ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .O(enable_fu_1431_p2_carry_i_34_n_5));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT4 #(
    .INIT(16'hBEEB)) 
    enable_fu_1431_p2_carry_i_35
       (.I0(enable_fu_1431_p2_carry_i_39_n_5),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .I2(enable_fu_1431_p2_carry_i_40_n_5),
        .I3(ap_phi_reg_pp0_iter2_downleft_1_reg_564[3]),
        .O(enable_fu_1431_p2_carry_i_35_n_5));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    enable_fu_1431_p2_carry_i_36
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_564[3]),
        .I1(enable_fu_1431_p2_carry_i_40_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .O(enable_fu_1431_p2_carry_i_36_n_5));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT4 #(
    .INIT(16'hBEEB)) 
    enable_fu_1431_p2_carry_i_37
       (.I0(enable_fu_1431_p2_carry_i_41_n_5),
        .I1(enable_fu_1431_p2_carry_i_42_n_5),
        .I2(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .O(enable_fu_1431_p2_carry_i_37_n_5));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    enable_fu_1431_p2_carry_i_38
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]),
        .I1(enable_fu_1431_p2_carry_i_42_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .O(enable_fu_1431_p2_carry_i_38_n_5));
  LUT6 #(
    .INIT(64'h7DFFFF7DBEFFFFBE)) 
    enable_fu_1431_p2_carry_i_39
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I2(ap_phi_reg_pp0_iter2_downleft_1_reg_564[1]),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I5(ap_phi_reg_pp0_iter2_downleft_1_reg_564[2]),
        .O(enable_fu_1431_p2_carry_i_39_n_5));
  LUT5 #(
    .INIT(32'h22B22B22)) 
    enable_fu_1431_p2_carry_i_4
       (.I0(agdiff_1_fu_1351_p3__6[1]),
        .I1(agdiff_fu_1315_p3__6[1]),
        .I2(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I3(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .O(enable_fu_1431_p2_carry_i_4_n_5));
  LUT6 #(
    .INIT(64'hF7FF55F751550051)) 
    enable_fu_1431_p2_carry_i_40
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_564[2]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I3(ap_phi_reg_pp0_iter2_downleft_1_reg_564[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .O(enable_fu_1431_p2_carry_i_40_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    enable_fu_1431_p2_carry_i_41
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I2(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I4(ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .O(enable_fu_1431_p2_carry_i_41_n_5));
  LUT6 #(
    .INIT(64'hF7FF55F751550051)) 
    enable_fu_1431_p2_carry_i_42
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .O(enable_fu_1431_p2_carry_i_42_n_5));
  LUT6 #(
    .INIT(64'h5955AA59A6AA55A6)) 
    enable_fu_1431_p2_carry_i_43
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_564[2]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I3(ap_phi_reg_pp0_iter2_downleft_1_reg_564[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .O(sub_ln791_fu_1327_p2__52[2]));
  LUT6 #(
    .INIT(64'h6966996969666966)) 
    enable_fu_1431_p2_carry_i_44
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I3(ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I5(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .O(sub_ln790_fu_1291_p2__52[2]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hF7755110)) 
    enable_fu_1431_p2_carry_i_45
       (.I0(ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[5]),
        .I2(enable_fu_1431_p2_carry_i_28_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .O(enable_fu_1431_p2_carry_i_45_n_5));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hF7755110)) 
    enable_fu_1431_p2_carry_i_46
       (.I0(ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]),
        .I2(enable_fu_1431_p2_carry_i_30_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .O(enable_fu_1431_p2_carry_i_46_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    enable_fu_1431_p2_carry_i_5
       (.I0(agdiff_fu_1315_p3__6[7]),
        .I1(agdiff_1_fu_1351_p3__6[7]),
        .I2(agdiff_1_fu_1351_p3__6[6]),
        .I3(agdiff_fu_1315_p3__6[6]),
        .O(enable_fu_1431_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    enable_fu_1431_p2_carry_i_6
       (.I0(agdiff_fu_1315_p3__6[5]),
        .I1(agdiff_1_fu_1351_p3__6[5]),
        .I2(agdiff_1_fu_1351_p3__6[4]),
        .I3(agdiff_fu_1315_p3__6[4]),
        .O(enable_fu_1431_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    enable_fu_1431_p2_carry_i_7
       (.I0(agdiff_fu_1315_p3__6[3]),
        .I1(agdiff_1_fu_1351_p3__6[3]),
        .I2(agdiff_1_fu_1351_p3__6[2]),
        .I3(agdiff_fu_1315_p3__6[2]),
        .O(enable_fu_1431_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h8241)) 
    enable_fu_1431_p2_carry_i_8
       (.I0(agdiff_fu_1315_p3__6[1]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I2(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I3(agdiff_1_fu_1351_p3__6[1]),
        .O(enable_fu_1431_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h13360113C001CCC0)) 
    enable_fu_1431_p2_carry_i_9
       (.I0(enable_fu_1431_p2_carry_i_23_n_5),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[7]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .I3(enable_fu_1431_p2_carry_i_24_n_5),
        .I4(ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]),
        .I5(ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]),
        .O(agdiff_1_fu_1351_p3__6[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 flow_control_loop_pipe_sequential_init_U
       (.D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}),
        .E(p_0_0_09481392_i_fu_270),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_116),
        .address1(lineBuffer_1_address1),
        .and_ln833_fu_904_p2(and_ln833_fu_904_p2),
        .\ap_CS_fsm_reg[1] (E),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(p_0_0_0948_114831494_i_fu_246),
        .ap_loop_exit_ready_pp0_iter2_reg(ap_loop_exit_ready_pp0_iter2_reg),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .\cmp161_i_reg_2178_reg[0] (flow_control_loop_pipe_sequential_init_U_n_5),
        .\cmp161_i_reg_2178_reg[0]_0 ({flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .\cmp161_i_reg_2178_reg[0]_1 ({flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39,flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42}),
        .\cmp161_i_reg_2178_reg[0]_2 ({flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82}),
        .\cmp161_i_reg_2178_reg[0]_3 (\cmp161_i_reg_2178_reg_n_5_[0] ),
        .cmp203_i_reg_550(cmp203_i_reg_550),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0(flow_control_loop_pipe_sequential_init_U_n_112),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1(flow_control_loop_pipe_sequential_init_U_n_114),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2(x_fu_222),
        .icmp_ln633_fu_842_p2(icmp_ln633_fu_842_p2),
        .icmp_ln643_reg_2162(icmp_ln643_reg_2162),
        .\icmp_ln643_reg_2162_reg[0] (\icmp_ln643_reg_2162_reg[0]_0 ),
        .\icmp_ln643_reg_2162_reg[0]_0 (\icmp_ln643_reg_2162_reg[0]_1 ),
        .icmp_ln772_fu_892_p2(icmp_ln772_fu_892_p2),
        .\icmp_ln772_reg_2197_reg[0] (\icmp_ln772_reg_2197[0]_i_2_n_5 ),
        .\icmp_ln772_reg_2197_reg[0]_0 (\icmp_ln772_reg_2197[0]_i_2_0 [0]),
        .lineBuffer_1_q1(lineBuffer_1_q1),
        .\p_0_0_0948_114831494_i_fu_246_reg[7] (\p_0_0_0948_114831494_i_fu_246_reg[7]_0 ),
        .\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_19,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .\p_0_0_0948_21422_i_fu_282_reg[0] (\icmp_ln633_reg_2158_reg_n_5_[0] ),
        .\p_0_0_0948_21422_i_fu_282_reg[0]_0 (\p_0_0_0948_21422_i_fu_282_reg[0]_0 ),
        .\p_0_0_0948_21422_i_fu_282_reg[1] (\p_0_0_0948_21422_i_fu_282_reg[1]_0 ),
        .\p_0_0_0948_21422_i_fu_282_reg[2] (\p_0_0_0948_21422_i_fu_282_reg[2]_0 ),
        .\p_0_0_0948_21422_i_fu_282_reg[3] (\p_0_0_0948_21422_i_fu_282_reg[3]_0 ),
        .\p_0_0_0948_21422_i_fu_282_reg[4] (\p_0_0_0948_21422_i_fu_282_reg[4]_0 ),
        .\p_0_0_0948_21422_i_fu_282_reg[5] (\p_0_0_0948_21422_i_fu_282_reg[5]_0 ),
        .\p_0_0_0948_21422_i_fu_282_reg[6] (\p_0_0_0948_21422_i_fu_282_reg[6]_0 ),
        .\p_0_0_0948_21422_i_fu_282_reg[7] (p_0_2_0_0_09101501_i_fu_258),
        .\p_0_0_0948_21422_i_fu_282_reg[7]_0 (\p_0_0_0948_21422_i_fu_282_reg[7]_0 ),
        .\p_0_0_0948_21422_i_fu_282_reg[7]_1 (\p_0_0_0948_21422_i_fu_282_reg[7]_1 ),
        .\p_0_0_0949_114811492_i_fu_242_reg[7] (\p_0_0_0949_114811492_i_fu_242_reg[7]_0 ),
        .\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74}),
        .\p_0_0_0949_21419_i_fu_278_reg[0] (\p_0_0_0949_21419_i_fu_278_reg[0]_0 ),
        .\p_0_0_0949_21419_i_fu_278_reg[1] (\p_0_0_0949_21419_i_fu_278_reg[1]_0 ),
        .\p_0_0_0949_21419_i_fu_278_reg[2] (\p_0_0_0949_21419_i_fu_278_reg[2]_0 ),
        .\p_0_0_0949_21419_i_fu_278_reg[3] (\p_0_0_0949_21419_i_fu_278_reg[3]_0 ),
        .\p_0_0_0949_21419_i_fu_278_reg[4] (\p_0_0_0949_21419_i_fu_278_reg[4]_0 ),
        .\p_0_0_0949_21419_i_fu_278_reg[5] (\p_0_0_0949_21419_i_fu_278_reg[5]_0 ),
        .\p_0_0_0949_21419_i_fu_278_reg[6] (\p_0_0_0949_21419_i_fu_278_reg[6]_0 ),
        .\p_0_0_0949_21419_i_fu_278_reg[7] (p_0_1_0_0_09091499_i_fu_254),
        .\p_0_0_0949_21419_i_fu_278_reg[7]_0 (\p_0_0_0949_21419_i_fu_278_reg[7]_0 ),
        .\p_0_0_0949_21419_i_fu_278_reg[7]_1 (\p_0_0_0949_21419_i_fu_278_reg[7]_1 ),
        .\p_0_0_0950_114791490_i_fu_238_reg[7] (\p_0_0_0950_114791490_i_fu_238_reg[7]_0 ),
        .\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13,flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17,flow_control_loop_pipe_sequential_init_U_n_18}),
        .\p_0_0_0950_21416_i_fu_274_reg[0] (\p_0_0_0950_21416_i_fu_274_reg[0]_0 ),
        .\p_0_0_0950_21416_i_fu_274_reg[1] (\p_0_0_0950_21416_i_fu_274_reg[1]_0 ),
        .\p_0_0_0950_21416_i_fu_274_reg[2] (\p_0_0_0950_21416_i_fu_274_reg[2]_0 ),
        .\p_0_0_0950_21416_i_fu_274_reg[3] (\p_0_0_0950_21416_i_fu_274_reg[3]_0 ),
        .\p_0_0_0950_21416_i_fu_274_reg[4] (\p_0_0_0950_21416_i_fu_274_reg[4]_0 ),
        .\p_0_0_0950_21416_i_fu_274_reg[5] (\p_0_0_0950_21416_i_fu_274_reg[5]_0 ),
        .\p_0_0_0950_21416_i_fu_274_reg[6] (\p_0_0_0950_21416_i_fu_274_reg[6]_0 ),
        .\p_0_0_0950_21416_i_fu_274_reg[7] (p_0_0_0_0_09081497_i_fu_250),
        .\p_0_0_0950_21416_i_fu_274_reg[7]_0 (\p_0_0_0950_21416_i_fu_274_reg[7]_0 ),
        .\p_0_0_0950_21416_i_fu_274_reg[7]_1 (\p_0_0_0950_21416_i_fu_274_reg[7]_1 ),
        .\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58}),
        .\p_0_0_0_0_09141485_i_fu_226_reg[7] (\p_0_0_0_0_09141485_i_fu_226_reg[7]_0 ),
        .\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64,flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66}),
        .\p_0_1_0_0_09151487_i_fu_230_reg[7] (\p_0_1_0_0_09151487_i_fu_230_reg[7]_0 ),
        .\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] ({flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50}),
        .\p_0_2_0_0_09161489_i_fu_234_reg[7] (\p_0_2_0_0_09161489_i_fu_234_reg[7]_0 ),
        .q1(q1),
        .ram_reg_bram_2({\x_fu_222_reg_n_5_[11] ,\x_fu_222_reg_n_5_[10] ,\x_fu_222_reg_n_5_[9] ,\x_fu_222_reg_n_5_[8] ,\x_fu_222_reg_n_5_[7] ,\x_fu_222_reg_n_5_[6] ,\x_fu_222_reg_n_5_[5] ,\x_fu_222_reg_n_5_[4] ,\x_fu_222_reg_n_5_[3] ,\x_fu_222_reg_n_5_[2] ,\x_fu_222_reg_n_5_[1] ,\x_fu_222_reg_n_5_[0] }),
        .\x_fu_222[11]_i_3_0 (\x_fu_222[11]_i_3 ),
        .\x_fu_222_reg[10] (flow_control_loop_pipe_sequential_init_U_n_117),
        .x_phase_reg_451(x_phase_reg_451));
  FDRE \icmp_ln633_reg_2158_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln633_reg_2158_reg_n_5_[0] ),
        .Q(\icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \icmp_ln633_reg_2158_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ),
        .Q(icmp_ln633_reg_2158_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln633_reg_2158_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln633_fu_842_p2),
        .Q(\icmp_ln633_reg_2158_reg_n_5_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln643_fu_864_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln643_fu_864_p2_carry_CO_UNCONNECTED[7:6],icmp_ln643_fu_864_p2,icmp_ln643_fu_864_p2_carry_n_8,icmp_ln643_fu_864_p2_carry_n_9,icmp_ln643_fu_864_p2_carry_n_10,icmp_ln643_fu_864_p2_carry_n_11,icmp_ln643_fu_864_p2_carry_n_12}),
        .DI({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95}),
        .O(NLW_icmp_ln643_fu_864_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88,flow_control_loop_pipe_sequential_init_U_n_89}));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln643_reg_2162[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln643_reg_2162_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln643_fu_864_p2),
        .Q(icmp_ln643_reg_2162),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \icmp_ln772_reg_2197[0]_i_2 
       (.I0(\icmp_ln772_reg_2197[0]_i_3_n_5 ),
        .I1(\icmp_ln772_reg_2197[0]_i_2_0 [2]),
        .I2(\icmp_ln772_reg_2197[0]_i_2_0 [1]),
        .I3(\icmp_ln772_reg_2197[0]_i_2_0 [4]),
        .I4(\icmp_ln772_reg_2197[0]_i_2_0 [3]),
        .I5(\icmp_ln772_reg_2197[0]_i_4_n_5 ),
        .O(\icmp_ln772_reg_2197[0]_i_2_n_5 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_ln772_reg_2197[0]_i_3 
       (.I0(\icmp_ln772_reg_2197[0]_i_2_0 [8]),
        .I1(\icmp_ln772_reg_2197[0]_i_2_0 [7]),
        .I2(\icmp_ln772_reg_2197[0]_i_2_0 [6]),
        .I3(\icmp_ln772_reg_2197[0]_i_2_0 [5]),
        .O(\icmp_ln772_reg_2197[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln772_reg_2197[0]_i_4 
       (.I0(\icmp_ln772_reg_2197[0]_i_2_0 [9]),
        .I1(\icmp_ln772_reg_2197[0]_i_2_0 [10]),
        .I2(\icmp_ln772_reg_2197[0]_i_2_0 [11]),
        .I3(\icmp_ln772_reg_2197[0]_i_2_0 [12]),
        .I4(\icmp_ln772_reg_2197[0]_i_2_0 [14]),
        .I5(\icmp_ln772_reg_2197[0]_i_2_0 [13]),
        .O(\icmp_ln772_reg_2197[0]_i_4_n_5 ));
  FDRE \icmp_ln772_reg_2197_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln772_reg_2197),
        .Q(icmp_ln772_reg_2197_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln772_reg_2197_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln772_reg_2197_pp0_iter1_reg),
        .Q(icmp_ln772_reg_2197_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln772_reg_2197_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln772_fu_892_p2),
        .Q(icmp_ln772_reg_2197),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln796_fu_1441_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln796_fu_1441_p2_carry_CO_UNCONNECTED[7:4],icmp_ln796_fu_1441_p2_carry_n_9,icmp_ln796_fu_1441_p2_carry_n_10,icmp_ln796_fu_1441_p2_carry_n_11,icmp_ln796_fu_1441_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln796_fu_1441_p2_carry_i_1_n_5,icmp_ln796_fu_1441_p2_carry_i_2_n_5,icmp_ln796_fu_1441_p2_carry_i_3_n_5,icmp_ln796_fu_1441_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln796_fu_1441_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,icmp_ln796_fu_1441_p2_carry_i_5_n_5,icmp_ln796_fu_1441_p2_carry_i_6_n_5,icmp_ln796_fu_1441_p2_carry_i_7_n_5,icmp_ln796_fu_1441_p2_carry_i_8_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln796_fu_1441_p2_carry_i_1
       (.I0(agdiff_2_fu_1387_p3__6[7]),
        .I1(agdiff_fu_1315_p3__6[7]),
        .I2(agdiff_2_fu_1387_p3__6[6]),
        .I3(agdiff_fu_1315_p3__6[6]),
        .O(icmp_ln796_fu_1441_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    icmp_ln796_fu_1441_p2_carry_i_10
       (.I0(icmp_ln796_fu_1441_p2_carry_i_18_n_5),
        .I1(p_0_1_0_0_09151487_i_fu_230[5]),
        .I2(icmp_ln796_fu_1441_p2_carry_i_19_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I4(p_0_1_0_0_09151487_i_fu_230[6]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .O(agdiff_2_fu_1387_p3__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h2DD2D22D)) 
    icmp_ln796_fu_1441_p2_carry_i_11
       (.I0(sub_ln792_fu_1363_p2__52[8]),
        .I1(icmp_ln796_fu_1441_p2_carry_i_21_n_5),
        .I2(icmp_ln796_fu_1441_p2_carry_i_19_n_5),
        .I3(p_0_1_0_0_09151487_i_fu_230[5]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .O(agdiff_2_fu_1387_p3__6[5]));
  LUT5 #(
    .INIT(32'h87787887)) 
    icmp_ln796_fu_1441_p2_carry_i_12
       (.I0(sub_ln792_fu_1363_p2__52[8]),
        .I1(icmp_ln796_fu_1441_p2_carry_i_22_n_5),
        .I2(icmp_ln796_fu_1441_p2_carry_i_23_n_5),
        .I3(p_0_1_0_0_09151487_i_fu_230[4]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .O(agdiff_2_fu_1387_p3__6[4]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT5 #(
    .INIT(32'h87787887)) 
    icmp_ln796_fu_1441_p2_carry_i_13
       (.I0(sub_ln792_fu_1363_p2__52[8]),
        .I1(icmp_ln796_fu_1441_p2_carry_i_24_n_5),
        .I2(icmp_ln796_fu_1441_p2_carry_i_25_n_5),
        .I3(p_0_1_0_0_09151487_i_fu_230[3]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .O(agdiff_2_fu_1387_p3__6[3]));
  LUT6 #(
    .INIT(64'hD75555D728AAAA28)) 
    icmp_ln796_fu_1441_p2_carry_i_14
       (.I0(sub_ln792_fu_1363_p2__52[8]),
        .I1(p_0_1_0_0_09151487_i_fu_230[1]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I3(p_0_1_0_0_09151487_i_fu_230[0]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I5(sub_ln792_fu_1363_p2__52[2]),
        .O(agdiff_2_fu_1387_p3__6[2]));
  LUT5 #(
    .INIT(32'h18E7E718)) 
    icmp_ln796_fu_1441_p2_carry_i_15
       (.I0(sub_ln792_fu_1363_p2__52[8]),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I2(p_0_1_0_0_09151487_i_fu_230[0]),
        .I3(p_0_1_0_0_09151487_i_fu_230[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .O(agdiff_2_fu_1387_p3__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT4 #(
    .INIT(16'h69FF)) 
    icmp_ln796_fu_1441_p2_carry_i_16
       (.I0(icmp_ln796_fu_1441_p2_carry_i_19_n_5),
        .I1(p_0_1_0_0_09151487_i_fu_230[5]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I3(icmp_ln796_fu_1441_p2_carry_i_21_n_5),
        .O(icmp_ln796_fu_1441_p2_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    icmp_ln796_fu_1441_p2_carry_i_17
       (.I0(p_0_1_0_0_09151487_i_fu_230[5]),
        .I1(icmp_ln796_fu_1441_p2_carry_i_19_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .O(icmp_ln796_fu_1441_p2_carry_i_17_n_5));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln796_fu_1441_p2_carry_i_18
       (.I0(icmp_ln796_fu_1441_p2_carry_i_16_n_5),
        .I1(sub_ln792_fu_1363_p2__52[8]),
        .O(icmp_ln796_fu_1441_p2_carry_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT5 #(
    .INIT(32'hF7755110)) 
    icmp_ln796_fu_1441_p2_carry_i_19
       (.I0(p_0_1_0_0_09151487_i_fu_230[4]),
        .I1(p_0_1_0_0_09151487_i_fu_230[3]),
        .I2(icmp_ln796_fu_1441_p2_carry_i_25_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .O(icmp_ln796_fu_1441_p2_carry_i_19_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln796_fu_1441_p2_carry_i_2
       (.I0(agdiff_2_fu_1387_p3__6[5]),
        .I1(agdiff_fu_1315_p3__6[5]),
        .I2(agdiff_2_fu_1387_p3__6[4]),
        .I3(agdiff_fu_1315_p3__6[4]),
        .O(icmp_ln796_fu_1441_p2_carry_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    icmp_ln796_fu_1441_p2_carry_i_20
       (.I0(p_0_1_0_0_09151487_i_fu_230[7]),
        .I1(icmp_ln796_fu_1441_p2_carry_i_27_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[7]),
        .O(sub_ln792_fu_1363_p2__52[8]));
  LUT6 #(
    .INIT(64'h4110000400044110)) 
    icmp_ln796_fu_1441_p2_carry_i_21
       (.I0(icmp_ln796_fu_1441_p2_carry_i_24_n_5),
        .I1(p_0_1_0_0_09151487_i_fu_230[3]),
        .I2(icmp_ln796_fu_1441_p2_carry_i_25_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .I4(p_0_1_0_0_09151487_i_fu_230[4]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .O(icmp_ln796_fu_1441_p2_carry_i_21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT4 #(
    .INIT(16'hBEEB)) 
    icmp_ln796_fu_1441_p2_carry_i_22
       (.I0(icmp_ln796_fu_1441_p2_carry_i_24_n_5),
        .I1(icmp_ln796_fu_1441_p2_carry_i_25_n_5),
        .I2(p_0_1_0_0_09151487_i_fu_230[3]),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .O(icmp_ln796_fu_1441_p2_carry_i_22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    icmp_ln796_fu_1441_p2_carry_i_23
       (.I0(p_0_1_0_0_09151487_i_fu_230[3]),
        .I1(icmp_ln796_fu_1441_p2_carry_i_25_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .O(icmp_ln796_fu_1441_p2_carry_i_23_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    icmp_ln796_fu_1441_p2_carry_i_24
       (.I0(p_0_1_0_0_09151487_i_fu_230[0]),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I2(p_0_1_0_0_09151487_i_fu_230[1]),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I4(p_0_1_0_0_09151487_i_fu_230[2]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .O(icmp_ln796_fu_1441_p2_carry_i_24_n_5));
  LUT6 #(
    .INIT(64'hF7FF55F751550051)) 
    icmp_ln796_fu_1441_p2_carry_i_25
       (.I0(p_0_1_0_0_09151487_i_fu_230[2]),
        .I1(p_0_1_0_0_09151487_i_fu_230[0]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I3(p_0_1_0_0_09151487_i_fu_230[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .O(icmp_ln796_fu_1441_p2_carry_i_25_n_5));
  LUT6 #(
    .INIT(64'h6966996969666966)) 
    icmp_ln796_fu_1441_p2_carry_i_26
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .I1(p_0_1_0_0_09151487_i_fu_230[2]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I3(p_0_1_0_0_09151487_i_fu_230[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I5(p_0_1_0_0_09151487_i_fu_230[0]),
        .O(sub_ln792_fu_1363_p2__52[2]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hF7755110)) 
    icmp_ln796_fu_1441_p2_carry_i_27
       (.I0(p_0_1_0_0_09151487_i_fu_230[6]),
        .I1(p_0_1_0_0_09151487_i_fu_230[5]),
        .I2(icmp_ln796_fu_1441_p2_carry_i_19_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .O(icmp_ln796_fu_1441_p2_carry_i_27_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln796_fu_1441_p2_carry_i_3
       (.I0(agdiff_2_fu_1387_p3__6[3]),
        .I1(agdiff_fu_1315_p3__6[3]),
        .I2(agdiff_2_fu_1387_p3__6[2]),
        .I3(agdiff_fu_1315_p3__6[2]),
        .O(icmp_ln796_fu_1441_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'h22B22B22)) 
    icmp_ln796_fu_1441_p2_carry_i_4
       (.I0(agdiff_2_fu_1387_p3__6[1]),
        .I1(agdiff_fu_1315_p3__6[1]),
        .I2(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I3(p_0_1_0_0_09151487_i_fu_230[0]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .O(icmp_ln796_fu_1441_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln796_fu_1441_p2_carry_i_5
       (.I0(agdiff_2_fu_1387_p3__6[7]),
        .I1(agdiff_fu_1315_p3__6[7]),
        .I2(agdiff_2_fu_1387_p3__6[6]),
        .I3(agdiff_fu_1315_p3__6[6]),
        .O(icmp_ln796_fu_1441_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln796_fu_1441_p2_carry_i_6
       (.I0(agdiff_2_fu_1387_p3__6[5]),
        .I1(agdiff_fu_1315_p3__6[5]),
        .I2(agdiff_2_fu_1387_p3__6[4]),
        .I3(agdiff_fu_1315_p3__6[4]),
        .O(icmp_ln796_fu_1441_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln796_fu_1441_p2_carry_i_7
       (.I0(agdiff_2_fu_1387_p3__6[3]),
        .I1(agdiff_fu_1315_p3__6[3]),
        .I2(agdiff_2_fu_1387_p3__6[2]),
        .I3(agdiff_fu_1315_p3__6[2]),
        .O(icmp_ln796_fu_1441_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln796_fu_1441_p2_carry_i_8
       (.I0(agdiff_2_fu_1387_p3__6[1]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I2(p_0_1_0_0_09151487_i_fu_230[0]),
        .I3(agdiff_fu_1315_p3__6[1]),
        .O(icmp_ln796_fu_1441_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h0004F3304DDB0004)) 
    icmp_ln796_fu_1441_p2_carry_i_9
       (.I0(icmp_ln796_fu_1441_p2_carry_i_16_n_5),
        .I1(p_0_1_0_0_09151487_i_fu_230[6]),
        .I2(icmp_ln796_fu_1441_p2_carry_i_17_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .I4(p_0_1_0_0_09151487_i_fu_230[7]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[7]),
        .O(agdiff_2_fu_1387_p3__6[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln797_fu_1467_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln797_fu_1467_p2_carry_CO_UNCONNECTED[7:4],p_1_in,icmp_ln797_fu_1467_p2_carry_n_10,icmp_ln797_fu_1467_p2_carry_n_11,icmp_ln797_fu_1467_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln797_fu_1467_p2_carry_i_1_n_5,icmp_ln797_fu_1467_p2_carry_i_2_n_5,icmp_ln797_fu_1467_p2_carry_i_3_n_5,icmp_ln797_fu_1467_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln797_fu_1467_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,icmp_ln797_fu_1467_p2_carry_i_5_n_5,icmp_ln797_fu_1467_p2_carry_i_6_n_5,icmp_ln797_fu_1467_p2_carry_i_7_n_5,icmp_ln797_fu_1467_p2_carry_i_8_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln797_fu_1467_p2_carry_i_1
       (.I0(agdiff_3_fu_1423_p3__6[7]),
        .I1(agdiff_fu_1315_p3__6[7]),
        .I2(agdiff_3_fu_1423_p3__6[6]),
        .I3(agdiff_fu_1315_p3__6[6]),
        .O(icmp_ln797_fu_1467_p2_carry_i_1_n_5));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    icmp_ln797_fu_1467_p2_carry_i_10
       (.I0(icmp_ln797_fu_1467_p2_carry_i_18_n_5),
        .I1(p_0_1_0_0_09091499_i_fu_254[5]),
        .I2(icmp_ln797_fu_1467_p2_carry_i_19_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I4(p_0_1_0_0_09091499_i_fu_254[6]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .O(agdiff_3_fu_1423_p3__6[6]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT5 #(
    .INIT(32'h2DD2D22D)) 
    icmp_ln797_fu_1467_p2_carry_i_11
       (.I0(sub_ln793_fu_1399_p2__52[8]),
        .I1(icmp_ln797_fu_1467_p2_carry_i_21_n_5),
        .I2(icmp_ln797_fu_1467_p2_carry_i_19_n_5),
        .I3(p_0_1_0_0_09091499_i_fu_254[5]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .O(agdiff_3_fu_1423_p3__6[5]));
  LUT5 #(
    .INIT(32'h87787887)) 
    icmp_ln797_fu_1467_p2_carry_i_12
       (.I0(sub_ln793_fu_1399_p2__52[8]),
        .I1(icmp_ln797_fu_1467_p2_carry_i_22_n_5),
        .I2(icmp_ln797_fu_1467_p2_carry_i_23_n_5),
        .I3(p_0_1_0_0_09091499_i_fu_254[4]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .O(agdiff_3_fu_1423_p3__6[4]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT5 #(
    .INIT(32'h87787887)) 
    icmp_ln797_fu_1467_p2_carry_i_13
       (.I0(sub_ln793_fu_1399_p2__52[8]),
        .I1(icmp_ln797_fu_1467_p2_carry_i_24_n_5),
        .I2(icmp_ln797_fu_1467_p2_carry_i_25_n_5),
        .I3(p_0_1_0_0_09091499_i_fu_254[3]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .O(agdiff_3_fu_1423_p3__6[3]));
  LUT6 #(
    .INIT(64'hD75555D728AAAA28)) 
    icmp_ln797_fu_1467_p2_carry_i_14
       (.I0(sub_ln793_fu_1399_p2__52[8]),
        .I1(p_0_1_0_0_09091499_i_fu_254[1]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I3(p_0_1_0_0_09091499_i_fu_254[0]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I5(sub_ln793_fu_1399_p2__52[2]),
        .O(agdiff_3_fu_1423_p3__6[2]));
  LUT5 #(
    .INIT(32'h18E7E718)) 
    icmp_ln797_fu_1467_p2_carry_i_15
       (.I0(sub_ln793_fu_1399_p2__52[8]),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I2(p_0_1_0_0_09091499_i_fu_254[0]),
        .I3(p_0_1_0_0_09091499_i_fu_254[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .O(agdiff_3_fu_1423_p3__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT4 #(
    .INIT(16'h69FF)) 
    icmp_ln797_fu_1467_p2_carry_i_16
       (.I0(icmp_ln797_fu_1467_p2_carry_i_19_n_5),
        .I1(p_0_1_0_0_09091499_i_fu_254[5]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I3(icmp_ln797_fu_1467_p2_carry_i_21_n_5),
        .O(icmp_ln797_fu_1467_p2_carry_i_16_n_5));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    icmp_ln797_fu_1467_p2_carry_i_17
       (.I0(p_0_1_0_0_09091499_i_fu_254[5]),
        .I1(icmp_ln797_fu_1467_p2_carry_i_19_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .O(icmp_ln797_fu_1467_p2_carry_i_17_n_5));
  LUT2 #(
    .INIT(4'h7)) 
    icmp_ln797_fu_1467_p2_carry_i_18
       (.I0(icmp_ln797_fu_1467_p2_carry_i_16_n_5),
        .I1(sub_ln793_fu_1399_p2__52[8]),
        .O(icmp_ln797_fu_1467_p2_carry_i_18_n_5));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT5 #(
    .INIT(32'hF7755110)) 
    icmp_ln797_fu_1467_p2_carry_i_19
       (.I0(p_0_1_0_0_09091499_i_fu_254[4]),
        .I1(p_0_1_0_0_09091499_i_fu_254[3]),
        .I2(icmp_ln797_fu_1467_p2_carry_i_25_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .O(icmp_ln797_fu_1467_p2_carry_i_19_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln797_fu_1467_p2_carry_i_2
       (.I0(agdiff_3_fu_1423_p3__6[5]),
        .I1(agdiff_fu_1315_p3__6[5]),
        .I2(agdiff_3_fu_1423_p3__6[4]),
        .I3(agdiff_fu_1315_p3__6[4]),
        .O(icmp_ln797_fu_1467_p2_carry_i_2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h2B)) 
    icmp_ln797_fu_1467_p2_carry_i_20
       (.I0(p_0_1_0_0_09091499_i_fu_254[7]),
        .I1(icmp_ln797_fu_1467_p2_carry_i_27_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[7]),
        .O(sub_ln793_fu_1399_p2__52[8]));
  LUT6 #(
    .INIT(64'h4110000400044110)) 
    icmp_ln797_fu_1467_p2_carry_i_21
       (.I0(icmp_ln797_fu_1467_p2_carry_i_24_n_5),
        .I1(p_0_1_0_0_09091499_i_fu_254[3]),
        .I2(icmp_ln797_fu_1467_p2_carry_i_25_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .I4(p_0_1_0_0_09091499_i_fu_254[4]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .O(icmp_ln797_fu_1467_p2_carry_i_21_n_5));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT4 #(
    .INIT(16'hBEEB)) 
    icmp_ln797_fu_1467_p2_carry_i_22
       (.I0(icmp_ln797_fu_1467_p2_carry_i_24_n_5),
        .I1(icmp_ln797_fu_1467_p2_carry_i_25_n_5),
        .I2(p_0_1_0_0_09091499_i_fu_254[3]),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .O(icmp_ln797_fu_1467_p2_carry_i_22_n_5));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    icmp_ln797_fu_1467_p2_carry_i_23
       (.I0(p_0_1_0_0_09091499_i_fu_254[3]),
        .I1(icmp_ln797_fu_1467_p2_carry_i_25_n_5),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .O(icmp_ln797_fu_1467_p2_carry_i_23_n_5));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    icmp_ln797_fu_1467_p2_carry_i_24
       (.I0(p_0_1_0_0_09091499_i_fu_254[0]),
        .I1(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I2(p_0_1_0_0_09091499_i_fu_254[1]),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I4(p_0_1_0_0_09091499_i_fu_254[2]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .O(icmp_ln797_fu_1467_p2_carry_i_24_n_5));
  LUT6 #(
    .INIT(64'hF7FF55F751550051)) 
    icmp_ln797_fu_1467_p2_carry_i_25
       (.I0(p_0_1_0_0_09091499_i_fu_254[2]),
        .I1(p_0_1_0_0_09091499_i_fu_254[0]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I3(p_0_1_0_0_09091499_i_fu_254[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .O(icmp_ln797_fu_1467_p2_carry_i_25_n_5));
  LUT6 #(
    .INIT(64'h6966996969666966)) 
    icmp_ln797_fu_1467_p2_carry_i_26
       (.I0(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .I1(p_0_1_0_0_09091499_i_fu_254[2]),
        .I2(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .I3(p_0_1_0_0_09091499_i_fu_254[1]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .I5(p_0_1_0_0_09091499_i_fu_254[0]),
        .O(sub_ln793_fu_1399_p2__52[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'hF7755110)) 
    icmp_ln797_fu_1467_p2_carry_i_27
       (.I0(p_0_1_0_0_09091499_i_fu_254[6]),
        .I1(p_0_1_0_0_09091499_i_fu_254[5]),
        .I2(icmp_ln797_fu_1467_p2_carry_i_19_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .O(icmp_ln797_fu_1467_p2_carry_i_27_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln797_fu_1467_p2_carry_i_3
       (.I0(agdiff_3_fu_1423_p3__6[3]),
        .I1(agdiff_fu_1315_p3__6[3]),
        .I2(agdiff_3_fu_1423_p3__6[2]),
        .I3(agdiff_fu_1315_p3__6[2]),
        .O(icmp_ln797_fu_1467_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'h22B22B22)) 
    icmp_ln797_fu_1467_p2_carry_i_4
       (.I0(agdiff_3_fu_1423_p3__6[1]),
        .I1(agdiff_fu_1315_p3__6[1]),
        .I2(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I3(p_0_1_0_0_09091499_i_fu_254[0]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .O(icmp_ln797_fu_1467_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln797_fu_1467_p2_carry_i_5
       (.I0(agdiff_3_fu_1423_p3__6[7]),
        .I1(agdiff_fu_1315_p3__6[7]),
        .I2(agdiff_3_fu_1423_p3__6[6]),
        .I3(agdiff_fu_1315_p3__6[6]),
        .O(icmp_ln797_fu_1467_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln797_fu_1467_p2_carry_i_6
       (.I0(agdiff_3_fu_1423_p3__6[5]),
        .I1(agdiff_fu_1315_p3__6[5]),
        .I2(agdiff_3_fu_1423_p3__6[4]),
        .I3(agdiff_fu_1315_p3__6[4]),
        .O(icmp_ln797_fu_1467_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln797_fu_1467_p2_carry_i_7
       (.I0(agdiff_3_fu_1423_p3__6[3]),
        .I1(agdiff_fu_1315_p3__6[3]),
        .I2(agdiff_3_fu_1423_p3__6[2]),
        .I3(agdiff_fu_1315_p3__6[2]),
        .O(icmp_ln797_fu_1467_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln797_fu_1467_p2_carry_i_8
       (.I0(agdiff_3_fu_1423_p3__6[1]),
        .I1(ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]),
        .I2(p_0_1_0_0_09091499_i_fu_254[0]),
        .I3(agdiff_fu_1315_p3__6[1]),
        .O(icmp_ln797_fu_1467_p2_carry_i_8_n_5));
  LUT6 #(
    .INIT(64'h0004F3304DDB0004)) 
    icmp_ln797_fu_1467_p2_carry_i_9
       (.I0(icmp_ln797_fu_1467_p2_carry_i_16_n_5),
        .I1(p_0_1_0_0_09091499_i_fu_254[6]),
        .I2(icmp_ln797_fu_1467_p2_carry_i_17_n_5),
        .I3(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .I4(p_0_1_0_0_09091499_i_fu_254[7]),
        .I5(ap_phi_reg_pp0_iter2_pix_3_reg_591[7]),
        .O(agdiff_3_fu_1423_p3__6[7]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln798_fu_1493_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln798_fu_1493_p2_carry_CO_UNCONNECTED[7:4],p_2_in,icmp_ln798_fu_1493_p2_carry_n_10,icmp_ln798_fu_1493_p2_carry_n_11,icmp_ln798_fu_1493_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln798_fu_1493_p2_carry_i_1_n_5,icmp_ln798_fu_1493_p2_carry_i_2_n_5,icmp_ln798_fu_1493_p2_carry_i_3_n_5,icmp_ln798_fu_1493_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln798_fu_1493_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,icmp_ln798_fu_1493_p2_carry_i_5_n_5,icmp_ln798_fu_1493_p2_carry_i_6_n_5,icmp_ln798_fu_1493_p2_carry_i_7_n_5,icmp_ln798_fu_1493_p2_carry_i_8_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln798_fu_1493_p2_carry_i_1
       (.I0(agdiff_2_fu_1387_p3__6[7]),
        .I1(agdiff_1_fu_1351_p3__6[7]),
        .I2(agdiff_2_fu_1387_p3__6[6]),
        .I3(agdiff_1_fu_1351_p3__6[6]),
        .O(icmp_ln798_fu_1493_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln798_fu_1493_p2_carry_i_2
       (.I0(agdiff_2_fu_1387_p3__6[5]),
        .I1(agdiff_1_fu_1351_p3__6[5]),
        .I2(agdiff_2_fu_1387_p3__6[4]),
        .I3(agdiff_1_fu_1351_p3__6[4]),
        .O(icmp_ln798_fu_1493_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln798_fu_1493_p2_carry_i_3
       (.I0(agdiff_2_fu_1387_p3__6[3]),
        .I1(agdiff_1_fu_1351_p3__6[3]),
        .I2(agdiff_2_fu_1387_p3__6[2]),
        .I3(agdiff_1_fu_1351_p3__6[2]),
        .O(icmp_ln798_fu_1493_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'h22B22B22)) 
    icmp_ln798_fu_1493_p2_carry_i_4
       (.I0(agdiff_2_fu_1387_p3__6[1]),
        .I1(agdiff_1_fu_1351_p3__6[1]),
        .I2(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I3(p_0_1_0_0_09151487_i_fu_230[0]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .O(icmp_ln798_fu_1493_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln798_fu_1493_p2_carry_i_5
       (.I0(agdiff_2_fu_1387_p3__6[7]),
        .I1(agdiff_1_fu_1351_p3__6[7]),
        .I2(agdiff_2_fu_1387_p3__6[6]),
        .I3(agdiff_1_fu_1351_p3__6[6]),
        .O(icmp_ln798_fu_1493_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln798_fu_1493_p2_carry_i_6
       (.I0(agdiff_2_fu_1387_p3__6[5]),
        .I1(agdiff_1_fu_1351_p3__6[5]),
        .I2(agdiff_2_fu_1387_p3__6[4]),
        .I3(agdiff_1_fu_1351_p3__6[4]),
        .O(icmp_ln798_fu_1493_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln798_fu_1493_p2_carry_i_7
       (.I0(agdiff_2_fu_1387_p3__6[3]),
        .I1(agdiff_1_fu_1351_p3__6[3]),
        .I2(agdiff_2_fu_1387_p3__6[2]),
        .I3(agdiff_1_fu_1351_p3__6[2]),
        .O(icmp_ln798_fu_1493_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln798_fu_1493_p2_carry_i_8
       (.I0(agdiff_2_fu_1387_p3__6[1]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I2(p_0_1_0_0_09151487_i_fu_230[0]),
        .I3(agdiff_1_fu_1351_p3__6[1]),
        .O(icmp_ln798_fu_1493_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln799_fu_1519_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln799_fu_1519_p2_carry_CO_UNCONNECTED[7:4],p_3_in,icmp_ln799_fu_1519_p2_carry_n_10,icmp_ln799_fu_1519_p2_carry_n_11,icmp_ln799_fu_1519_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln799_fu_1519_p2_carry_i_1_n_5,icmp_ln799_fu_1519_p2_carry_i_2_n_5,icmp_ln799_fu_1519_p2_carry_i_3_n_5,icmp_ln799_fu_1519_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln799_fu_1519_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,icmp_ln799_fu_1519_p2_carry_i_5_n_5,icmp_ln799_fu_1519_p2_carry_i_6_n_5,icmp_ln799_fu_1519_p2_carry_i_7_n_5,icmp_ln799_fu_1519_p2_carry_i_8_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln799_fu_1519_p2_carry_i_1
       (.I0(agdiff_3_fu_1423_p3__6[7]),
        .I1(agdiff_1_fu_1351_p3__6[7]),
        .I2(agdiff_3_fu_1423_p3__6[6]),
        .I3(agdiff_1_fu_1351_p3__6[6]),
        .O(icmp_ln799_fu_1519_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln799_fu_1519_p2_carry_i_2
       (.I0(agdiff_3_fu_1423_p3__6[5]),
        .I1(agdiff_1_fu_1351_p3__6[5]),
        .I2(agdiff_3_fu_1423_p3__6[4]),
        .I3(agdiff_1_fu_1351_p3__6[4]),
        .O(icmp_ln799_fu_1519_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln799_fu_1519_p2_carry_i_3
       (.I0(agdiff_3_fu_1423_p3__6[3]),
        .I1(agdiff_1_fu_1351_p3__6[3]),
        .I2(agdiff_3_fu_1423_p3__6[2]),
        .I3(agdiff_1_fu_1351_p3__6[2]),
        .O(icmp_ln799_fu_1519_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'h22B22B22)) 
    icmp_ln799_fu_1519_p2_carry_i_4
       (.I0(agdiff_3_fu_1423_p3__6[1]),
        .I1(agdiff_1_fu_1351_p3__6[1]),
        .I2(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I3(p_0_1_0_0_09091499_i_fu_254[0]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .O(icmp_ln799_fu_1519_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln799_fu_1519_p2_carry_i_5
       (.I0(agdiff_3_fu_1423_p3__6[7]),
        .I1(agdiff_1_fu_1351_p3__6[7]),
        .I2(agdiff_3_fu_1423_p3__6[6]),
        .I3(agdiff_1_fu_1351_p3__6[6]),
        .O(icmp_ln799_fu_1519_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln799_fu_1519_p2_carry_i_6
       (.I0(agdiff_3_fu_1423_p3__6[5]),
        .I1(agdiff_1_fu_1351_p3__6[5]),
        .I2(agdiff_3_fu_1423_p3__6[4]),
        .I3(agdiff_1_fu_1351_p3__6[4]),
        .O(icmp_ln799_fu_1519_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln799_fu_1519_p2_carry_i_7
       (.I0(agdiff_3_fu_1423_p3__6[3]),
        .I1(agdiff_1_fu_1351_p3__6[3]),
        .I2(agdiff_3_fu_1423_p3__6[2]),
        .I3(agdiff_1_fu_1351_p3__6[2]),
        .O(icmp_ln799_fu_1519_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln799_fu_1519_p2_carry_i_8
       (.I0(agdiff_3_fu_1423_p3__6[1]),
        .I1(ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]),
        .I2(p_0_1_0_0_09091499_i_fu_254[0]),
        .I3(agdiff_1_fu_1351_p3__6[1]),
        .O(icmp_ln799_fu_1519_p2_carry_i_8_n_5));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 icmp_ln800_fu_1545_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln800_fu_1545_p2_carry_CO_UNCONNECTED[7:4],p_4_in,icmp_ln800_fu_1545_p2_carry_n_10,icmp_ln800_fu_1545_p2_carry_n_11,icmp_ln800_fu_1545_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,icmp_ln800_fu_1545_p2_carry_i_1_n_5,icmp_ln800_fu_1545_p2_carry_i_2_n_5,icmp_ln800_fu_1545_p2_carry_i_3_n_5,icmp_ln800_fu_1545_p2_carry_i_4_n_5}),
        .O(NLW_icmp_ln800_fu_1545_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,icmp_ln800_fu_1545_p2_carry_i_5_n_5,icmp_ln800_fu_1545_p2_carry_i_6_n_5,icmp_ln800_fu_1545_p2_carry_i_7_n_5,icmp_ln800_fu_1545_p2_carry_i_8_n_5}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln800_fu_1545_p2_carry_i_1
       (.I0(agdiff_3_fu_1423_p3__6[7]),
        .I1(agdiff_2_fu_1387_p3__6[7]),
        .I2(agdiff_3_fu_1423_p3__6[6]),
        .I3(agdiff_2_fu_1387_p3__6[6]),
        .O(icmp_ln800_fu_1545_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln800_fu_1545_p2_carry_i_2
       (.I0(agdiff_3_fu_1423_p3__6[5]),
        .I1(agdiff_2_fu_1387_p3__6[5]),
        .I2(agdiff_3_fu_1423_p3__6[4]),
        .I3(agdiff_2_fu_1387_p3__6[4]),
        .O(icmp_ln800_fu_1545_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln800_fu_1545_p2_carry_i_3
       (.I0(agdiff_3_fu_1423_p3__6[3]),
        .I1(agdiff_2_fu_1387_p3__6[3]),
        .I2(agdiff_3_fu_1423_p3__6[2]),
        .I3(agdiff_2_fu_1387_p3__6[2]),
        .O(icmp_ln800_fu_1545_p2_carry_i_3_n_5));
  LUT5 #(
    .INIT(32'h22B22B22)) 
    icmp_ln800_fu_1545_p2_carry_i_4
       (.I0(agdiff_3_fu_1423_p3__6[1]),
        .I1(agdiff_2_fu_1387_p3__6[1]),
        .I2(p_0_1_0_0_09151487_i_fu_230[0]),
        .I3(p_0_1_0_0_09091499_i_fu_254[0]),
        .I4(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .O(icmp_ln800_fu_1545_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln800_fu_1545_p2_carry_i_5
       (.I0(agdiff_3_fu_1423_p3__6[7]),
        .I1(agdiff_2_fu_1387_p3__6[7]),
        .I2(agdiff_3_fu_1423_p3__6[6]),
        .I3(agdiff_2_fu_1387_p3__6[6]),
        .O(icmp_ln800_fu_1545_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln800_fu_1545_p2_carry_i_6
       (.I0(agdiff_3_fu_1423_p3__6[5]),
        .I1(agdiff_2_fu_1387_p3__6[5]),
        .I2(agdiff_3_fu_1423_p3__6[4]),
        .I3(agdiff_2_fu_1387_p3__6[4]),
        .O(icmp_ln800_fu_1545_p2_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln800_fu_1545_p2_carry_i_7
       (.I0(agdiff_3_fu_1423_p3__6[3]),
        .I1(agdiff_2_fu_1387_p3__6[3]),
        .I2(agdiff_3_fu_1423_p3__6[2]),
        .I3(agdiff_2_fu_1387_p3__6[2]),
        .O(icmp_ln800_fu_1545_p2_carry_i_7_n_5));
  LUT4 #(
    .INIT(16'h8241)) 
    icmp_ln800_fu_1545_p2_carry_i_8
       (.I0(agdiff_3_fu_1423_p3__6[1]),
        .I1(p_0_1_0_0_09151487_i_fu_230[0]),
        .I2(p_0_1_0_0_09091499_i_fu_254[0]),
        .I3(agdiff_2_fu_1387_p3__6[1]),
        .O(icmp_ln800_fu_1545_p2_carry_i_8_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W lineBuffer_1_U
       (.D({lineBuffer_1_U_n_32,lineBuffer_1_U_n_33,lineBuffer_1_U_n_34,lineBuffer_1_U_n_35,lineBuffer_1_U_n_36,lineBuffer_1_U_n_37,lineBuffer_1_U_n_38,lineBuffer_1_U_n_39}),
        .LineBufVal_2_fu_1176_p4(LineBufVal_2_fu_1176_p4),
        .Q(lineBuffer_addr_reg_2166),
        .WEA(lineBuffer_1_U_n_5),
        .address1(lineBuffer_1_address1),
        .and_ln833_reg_2201_pp0_iter2_reg(and_ln833_reg_2201_pp0_iter2_reg),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_init(ap_loop_init),
        .\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] (p_0_0_09491389_i_fu_266),
        .\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] (\cmp161_i_reg_2178_reg_n_5_[0] ),
        .\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] ({\p_0_0_09481392_i_fu_270_reg_n_5_[7] ,\p_0_0_09481392_i_fu_270_reg_n_5_[6] ,\p_0_0_09481392_i_fu_270_reg_n_5_[5] ,\p_0_0_09481392_i_fu_270_reg_n_5_[4] ,\p_0_0_09481392_i_fu_270_reg_n_5_[3] ,\p_0_0_09481392_i_fu_270_reg_n_5_[2] ,\p_0_0_09481392_i_fu_270_reg_n_5_[1] ,\p_0_0_09481392_i_fu_270_reg_n_5_[0] }),
        .\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] (p_0_0_09501386_i_fu_262),
        .ce1(lineBuffer_1_ce1_local),
        .\cmp161_i_reg_2178_reg[0] ({lineBuffer_1_U_n_56,lineBuffer_1_U_n_57,lineBuffer_1_U_n_58,lineBuffer_1_U_n_59,lineBuffer_1_U_n_60,lineBuffer_1_U_n_61,lineBuffer_1_U_n_62,lineBuffer_1_U_n_63}),
        .\cmp161_i_reg_2178_reg[0]_0 ({lineBuffer_1_U_n_64,lineBuffer_1_U_n_65,lineBuffer_1_U_n_66,lineBuffer_1_U_n_67,lineBuffer_1_U_n_68,lineBuffer_1_U_n_69,lineBuffer_1_U_n_70,lineBuffer_1_U_n_71}),
        .\cmp161_i_reg_2178_reg[0]_1 ({lineBuffer_1_U_n_72,lineBuffer_1_U_n_73,lineBuffer_1_U_n_74,lineBuffer_1_U_n_75,lineBuffer_1_U_n_76,lineBuffer_1_U_n_77,lineBuffer_1_U_n_78,lineBuffer_1_U_n_79}),
        .icmp_ln643_reg_2162(icmp_ln643_reg_2162),
        .imgG_empty_n(imgG_empty_n),
        .imgRB_full_n(imgRB_full_n),
        .\lineBuffer_1_addr_reg_2172_reg[11] (lineBuffer_1_U_n_30),
        .lineBuffer_1_q1(lineBuffer_1_q1),
        .lineBuffer_1_we0_local(lineBuffer_1_we0_local),
        .\p_0_0_09481392_i_fu_270_reg[7] (p_0_2_0_0_09161489_i_fu_234__0),
        .\p_0_0_09481392_i_fu_270_reg[7]_0 (\p_0_0_09481392_i_fu_270_reg[7]_0 ),
        .\p_0_0_09491389_i_fu_266_reg[7] (p_0_1_0_0_09151487_i_fu_230),
        .\p_0_0_09491389_i_fu_266_reg[7]_0 (\p_0_0_09491389_i_fu_266_reg[7]_0 ),
        .\p_0_0_09501386_i_fu_262_reg[7] (p_0_0_0_0_09141485_i_fu_226),
        .\p_0_0_09501386_i_fu_262_reg[7]_0 (\p_0_0_09501386_i_fu_262_reg[7]_0 ),
        .ram_reg_bram_0_0(flow_control_loop_pipe_sequential_init_U_n_114),
        .ram_reg_bram_0_i_33__0_0(ram_reg_bram_1),
        .ram_reg_bram_1_0({lineBuffer_1_U_n_40,lineBuffer_1_U_n_41,lineBuffer_1_U_n_42,lineBuffer_1_U_n_43,lineBuffer_1_U_n_44,lineBuffer_1_U_n_45,lineBuffer_1_U_n_46,lineBuffer_1_U_n_47}),
        .ram_reg_bram_1_1({lineBuffer_1_U_n_48,lineBuffer_1_U_n_49,lineBuffer_1_U_n_50,lineBuffer_1_U_n_51,lineBuffer_1_U_n_52,lineBuffer_1_U_n_53,lineBuffer_1_U_n_54,lineBuffer_1_U_n_55}),
        .ram_reg_bram_1_2(flow_control_loop_pipe_sequential_init_U_n_117),
        .ram_reg_bram_1_3(flow_control_loop_pipe_sequential_init_U_n_112),
        .ram_reg_bram_1_4(\icmp_ln633_reg_2158_reg_n_5_[0] ),
        .ram_reg_bram_2_0(ap_condition_258));
  FDRE \lineBuffer_1_addr_reg_2172_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[0]),
        .Q(lineBuffer_addr_reg_2166[0]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[10]),
        .Q(lineBuffer_addr_reg_2166[10]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[11]),
        .Q(lineBuffer_addr_reg_2166[11]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[1]),
        .Q(lineBuffer_addr_reg_2166[1]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[2]),
        .Q(lineBuffer_addr_reg_2166[2]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[3]),
        .Q(lineBuffer_addr_reg_2166[3]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[4]),
        .Q(lineBuffer_addr_reg_2166[4]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[5]),
        .Q(lineBuffer_addr_reg_2166[5]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[6]),
        .Q(lineBuffer_addr_reg_2166[6]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[7]),
        .Q(lineBuffer_addr_reg_2166[7]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[8]),
        .Q(lineBuffer_addr_reg_2166[8]),
        .R(1'b0));
  FDRE \lineBuffer_1_addr_reg_2172_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(lineBuffer_1_address1[9]),
        .Q(lineBuffer_addr_reg_2166[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 lineBuffer_U
       (.D({lineBuffer_U_n_7,lineBuffer_U_n_8,lineBuffer_U_n_9,lineBuffer_U_n_10,lineBuffer_U_n_11,lineBuffer_U_n_12,lineBuffer_U_n_13,lineBuffer_U_n_14}),
        .LineBufVal_2_fu_1176_p4(LineBufVal_2_fu_1176_p4),
        .Q(p_0_0_0950_114791490_i_fu_238),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_0 ),
        .WEA(lineBuffer_1_U_n_5),
        .address1(lineBuffer_1_address1),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg(ap_condition_258),
        .ap_loop_init(ap_loop_init),
        .\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] (p_0_0_0949_21419_i_fu_278),
        .\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] (\ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_2_n_5 ),
        .\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 (\ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_3_n_5 ),
        .\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] (p_0_0_0948_21422_i_fu_282),
        .\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] (p_0_0_0950_21416_i_fu_274__0),
        .\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] (p_0_0_0949_114811492_i_fu_242),
        .\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] ({\p_0_0_0948_114831494_i_fu_246_reg_n_5_[7] ,\p_0_0_0948_114831494_i_fu_246_reg_n_5_[6] ,\p_0_0_0948_114831494_i_fu_246_reg_n_5_[5] ,\p_0_0_0948_114831494_i_fu_246_reg_n_5_[4] ,\p_0_0_0948_114831494_i_fu_246_reg_n_5_[3] ,\p_0_0_0948_114831494_i_fu_246_reg_n_5_[2] ,\p_0_0_0948_114831494_i_fu_246_reg_n_5_[1] ,\p_0_0_0948_114831494_i_fu_246_reg_n_5_[0] }),
        .\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] (\cmp161_i_reg_2178_reg_n_5_[0] ),
        .ce1(lineBuffer_1_ce1_local),
        .cmp203_i_reg_550(cmp203_i_reg_550),
        .\cmp59_i_reg_545_reg[0] ({lineBuffer_U_n_79,lineBuffer_U_n_80,lineBuffer_U_n_81,lineBuffer_U_n_82,lineBuffer_U_n_83,lineBuffer_U_n_84,lineBuffer_U_n_85,lineBuffer_U_n_86}),
        .\cmp59_i_reg_545_reg[0]_0 ({lineBuffer_U_n_87,lineBuffer_U_n_88,lineBuffer_U_n_89,lineBuffer_U_n_90,lineBuffer_U_n_91,lineBuffer_U_n_92,lineBuffer_U_n_93,lineBuffer_U_n_94}),
        .\cmp59_i_reg_545_reg[0]_1 ({lineBuffer_U_n_95,lineBuffer_U_n_96,lineBuffer_U_n_97,lineBuffer_U_n_98,lineBuffer_U_n_99,lineBuffer_U_n_100,lineBuffer_U_n_101,lineBuffer_U_n_102}),
        .grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .icmp_ln643_reg_2162(icmp_ln643_reg_2162),
        .imgG_dout(imgG_dout),
        .\p_0_0_0948_21422_i_fu_282_reg[7] ({lineBuffer_U_n_47,lineBuffer_U_n_48,lineBuffer_U_n_49,lineBuffer_U_n_50,lineBuffer_U_n_51,lineBuffer_U_n_52,lineBuffer_U_n_53,lineBuffer_U_n_54}),
        .\p_0_0_0949_21419_i_fu_278_reg[7] ({lineBuffer_U_n_71,lineBuffer_U_n_72,lineBuffer_U_n_73,lineBuffer_U_n_74,lineBuffer_U_n_75,lineBuffer_U_n_76,lineBuffer_U_n_77,lineBuffer_U_n_78}),
        .\p_0_0_0950_21416_i_fu_274_reg[7] ({lineBuffer_U_n_55,lineBuffer_U_n_56,lineBuffer_U_n_57,lineBuffer_U_n_58,lineBuffer_U_n_59,lineBuffer_U_n_60,lineBuffer_U_n_61,lineBuffer_U_n_62}),
        .\p_0_0_0_0_09081497_i_fu_250_reg[7] (\p_0_0_0_0_09081497_i_fu_250_reg[7]_0 ),
        .\p_0_1_0_0_09091499_i_fu_254_reg[7] (\p_0_1_0_0_09091499_i_fu_254_reg[7]_0 ),
        .\p_0_2_0_0_09101501_i_fu_258_reg[7] (\p_0_2_0_0_09101501_i_fu_258_reg[7]_0 ),
        .q1(q1),
        .ram_reg_bram_0_0(flow_control_loop_pipe_sequential_init_U_n_114),
        .ram_reg_bram_1_0({lineBuffer_U_n_63,lineBuffer_U_n_64,lineBuffer_U_n_65,lineBuffer_U_n_66,lineBuffer_U_n_67,lineBuffer_U_n_68,lineBuffer_U_n_69,lineBuffer_U_n_70}),
        .ram_reg_bram_1_1(\icmp_ln633_reg_2158_reg_n_5_[0] ),
        .ram_reg_bram_1_2(ram_reg_bram_1),
        .ram_reg_bram_1_3(ram_reg_bram_1_0),
        .ram_reg_bram_1_4(flow_control_loop_pipe_sequential_init_U_n_117),
        .ram_reg_bram_1_5(flow_control_loop_pipe_sequential_init_U_n_112),
        .ram_reg_bram_1_6(lineBuffer_1_U_n_30),
        .ram_reg_bram_2_0({lineBuffer_U_n_39,lineBuffer_U_n_40,lineBuffer_U_n_41,lineBuffer_U_n_42,lineBuffer_U_n_43,lineBuffer_U_n_44,lineBuffer_U_n_45,lineBuffer_U_n_46}),
        .ram_reg_bram_2_1(ram_reg_bram_2),
        .ram_reg_bram_2_2(lineBuffer_addr_reg_2166));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[2]_i_1 
       (.I0(push_0),
        .I1(imgG_empty_n),
        .I2(ram_reg_bram_1),
        .I3(Q[1]),
        .I4(lineBuffer_1_we0_local),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[2]_i_3 
       (.I0(push_0),
        .I1(imgG_empty_n),
        .I2(ram_reg_bram_1),
        .I3(Q[1]),
        .I4(lineBuffer_1_we0_local),
        .O(p_9_in));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481392_i_fu_270_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_63),
        .Q(\p_0_0_09481392_i_fu_270_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481392_i_fu_270_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_62),
        .Q(\p_0_0_09481392_i_fu_270_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481392_i_fu_270_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_61),
        .Q(\p_0_0_09481392_i_fu_270_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481392_i_fu_270_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_60),
        .Q(\p_0_0_09481392_i_fu_270_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481392_i_fu_270_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_59),
        .Q(\p_0_0_09481392_i_fu_270_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481392_i_fu_270_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_58),
        .Q(\p_0_0_09481392_i_fu_270_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481392_i_fu_270_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_57),
        .Q(\p_0_0_09481392_i_fu_270_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09481392_i_fu_270_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_56),
        .Q(\p_0_0_09481392_i_fu_270_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \p_0_0_09481392_i_load_reg_2265_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_09481392_i_fu_270_reg_n_5_[0] ),
        .Q(\p_0_0_09481392_i_load_reg_2265_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_09481392_i_load_reg_2265_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_09481392_i_fu_270_reg_n_5_[1] ),
        .Q(\p_0_0_09481392_i_load_reg_2265_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_09481392_i_load_reg_2265_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_09481392_i_fu_270_reg_n_5_[2] ),
        .Q(\p_0_0_09481392_i_load_reg_2265_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_09481392_i_load_reg_2265_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_09481392_i_fu_270_reg_n_5_[3] ),
        .Q(\p_0_0_09481392_i_load_reg_2265_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_09481392_i_load_reg_2265_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_09481392_i_fu_270_reg_n_5_[4] ),
        .Q(\p_0_0_09481392_i_load_reg_2265_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_09481392_i_load_reg_2265_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_09481392_i_fu_270_reg_n_5_[5] ),
        .Q(\p_0_0_09481392_i_load_reg_2265_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_09481392_i_load_reg_2265_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_09481392_i_fu_270_reg_n_5_[6] ),
        .Q(\p_0_0_09481392_i_load_reg_2265_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_09481392_i_load_reg_2265_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_09481392_i_fu_270_reg_n_5_[7] ),
        .Q(\p_0_0_09481392_i_load_reg_2265_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114831494_i_fu_246_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114831494_i_fu_246_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114831494_i_fu_246_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114831494_i_fu_246_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114831494_i_fu_246_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114831494_i_fu_246_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114831494_i_fu_246_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_114831494_i_fu_246_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_19),
        .Q(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \p_0_0_0948_114831494_i_load_reg_2232_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[0] ),
        .Q(\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831494_i_load_reg_2232_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[1] ),
        .Q(\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831494_i_load_reg_2232_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[2] ),
        .Q(\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831494_i_load_reg_2232_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[3] ),
        .Q(\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831494_i_load_reg_2232_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[4] ),
        .Q(\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831494_i_load_reg_2232_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[5] ),
        .Q(\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831494_i_load_reg_2232_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[6] ),
        .Q(\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0948_114831494_i_load_reg_2232_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(\p_0_0_0948_114831494_i_fu_246_reg_n_5_[7] ),
        .Q(\p_0_0_0948_114831494_i_load_reg_2232_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21422_i_fu_282_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(p_0_0_0948_21422_i_fu_282[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21422_i_fu_282_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(p_0_0_0948_21422_i_fu_282[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21422_i_fu_282_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(p_0_0_0948_21422_i_fu_282[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21422_i_fu_282_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(p_0_0_0948_21422_i_fu_282[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21422_i_fu_282_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(p_0_0_0948_21422_i_fu_282[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21422_i_fu_282_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(p_0_0_0948_21422_i_fu_282[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21422_i_fu_282_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(p_0_0_0948_21422_i_fu_282[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0948_21422_i_fu_282_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(p_0_0_0948_21422_i_fu_282[7]),
        .R(1'b0));
  FDRE \p_0_0_0948_21422_i_load_reg_2283_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0948_21422_i_fu_282[0]),
        .Q(\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0948_21422_i_load_reg_2283_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0948_21422_i_fu_282[1]),
        .Q(\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0948_21422_i_load_reg_2283_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0948_21422_i_fu_282[2]),
        .Q(\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0948_21422_i_load_reg_2283_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0948_21422_i_fu_282[3]),
        .Q(\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0948_21422_i_load_reg_2283_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0948_21422_i_fu_282[4]),
        .Q(\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0948_21422_i_load_reg_2283_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0948_21422_i_fu_282[5]),
        .Q(\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0948_21422_i_load_reg_2283_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0948_21422_i_fu_282[6]),
        .Q(\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0948_21422_i_load_reg_2283_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0948_21422_i_fu_282[7]),
        .Q(\p_0_0_0948_21422_i_load_reg_2283_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491389_i_fu_266_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_79),
        .Q(p_0_0_09491389_i_fu_266[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491389_i_fu_266_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_78),
        .Q(p_0_0_09491389_i_fu_266[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491389_i_fu_266_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_77),
        .Q(p_0_0_09491389_i_fu_266[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491389_i_fu_266_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_76),
        .Q(p_0_0_09491389_i_fu_266[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491389_i_fu_266_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_75),
        .Q(p_0_0_09491389_i_fu_266[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491389_i_fu_266_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_74),
        .Q(p_0_0_09491389_i_fu_266[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491389_i_fu_266_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_73),
        .Q(p_0_0_09491389_i_fu_266[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09491389_i_fu_266_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_72),
        .Q(p_0_0_09491389_i_fu_266[7]),
        .R(1'b0));
  FDRE \p_0_0_09491389_i_load_reg_2259_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09491389_i_fu_266[0]),
        .Q(\p_0_0_09491389_i_load_reg_2259_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_09491389_i_load_reg_2259_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09491389_i_fu_266[1]),
        .Q(\p_0_0_09491389_i_load_reg_2259_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_09491389_i_load_reg_2259_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09491389_i_fu_266[2]),
        .Q(\p_0_0_09491389_i_load_reg_2259_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_09491389_i_load_reg_2259_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09491389_i_fu_266[3]),
        .Q(\p_0_0_09491389_i_load_reg_2259_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_09491389_i_load_reg_2259_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09491389_i_fu_266[4]),
        .Q(\p_0_0_09491389_i_load_reg_2259_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_09491389_i_load_reg_2259_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09491389_i_fu_266[5]),
        .Q(\p_0_0_09491389_i_load_reg_2259_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_09491389_i_load_reg_2259_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09491389_i_fu_266[6]),
        .Q(\p_0_0_09491389_i_load_reg_2259_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_09491389_i_load_reg_2259_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09491389_i_fu_266[7]),
        .Q(\p_0_0_09491389_i_load_reg_2259_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114811492_i_fu_242_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(p_0_0_0949_114811492_i_fu_242[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114811492_i_fu_242_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(p_0_0_0949_114811492_i_fu_242[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114811492_i_fu_242_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(p_0_0_0949_114811492_i_fu_242[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114811492_i_fu_242_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(p_0_0_0949_114811492_i_fu_242[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114811492_i_fu_242_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(p_0_0_0949_114811492_i_fu_242[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114811492_i_fu_242_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(p_0_0_0949_114811492_i_fu_242[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114811492_i_fu_242_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(p_0_0_0949_114811492_i_fu_242[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_114811492_i_fu_242_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(p_0_0_0949_114811492_i_fu_242[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811492_i_load_reg_2226_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_114811492_i_fu_242[0]),
        .Q(\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811492_i_load_reg_2226_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_114811492_i_fu_242[1]),
        .Q(\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811492_i_load_reg_2226_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_114811492_i_fu_242[2]),
        .Q(\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811492_i_load_reg_2226_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_114811492_i_fu_242[3]),
        .Q(\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811492_i_load_reg_2226_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_114811492_i_fu_242[4]),
        .Q(\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811492_i_load_reg_2226_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_114811492_i_fu_242[5]),
        .Q(\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811492_i_load_reg_2226_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_114811492_i_fu_242[6]),
        .Q(\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0949_114811492_i_load_reg_2226_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_114811492_i_fu_242[7]),
        .Q(\p_0_0_0949_114811492_i_load_reg_2226_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21419_i_fu_278_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(p_0_0_0949_21419_i_fu_278[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21419_i_fu_278_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(p_0_0_0949_21419_i_fu_278[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21419_i_fu_278_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(p_0_0_0949_21419_i_fu_278[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21419_i_fu_278_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(p_0_0_0949_21419_i_fu_278[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21419_i_fu_278_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(p_0_0_0949_21419_i_fu_278[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21419_i_fu_278_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(p_0_0_0949_21419_i_fu_278[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21419_i_fu_278_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(p_0_0_0949_21419_i_fu_278[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0949_21419_i_fu_278_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(p_0_0_0949_21419_i_fu_278[7]),
        .R(1'b0));
  FDRE \p_0_0_0949_21419_i_load_reg_2277_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_21419_i_fu_278[0]),
        .Q(\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0949_21419_i_load_reg_2277_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_21419_i_fu_278[1]),
        .Q(\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0949_21419_i_load_reg_2277_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_21419_i_fu_278[2]),
        .Q(\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0949_21419_i_load_reg_2277_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_21419_i_fu_278[3]),
        .Q(\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0949_21419_i_load_reg_2277_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_21419_i_fu_278[4]),
        .Q(\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0949_21419_i_load_reg_2277_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_21419_i_fu_278[5]),
        .Q(\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0949_21419_i_load_reg_2277_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_21419_i_fu_278[6]),
        .Q(\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0949_21419_i_load_reg_2277_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0949_21419_i_fu_278[7]),
        .Q(\p_0_0_0949_21419_i_load_reg_2277_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501386_i_fu_262_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_71),
        .Q(p_0_0_09501386_i_fu_262[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501386_i_fu_262_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_70),
        .Q(p_0_0_09501386_i_fu_262[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501386_i_fu_262_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_69),
        .Q(p_0_0_09501386_i_fu_262[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501386_i_fu_262_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_68),
        .Q(p_0_0_09501386_i_fu_262[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501386_i_fu_262_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_67),
        .Q(p_0_0_09501386_i_fu_262[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501386_i_fu_262_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_66),
        .Q(p_0_0_09501386_i_fu_262[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501386_i_fu_262_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_65),
        .Q(p_0_0_09501386_i_fu_262[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_09501386_i_fu_262_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(lineBuffer_1_U_n_64),
        .Q(p_0_0_09501386_i_fu_262[7]),
        .R(1'b0));
  FDRE \p_0_0_09501386_i_load_reg_2253_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09501386_i_fu_262[0]),
        .Q(\p_0_0_09501386_i_load_reg_2253_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_09501386_i_load_reg_2253_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09501386_i_fu_262[1]),
        .Q(\p_0_0_09501386_i_load_reg_2253_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_09501386_i_load_reg_2253_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09501386_i_fu_262[2]),
        .Q(\p_0_0_09501386_i_load_reg_2253_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_09501386_i_load_reg_2253_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09501386_i_fu_262[3]),
        .Q(\p_0_0_09501386_i_load_reg_2253_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_09501386_i_load_reg_2253_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09501386_i_fu_262[4]),
        .Q(\p_0_0_09501386_i_load_reg_2253_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_09501386_i_load_reg_2253_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09501386_i_fu_262[5]),
        .Q(\p_0_0_09501386_i_load_reg_2253_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_09501386_i_load_reg_2253_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09501386_i_fu_262[6]),
        .Q(\p_0_0_09501386_i_load_reg_2253_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_09501386_i_load_reg_2253_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_09501386_i_fu_262[7]),
        .Q(\p_0_0_09501386_i_load_reg_2253_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114791490_i_fu_238_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_18),
        .Q(p_0_0_0950_114791490_i_fu_238[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114791490_i_fu_238_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_17),
        .Q(p_0_0_0950_114791490_i_fu_238[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114791490_i_fu_238_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_16),
        .Q(p_0_0_0950_114791490_i_fu_238[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114791490_i_fu_238_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_15),
        .Q(p_0_0_0950_114791490_i_fu_238[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114791490_i_fu_238_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_14),
        .Q(p_0_0_0950_114791490_i_fu_238[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114791490_i_fu_238_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_13),
        .Q(p_0_0_0950_114791490_i_fu_238[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114791490_i_fu_238_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_12),
        .Q(p_0_0_0950_114791490_i_fu_238[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_114791490_i_fu_238_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_11),
        .Q(p_0_0_0950_114791490_i_fu_238[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791490_i_load_reg_2220_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_114791490_i_fu_238[0]),
        .Q(\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791490_i_load_reg_2220_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_114791490_i_fu_238[1]),
        .Q(\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791490_i_load_reg_2220_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_114791490_i_fu_238[2]),
        .Q(\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791490_i_load_reg_2220_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_114791490_i_fu_238[3]),
        .Q(\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791490_i_load_reg_2220_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_114791490_i_fu_238[4]),
        .Q(\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791490_i_load_reg_2220_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_114791490_i_fu_238[5]),
        .Q(\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791490_i_load_reg_2220_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_114791490_i_fu_238[6]),
        .Q(\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0950_114791490_i_load_reg_2220_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_114791490_i_fu_238[7]),
        .Q(\p_0_0_0950_114791490_i_load_reg_2220_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21416_i_fu_274_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(p_0_0_0950_21416_i_fu_274__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21416_i_fu_274_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(p_0_0_0950_21416_i_fu_274__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21416_i_fu_274_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_40),
        .Q(p_0_0_0950_21416_i_fu_274__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21416_i_fu_274_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_39),
        .Q(p_0_0_0950_21416_i_fu_274__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21416_i_fu_274_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_38),
        .Q(p_0_0_0950_21416_i_fu_274__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21416_i_fu_274_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_37),
        .Q(p_0_0_0950_21416_i_fu_274__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21416_i_fu_274_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_36),
        .Q(p_0_0_0950_21416_i_fu_274__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0950_21416_i_fu_274_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_09481392_i_fu_270),
        .D(flow_control_loop_pipe_sequential_init_U_n_35),
        .Q(p_0_0_0950_21416_i_fu_274__0[7]),
        .R(1'b0));
  FDRE \p_0_0_0950_21416_i_load_reg_2271_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_21416_i_fu_274__0[0]),
        .Q(\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0950_21416_i_load_reg_2271_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_21416_i_fu_274__0[1]),
        .Q(\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0950_21416_i_load_reg_2271_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_21416_i_fu_274__0[2]),
        .Q(\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0950_21416_i_load_reg_2271_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_21416_i_fu_274__0[3]),
        .Q(\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0950_21416_i_load_reg_2271_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_21416_i_fu_274__0[4]),
        .Q(\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0950_21416_i_load_reg_2271_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_21416_i_fu_274__0[5]),
        .Q(\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0950_21416_i_load_reg_2271_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_21416_i_fu_274__0[6]),
        .Q(\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0950_21416_i_load_reg_2271_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0950_21416_i_fu_274__0[7]),
        .Q(\p_0_0_0950_21416_i_load_reg_2271_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081497_i_fu_250_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_94),
        .Q(p_0_0_0_0_09081497_i_fu_250[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081497_i_fu_250_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_93),
        .Q(p_0_0_0_0_09081497_i_fu_250[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081497_i_fu_250_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_92),
        .Q(p_0_0_0_0_09081497_i_fu_250[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081497_i_fu_250_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_91),
        .Q(p_0_0_0_0_09081497_i_fu_250[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081497_i_fu_250_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_90),
        .Q(p_0_0_0_0_09081497_i_fu_250[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081497_i_fu_250_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_89),
        .Q(p_0_0_0_0_09081497_i_fu_250[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081497_i_fu_250_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_88),
        .Q(p_0_0_0_0_09081497_i_fu_250[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09081497_i_fu_250_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_87),
        .Q(p_0_0_0_0_09081497_i_fu_250[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081497_i_load_reg_2238_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09081497_i_fu_250[0]),
        .Q(\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081497_i_load_reg_2238_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09081497_i_fu_250[1]),
        .Q(\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081497_i_load_reg_2238_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09081497_i_fu_250[2]),
        .Q(\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081497_i_load_reg_2238_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09081497_i_fu_250[3]),
        .Q(\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081497_i_load_reg_2238_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09081497_i_fu_250[4]),
        .Q(\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081497_i_load_reg_2238_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09081497_i_fu_250[5]),
        .Q(\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081497_i_load_reg_2238_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09081497_i_fu_250[6]),
        .Q(\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09081497_i_load_reg_2238_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09081497_i_fu_250[7]),
        .Q(\p_0_0_0_0_09081497_i_load_reg_2238_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141485_i_fu_226_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(p_0_0_0_0_09141485_i_fu_226[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141485_i_fu_226_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(p_0_0_0_0_09141485_i_fu_226[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141485_i_fu_226_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(p_0_0_0_0_09141485_i_fu_226[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141485_i_fu_226_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(p_0_0_0_0_09141485_i_fu_226[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141485_i_fu_226_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(p_0_0_0_0_09141485_i_fu_226[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141485_i_fu_226_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(p_0_0_0_0_09141485_i_fu_226[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141485_i_fu_226_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(p_0_0_0_0_09141485_i_fu_226[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0_0_09141485_i_fu_226_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(p_0_0_0_0_09141485_i_fu_226[7]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141485_i_load_reg_2205_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09141485_i_fu_226[0]),
        .Q(\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141485_i_load_reg_2205_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09141485_i_fu_226[1]),
        .Q(\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141485_i_load_reg_2205_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09141485_i_fu_226[2]),
        .Q(\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141485_i_load_reg_2205_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09141485_i_fu_226[3]),
        .Q(\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141485_i_load_reg_2205_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09141485_i_fu_226[4]),
        .Q(\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141485_i_load_reg_2205_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09141485_i_fu_226[5]),
        .Q(\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141485_i_load_reg_2205_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09141485_i_fu_226[6]),
        .Q(\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0_0_09141485_i_load_reg_2205_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_0_0_0_09141485_i_fu_226[7]),
        .Q(\p_0_0_0_0_09141485_i_load_reg_2205_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091499_i_fu_254_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_102),
        .Q(p_0_1_0_0_09091499_i_fu_254[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091499_i_fu_254_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_101),
        .Q(p_0_1_0_0_09091499_i_fu_254[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091499_i_fu_254_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_100),
        .Q(p_0_1_0_0_09091499_i_fu_254[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091499_i_fu_254_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_99),
        .Q(p_0_1_0_0_09091499_i_fu_254[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091499_i_fu_254_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_98),
        .Q(p_0_1_0_0_09091499_i_fu_254[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091499_i_fu_254_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_97),
        .Q(p_0_1_0_0_09091499_i_fu_254[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091499_i_fu_254_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_96),
        .Q(p_0_1_0_0_09091499_i_fu_254[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09091499_i_fu_254_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_95),
        .Q(p_0_1_0_0_09091499_i_fu_254[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091499_i_load_reg_2243_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09091499_i_fu_254[0]),
        .Q(\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091499_i_load_reg_2243_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09091499_i_fu_254[1]),
        .Q(\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091499_i_load_reg_2243_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09091499_i_fu_254[2]),
        .Q(\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091499_i_load_reg_2243_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09091499_i_fu_254[3]),
        .Q(\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091499_i_load_reg_2243_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09091499_i_fu_254[4]),
        .Q(\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091499_i_load_reg_2243_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09091499_i_fu_254[5]),
        .Q(\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091499_i_load_reg_2243_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09091499_i_fu_254[6]),
        .Q(\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09091499_i_load_reg_2243_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09091499_i_fu_254[7]),
        .Q(\p_0_1_0_0_09091499_i_load_reg_2243_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151487_i_fu_230_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(p_0_1_0_0_09151487_i_fu_230[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151487_i_fu_230_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(p_0_1_0_0_09151487_i_fu_230[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151487_i_fu_230_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(p_0_1_0_0_09151487_i_fu_230[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151487_i_fu_230_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(p_0_1_0_0_09151487_i_fu_230[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151487_i_fu_230_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(p_0_1_0_0_09151487_i_fu_230[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151487_i_fu_230_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(p_0_1_0_0_09151487_i_fu_230[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151487_i_fu_230_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(p_0_1_0_0_09151487_i_fu_230[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_1_0_0_09151487_i_fu_230_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(p_0_1_0_0_09151487_i_fu_230[7]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151487_i_load_reg_2210_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09151487_i_fu_230[0]),
        .Q(\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151487_i_load_reg_2210_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09151487_i_fu_230[1]),
        .Q(\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151487_i_load_reg_2210_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09151487_i_fu_230[2]),
        .Q(\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151487_i_load_reg_2210_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09151487_i_fu_230[3]),
        .Q(\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151487_i_load_reg_2210_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09151487_i_fu_230[4]),
        .Q(\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151487_i_load_reg_2210_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09151487_i_fu_230[5]),
        .Q(\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151487_i_load_reg_2210_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09151487_i_fu_230[6]),
        .Q(\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_1_0_0_09151487_i_load_reg_2210_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_1_0_0_09151487_i_fu_230[7]),
        .Q(\p_0_1_0_0_09151487_i_load_reg_2210_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_0_2_0_0_09101500_lcssa1537_i_fu_128[7]_i_1 
       (.I0(\icmp_ln633_reg_2158_pp0_iter1_reg_reg_n_5_[0] ),
        .I1(Q[1]),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(\icmp_ln633_reg_2158_pp0_iter1_reg_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101501_i_fu_258_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_86),
        .Q(p_0_2_0_0_09101501_i_fu_258[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101501_i_fu_258_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_85),
        .Q(p_0_2_0_0_09101501_i_fu_258[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101501_i_fu_258_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_84),
        .Q(p_0_2_0_0_09101501_i_fu_258[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101501_i_fu_258_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_83),
        .Q(p_0_2_0_0_09101501_i_fu_258[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101501_i_fu_258_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_82),
        .Q(p_0_2_0_0_09101501_i_fu_258[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101501_i_fu_258_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_81),
        .Q(p_0_2_0_0_09101501_i_fu_258[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101501_i_fu_258_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_80),
        .Q(p_0_2_0_0_09101501_i_fu_258[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09101501_i_fu_258_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(lineBuffer_U_n_79),
        .Q(p_0_2_0_0_09101501_i_fu_258[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101501_i_load_reg_2248_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09101501_i_fu_258[0]),
        .Q(\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101501_i_load_reg_2248_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09101501_i_fu_258[1]),
        .Q(\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101501_i_load_reg_2248_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09101501_i_fu_258[2]),
        .Q(\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101501_i_load_reg_2248_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09101501_i_fu_258[3]),
        .Q(\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101501_i_load_reg_2248_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09101501_i_fu_258[4]),
        .Q(\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101501_i_load_reg_2248_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09101501_i_fu_258[5]),
        .Q(\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101501_i_load_reg_2248_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09101501_i_fu_258[6]),
        .Q(\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09101501_i_load_reg_2248_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09101501_i_fu_258[7]),
        .Q(\p_0_2_0_0_09101501_i_load_reg_2248_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161489_i_fu_234_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(p_0_2_0_0_09161489_i_fu_234__0[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161489_i_fu_234_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(p_0_2_0_0_09161489_i_fu_234__0[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161489_i_fu_234_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(p_0_2_0_0_09161489_i_fu_234__0[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161489_i_fu_234_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(p_0_2_0_0_09161489_i_fu_234__0[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161489_i_fu_234_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(p_0_2_0_0_09161489_i_fu_234__0[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161489_i_fu_234_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(p_0_2_0_0_09161489_i_fu_234__0[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161489_i_fu_234_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(p_0_2_0_0_09161489_i_fu_234__0[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_2_0_0_09161489_i_fu_234_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0948_114831494_i_fu_246),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(p_0_2_0_0_09161489_i_fu_234__0[7]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161489_i_load_reg_2215_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09161489_i_fu_234__0[0]),
        .Q(\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161489_i_load_reg_2215_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09161489_i_fu_234__0[1]),
        .Q(\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161489_i_load_reg_2215_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09161489_i_fu_234__0[2]),
        .Q(\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161489_i_load_reg_2215_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09161489_i_fu_234__0[3]),
        .Q(\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161489_i_load_reg_2215_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09161489_i_fu_234__0[4]),
        .Q(\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161489_i_load_reg_2215_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09161489_i_fu_234__0[5]),
        .Q(\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161489_i_load_reg_2215_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09161489_i_fu_234__0[6]),
        .Q(\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_2_0_0_09161489_i_load_reg_2215_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_258),
        .D(p_0_2_0_0_09161489_i_fu_234__0[7]),
        .Q(\p_0_2_0_0_09161489_i_load_reg_2215_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \pix_3_reg_591[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(ap_phi_reg_pp0_iter3_b_1_reg_7500));
  FDRE \pix_3_reg_591_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_591[0]),
        .Q(\CH_reg_2344_reg[7]_0 [8]),
        .R(1'b0));
  FDRE \pix_3_reg_591_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_591[1]),
        .Q(\CH_reg_2344_reg[7]_0 [9]),
        .R(1'b0));
  FDRE \pix_3_reg_591_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_591[2]),
        .Q(\CH_reg_2344_reg[7]_0 [10]),
        .R(1'b0));
  FDRE \pix_3_reg_591_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_591[3]),
        .Q(\CH_reg_2344_reg[7]_0 [11]),
        .R(1'b0));
  FDRE \pix_3_reg_591_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_591[4]),
        .Q(\CH_reg_2344_reg[7]_0 [12]),
        .R(1'b0));
  FDRE \pix_3_reg_591_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_591[5]),
        .Q(\CH_reg_2344_reg[7]_0 [13]),
        .R(1'b0));
  FDRE \pix_3_reg_591_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_591[6]),
        .Q(\CH_reg_2344_reg[7]_0 [14]),
        .R(1'b0));
  FDRE \pix_3_reg_591_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter3_b_1_reg_7500),
        .D(ap_phi_reg_pp0_iter2_pix_3_reg_591[7]),
        .Q(\CH_reg_2344_reg[7]_0 [15]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_bram_2_i_1__0
       (.I0(\icmp_ln633_reg_2158_reg_n_5_[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(lineBuffer_1_we0_local));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[0]),
        .Q(\x_fu_222_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[10]),
        .Q(\x_fu_222_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[11]),
        .Q(\x_fu_222_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[1]),
        .Q(\x_fu_222_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[2]),
        .Q(\x_fu_222_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[3]),
        .Q(\x_fu_222_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[4]),
        .Q(\x_fu_222_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[5]),
        .Q(\x_fu_222_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[6]),
        .Q(\x_fu_222_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[7]),
        .Q(\x_fu_222_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[8]),
        .Q(\x_fu_222_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_222_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_222),
        .D(lineBuffer_1_address1[9]),
        .Q(\x_fu_222_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_116));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
   (WEA,
    lineBuffer_1_q1,
    \lineBuffer_1_addr_reg_2172_reg[11] ,
    ap_block_pp0_stage0_11001__0,
    D,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    \cmp161_i_reg_2178_reg[0] ,
    \cmp161_i_reg_2178_reg[0]_0 ,
    \cmp161_i_reg_2178_reg[0]_1 ,
    ap_clk,
    ram_reg_bram_0_0,
    Q,
    address1,
    LineBufVal_2_fu_1176_p4,
    ram_reg_bram_1_2,
    ce1,
    ram_reg_bram_1_3,
    lineBuffer_1_we0_local,
    ram_reg_bram_2_0,
    ap_enable_reg_pp0_iter3,
    and_ln833_reg_2201_pp0_iter2_reg,
    imgRB_full_n,
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] ,
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ,
    icmp_ln643_reg_2162,
    ram_reg_bram_1_4,
    \ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] ,
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] ,
    imgG_empty_n,
    ap_enable_reg_pp0_iter1,
    ram_reg_bram_0_i_33__0_0,
    \p_0_0_09481392_i_fu_270_reg[7] ,
    ap_loop_init,
    \p_0_0_09481392_i_fu_270_reg[7]_0 ,
    \p_0_0_09501386_i_fu_262_reg[7] ,
    \p_0_0_09501386_i_fu_262_reg[7]_0 ,
    \p_0_0_09491389_i_fu_266_reg[7] ,
    \p_0_0_09491389_i_fu_266_reg[7]_0 );
  output [0:0]WEA;
  output [23:0]lineBuffer_1_q1;
  output [0:0]\lineBuffer_1_addr_reg_2172_reg[11] ;
  output ap_block_pp0_stage0_11001__0;
  output [7:0]D;
  output [7:0]ram_reg_bram_1_0;
  output [7:0]ram_reg_bram_1_1;
  output [7:0]\cmp161_i_reg_2178_reg[0] ;
  output [7:0]\cmp161_i_reg_2178_reg[0]_0 ;
  output [7:0]\cmp161_i_reg_2178_reg[0]_1 ;
  input ap_clk;
  input ram_reg_bram_0_0;
  input [11:0]Q;
  input [11:0]address1;
  input [23:0]LineBufVal_2_fu_1176_p4;
  input ram_reg_bram_1_2;
  input ce1;
  input ram_reg_bram_1_3;
  input lineBuffer_1_we0_local;
  input [0:0]ram_reg_bram_2_0;
  input ap_enable_reg_pp0_iter3;
  input and_ln833_reg_2201_pp0_iter2_reg;
  input imgRB_full_n;
  input [7:0]\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] ;
  input \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ;
  input icmp_ln643_reg_2162;
  input ram_reg_bram_1_4;
  input [7:0]\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] ;
  input [7:0]\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] ;
  input imgG_empty_n;
  input ap_enable_reg_pp0_iter1;
  input ram_reg_bram_0_i_33__0_0;
  input [7:0]\p_0_0_09481392_i_fu_270_reg[7] ;
  input ap_loop_init;
  input [7:0]\p_0_0_09481392_i_fu_270_reg[7]_0 ;
  input [7:0]\p_0_0_09501386_i_fu_262_reg[7] ;
  input [7:0]\p_0_0_09501386_i_fu_262_reg[7]_0 ;
  input [7:0]\p_0_0_09491389_i_fu_266_reg[7] ;
  input [7:0]\p_0_0_09491389_i_fu_266_reg[7]_0 ;

  wire [7:0]D;
  wire [23:0]LineBufVal_2_fu_1176_p4;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire [11:0]address1;
  wire and_ln833_reg_2201_pp0_iter2_reg;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_init;
  wire [7:0]\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] ;
  wire ce1;
  wire [7:0]\cmp161_i_reg_2178_reg[0] ;
  wire [7:0]\cmp161_i_reg_2178_reg[0]_0 ;
  wire [7:0]\cmp161_i_reg_2178_reg[0]_1 ;
  wire icmp_ln643_reg_2162;
  wire imgG_empty_n;
  wire imgRB_full_n;
  wire [0:0]\lineBuffer_1_addr_reg_2172_reg[11] ;
  wire [23:0]lineBuffer_1_q1;
  wire lineBuffer_1_we0_local;
  wire [7:0]\p_0_0_09481392_i_fu_270_reg[7] ;
  wire [7:0]\p_0_0_09481392_i_fu_270_reg[7]_0 ;
  wire [7:0]\p_0_0_09491389_i_fu_266_reg[7] ;
  wire [7:0]\p_0_0_09491389_i_fu_266_reg[7]_0 ;
  wire [7:0]\p_0_0_09501386_i_fu_262_reg[7] ;
  wire [7:0]\p_0_0_09501386_i_fu_262_reg[7]_0 ;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_i_1__3_n_5;
  wire ram_reg_bram_0_i_33__0_0;
  wire ram_reg_bram_0_i_39__0_n_5;
  wire ram_reg_bram_0_n_143;
  wire ram_reg_bram_0_n_144;
  wire ram_reg_bram_0_n_5;
  wire ram_reg_bram_0_n_57;
  wire ram_reg_bram_0_n_58;
  wire ram_reg_bram_0_n_59;
  wire ram_reg_bram_0_n_6;
  wire ram_reg_bram_0_n_60;
  wire ram_reg_bram_0_n_61;
  wire ram_reg_bram_0_n_62;
  wire ram_reg_bram_0_n_63;
  wire ram_reg_bram_0_n_64;
  wire ram_reg_bram_0_n_65;
  wire ram_reg_bram_0_n_66;
  wire ram_reg_bram_0_n_67;
  wire ram_reg_bram_0_n_68;
  wire ram_reg_bram_0_n_69;
  wire ram_reg_bram_0_n_70;
  wire ram_reg_bram_0_n_71;
  wire ram_reg_bram_0_n_72;
  wire [7:0]ram_reg_bram_1_0;
  wire [7:0]ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire ram_reg_bram_1_3;
  wire ram_reg_bram_1_4;
  wire ram_reg_bram_1_i_3_n_5;
  wire [0:0]ram_reg_bram_2_0;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:6]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[0]_i_1 
       (.I0(lineBuffer_1_q1[8]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] [0]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_1[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[1]_i_1 
       (.I0(lineBuffer_1_q1[9]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] [1]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_1[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[2]_i_1 
       (.I0(lineBuffer_1_q1[10]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] [2]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_1[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[3]_i_1 
       (.I0(lineBuffer_1_q1[11]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] [3]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_1[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[4]_i_1 
       (.I0(lineBuffer_1_q1[12]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] [4]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_1[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[5]_i_1 
       (.I0(lineBuffer_1_q1[13]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] [5]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_1[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[6]_i_1 
       (.I0(lineBuffer_1_q1[14]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] [6]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_1[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_1_reg_619[7]_i_1 
       (.I0(lineBuffer_1_q1[15]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_1_reg_619_reg[7] [7]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_1[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[0]_i_1 
       (.I0(lineBuffer_1_q1[16]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] [0]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[1]_i_1 
       (.I0(lineBuffer_1_q1[17]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] [1]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[2]_i_1 
       (.I0(lineBuffer_1_q1[18]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] [2]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[3]_i_1 
       (.I0(lineBuffer_1_q1[19]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] [3]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[4]_i_1 
       (.I0(lineBuffer_1_q1[20]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] [4]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[5]_i_1 
       (.I0(lineBuffer_1_q1[21]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] [5]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[6]_i_1 
       (.I0(lineBuffer_1_q1[22]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] [6]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_2_reg_610[7]_i_1 
       (.I0(lineBuffer_1_q1[23]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[7] [7]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[0]_i_1 
       (.I0(lineBuffer_1_q1[0]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] [0]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_0[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[1]_i_1 
       (.I0(lineBuffer_1_q1[1]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] [1]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_0[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[2]_i_1 
       (.I0(lineBuffer_1_q1[2]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] [2]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_0[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[3]_i_1 
       (.I0(lineBuffer_1_q1[3]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] [3]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_0[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[4]_i_1 
       (.I0(lineBuffer_1_q1[4]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] [4]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_0[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[5]_i_1 
       (.I0(lineBuffer_1_q1[5]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] [5]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_0[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[6]_i_1 
       (.I0(lineBuffer_1_q1[6]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] [6]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_0[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_upleft_reg_628[7]_i_1 
       (.I0(lineBuffer_1_q1[7]),
        .I1(\ap_phi_reg_pp0_iter2_upleft_reg_628_reg[7] [7]),
        .I2(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_4),
        .O(ram_reg_bram_1_0[7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481392_i_fu_270[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09481392_i_fu_270_reg[7] [0]),
        .I3(lineBuffer_1_q1[16]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09481392_i_fu_270_reg[7]_0 [0]),
        .O(\cmp161_i_reg_2178_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481392_i_fu_270[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09481392_i_fu_270_reg[7] [1]),
        .I3(lineBuffer_1_q1[17]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09481392_i_fu_270_reg[7]_0 [1]),
        .O(\cmp161_i_reg_2178_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481392_i_fu_270[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09481392_i_fu_270_reg[7] [2]),
        .I3(lineBuffer_1_q1[18]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09481392_i_fu_270_reg[7]_0 [2]),
        .O(\cmp161_i_reg_2178_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481392_i_fu_270[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09481392_i_fu_270_reg[7] [3]),
        .I3(lineBuffer_1_q1[19]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09481392_i_fu_270_reg[7]_0 [3]),
        .O(\cmp161_i_reg_2178_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481392_i_fu_270[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09481392_i_fu_270_reg[7] [4]),
        .I3(lineBuffer_1_q1[20]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09481392_i_fu_270_reg[7]_0 [4]),
        .O(\cmp161_i_reg_2178_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481392_i_fu_270[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09481392_i_fu_270_reg[7] [5]),
        .I3(lineBuffer_1_q1[21]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09481392_i_fu_270_reg[7]_0 [5]),
        .O(\cmp161_i_reg_2178_reg[0] [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481392_i_fu_270[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09481392_i_fu_270_reg[7] [6]),
        .I3(lineBuffer_1_q1[22]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09481392_i_fu_270_reg[7]_0 [6]),
        .O(\cmp161_i_reg_2178_reg[0] [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09481392_i_fu_270[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09481392_i_fu_270_reg[7] [7]),
        .I3(lineBuffer_1_q1[23]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09481392_i_fu_270_reg[7]_0 [7]),
        .O(\cmp161_i_reg_2178_reg[0] [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491389_i_fu_266[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09491389_i_fu_266_reg[7] [0]),
        .I3(lineBuffer_1_q1[8]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491389_i_fu_266_reg[7]_0 [0]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491389_i_fu_266[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09491389_i_fu_266_reg[7] [1]),
        .I3(lineBuffer_1_q1[9]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491389_i_fu_266_reg[7]_0 [1]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491389_i_fu_266[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09491389_i_fu_266_reg[7] [2]),
        .I3(lineBuffer_1_q1[10]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491389_i_fu_266_reg[7]_0 [2]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491389_i_fu_266[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09491389_i_fu_266_reg[7] [3]),
        .I3(lineBuffer_1_q1[11]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491389_i_fu_266_reg[7]_0 [3]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491389_i_fu_266[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09491389_i_fu_266_reg[7] [4]),
        .I3(lineBuffer_1_q1[12]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491389_i_fu_266_reg[7]_0 [4]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491389_i_fu_266[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09491389_i_fu_266_reg[7] [5]),
        .I3(lineBuffer_1_q1[13]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491389_i_fu_266_reg[7]_0 [5]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491389_i_fu_266[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09491389_i_fu_266_reg[7] [6]),
        .I3(lineBuffer_1_q1[14]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491389_i_fu_266_reg[7]_0 [6]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09491389_i_fu_266[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09491389_i_fu_266_reg[7] [7]),
        .I3(lineBuffer_1_q1[15]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09491389_i_fu_266_reg[7]_0 [7]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [7]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501386_i_fu_262[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09501386_i_fu_262_reg[7] [0]),
        .I3(lineBuffer_1_q1[0]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09501386_i_fu_262_reg[7]_0 [0]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501386_i_fu_262[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09501386_i_fu_262_reg[7] [1]),
        .I3(lineBuffer_1_q1[1]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09501386_i_fu_262_reg[7]_0 [1]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501386_i_fu_262[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09501386_i_fu_262_reg[7] [2]),
        .I3(lineBuffer_1_q1[2]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09501386_i_fu_262_reg[7]_0 [2]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501386_i_fu_262[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09501386_i_fu_262_reg[7] [3]),
        .I3(lineBuffer_1_q1[3]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09501386_i_fu_262_reg[7]_0 [3]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501386_i_fu_262[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09501386_i_fu_262_reg[7] [4]),
        .I3(lineBuffer_1_q1[4]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09501386_i_fu_262_reg[7]_0 [4]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501386_i_fu_262[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09501386_i_fu_262_reg[7] [5]),
        .I3(lineBuffer_1_q1[5]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09501386_i_fu_262_reg[7]_0 [5]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501386_i_fu_262[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09501386_i_fu_262_reg[7] [6]),
        .I3(lineBuffer_1_q1[6]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09501386_i_fu_262_reg[7]_0 [6]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF8700000F870)) 
    \p_0_0_09501386_i_fu_262[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_upleft_2_reg_610_reg[0] ),
        .I1(icmp_ln643_reg_2162),
        .I2(\p_0_0_09501386_i_fu_262_reg[7] [7]),
        .I3(lineBuffer_1_q1[7]),
        .I4(ap_loop_init),
        .I5(\p_0_0_09501386_i_fu_262_reg[7]_0 [7]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:16],ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70,ram_reg_bram_0_n_71,ram_reg_bram_0_n_72}),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:2],ram_reg_bram_0_n_143,ram_reg_bram_0_n_144}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_0_n_5),
        .CASOUTSBITERR(ram_reg_bram_0_n_6),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBufVal_2_fu_1176_p4[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,LineBufVal_2_fu_1176_p4[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__3_n_5),
        .ENBWREN(ram_reg_bram_0_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    ram_reg_bram_0_i_1__3
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln643_reg_2162),
        .I3(ram_reg_bram_1_4),
        .I4(Q[11]),
        .O(ram_reg_bram_0_i_1__3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_bram_0_i_32__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(Q[11]),
        .O(WEA));
  LUT4 #(
    .INIT(16'hAAEA)) 
    ram_reg_bram_0_i_33__0
       (.I0(ram_reg_bram_0_i_39__0_n_5),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(and_ln833_reg_2201_pp0_iter2_reg),
        .I3(imgRB_full_n),
        .O(ap_block_pp0_stage0_11001__0));
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_bram_0_i_39__0
       (.I0(imgG_empty_n),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_bram_0_i_33__0_0),
        .I3(ram_reg_bram_1_4),
        .I4(icmp_ln643_reg_2162),
        .O(ram_reg_bram_0_i_39__0_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({Q[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70,ram_reg_bram_0_n_71,ram_reg_bram_0_n_72}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,ram_reg_bram_0_n_143,ram_reg_bram_0_n_144}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(ram_reg_bram_1_2),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(ce1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_0_n_5),
        .CASINSBITERR(ram_reg_bram_0_n_6),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBufVal_2_fu_1176_p4[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,LineBufVal_2_fu_1176_p4[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:16],lineBuffer_1_q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:2],lineBuffer_1_q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_i_3_n_5),
        .ENBWREN(ram_reg_bram_1_3),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({\lineBuffer_1_addr_reg_2172_reg[11] ,\lineBuffer_1_addr_reg_2172_reg[11] ,\lineBuffer_1_addr_reg_2172_reg[11] ,\lineBuffer_1_addr_reg_2172_reg[11] }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_bram_1_i_3
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln643_reg_2162),
        .I3(ram_reg_bram_1_4),
        .I4(Q[11]),
        .O(ram_reg_bram_1_i_3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_bram_1_i_5
       (.I0(Q[11]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(\lineBuffer_1_addr_reg_2172_reg[11] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_2
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,LineBufVal_2_fu_1176_p4[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:6],lineBuffer_1_q1[23:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_1_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_2_0,ram_reg_bram_2_0,ram_reg_bram_2_0,ram_reg_bram_2_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11
   (DOUTBDOUT,
    q1,
    WEA,
    ap_block_pp0_stage0_11001__0,
    ram_reg_bram_2_0,
    ap_clk,
    ram_reg_bram_0_0,
    Q,
    lineBuffer_address1,
    d0,
    ram_reg_bram_1_0,
    ram_reg_bram_1_1,
    ap_enable_reg_pp0_iter1,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
    cmp59_i_reg_465,
    imgRB_empty_n,
    imgRgb_full_n,
    ap_enable_reg_pp0_iter3,
    and_ln1052_reg_2016_pp0_iter2_reg,
    icmp_ln891_reg_1978,
    ram_reg_bram_2_1,
    cmp203_i_reg_470,
    ram_reg_bram_2_2,
    ram_reg_bram_2_3,
    ram_reg_bram_1_2);
  output [15:0]DOUTBDOUT;
  output [7:0]q1;
  output [0:0]WEA;
  output ap_block_pp0_stage0_11001__0;
  output [23:0]ram_reg_bram_2_0;
  input ap_clk;
  input ram_reg_bram_0_0;
  input [11:0]Q;
  input [11:0]lineBuffer_address1;
  input [23:0]d0;
  input ram_reg_bram_1_0;
  input ram_reg_bram_1_1;
  input ap_enable_reg_pp0_iter1;
  input grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  input cmp59_i_reg_465;
  input imgRB_empty_n;
  input imgRgb_full_n;
  input ap_enable_reg_pp0_iter3;
  input and_ln1052_reg_2016_pp0_iter2_reg;
  input icmp_ln891_reg_1978;
  input ram_reg_bram_2_1;
  input cmp203_i_reg_470;
  input [23:0]ram_reg_bram_2_2;
  input [23:0]ram_reg_bram_2_3;
  input ram_reg_bram_1_2;

  wire [15:0]DOUTBDOUT;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire and_ln1052_reg_2016_pp0_iter2_reg;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter3;
  wire cmp203_i_reg_470;
  wire cmp59_i_reg_465;
  wire [23:0]d0;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire icmp_ln891_reg_1978;
  wire imgRB_empty_n;
  wire imgRgb_full_n;
  wire [11:0]lineBuffer_address1;
  wire lineBuffer_ce1_local;
  wire lineBuffer_we0_local;
  wire [7:0]q1;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_i_1__5_n_5;
  wire ram_reg_bram_0_i_22__1_n_5;
  wire ram_reg_bram_0_i_23__1_n_5;
  wire ram_reg_bram_0_i_32__1_n_5;
  wire ram_reg_bram_0_n_143;
  wire ram_reg_bram_0_n_144;
  wire ram_reg_bram_0_n_5;
  wire ram_reg_bram_0_n_57;
  wire ram_reg_bram_0_n_58;
  wire ram_reg_bram_0_n_59;
  wire ram_reg_bram_0_n_6;
  wire ram_reg_bram_0_n_60;
  wire ram_reg_bram_0_n_61;
  wire ram_reg_bram_0_n_62;
  wire ram_reg_bram_0_n_63;
  wire ram_reg_bram_0_n_64;
  wire ram_reg_bram_0_n_65;
  wire ram_reg_bram_0_n_66;
  wire ram_reg_bram_0_n_67;
  wire ram_reg_bram_0_n_68;
  wire ram_reg_bram_0_n_69;
  wire ram_reg_bram_0_n_70;
  wire ram_reg_bram_0_n_71;
  wire ram_reg_bram_0_n_72;
  wire ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire ram_reg_bram_1_i_3__0_n_5;
  wire ram_reg_bram_1_i_5__0_n_5;
  wire [23:0]ram_reg_bram_2_0;
  wire ram_reg_bram_2_1;
  wire [23:0]ram_reg_bram_2_2;
  wire [23:0]ram_reg_bram_2_3;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:6]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({lineBuffer_address1[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:16],ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70,ram_reg_bram_0_n_71,ram_reg_bram_0_n_72}),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:2],ram_reg_bram_0_n_143,ram_reg_bram_0_n_144}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_0_n_5),
        .CASOUTSBITERR(ram_reg_bram_0_n_6),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,d0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__5_n_5),
        .ENBWREN(ram_reg_bram_0_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_0_i_32__1_n_5,ram_reg_bram_0_i_32__1_n_5,ram_reg_bram_0_i_32__1_n_5,ram_reg_bram_0_i_32__1_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_10__2
       (.I0(DOUTBDOUT[7]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[7]),
        .I4(ram_reg_bram_2_3[7]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[7]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_11__2
       (.I0(DOUTBDOUT[6]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[6]),
        .I4(ram_reg_bram_2_3[6]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[6]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_12__2
       (.I0(DOUTBDOUT[5]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[5]),
        .I4(ram_reg_bram_2_3[5]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[5]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_13__2
       (.I0(DOUTBDOUT[4]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[4]),
        .I4(ram_reg_bram_2_3[4]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[4]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_14__0
       (.I0(DOUTBDOUT[3]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[3]),
        .I4(ram_reg_bram_2_3[3]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[3]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_15__1
       (.I0(DOUTBDOUT[2]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[2]),
        .I4(ram_reg_bram_2_3[2]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[2]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_16__1
       (.I0(DOUTBDOUT[1]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[1]),
        .I4(ram_reg_bram_2_3[1]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[1]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_17__1
       (.I0(DOUTBDOUT[0]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[0]),
        .I4(ram_reg_bram_2_3[0]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[0]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_18__1
       (.I0(q1[1]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[17]),
        .I4(ram_reg_bram_2_3[17]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[17]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_19__1
       (.I0(q1[0]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[16]),
        .I4(ram_reg_bram_2_3[16]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[16]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_bram_0_i_1__5
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_1),
        .I4(icmp_ln891_reg_1978),
        .I5(Q[11]),
        .O(ram_reg_bram_0_i_1__5_n_5));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    ram_reg_bram_0_i_21__1
       (.I0(ram_reg_bram_0_i_22__1_n_5),
        .I1(cmp59_i_reg_465),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(imgRB_empty_n),
        .I4(imgRgb_full_n),
        .I5(ram_reg_bram_0_i_23__1_n_5),
        .O(ap_block_pp0_stage0_11001__0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_22__1
       (.I0(icmp_ln891_reg_1978),
        .I1(ram_reg_bram_2_1),
        .O(ram_reg_bram_0_i_22__1_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_23__1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(and_ln1052_reg_2016_pp0_iter2_reg),
        .O(ram_reg_bram_0_i_23__1_n_5));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_2__1
       (.I0(DOUTBDOUT[15]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[15]),
        .I4(ram_reg_bram_2_3[15]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_bram_0_i_32__1
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(Q[11]),
        .O(ram_reg_bram_0_i_32__1_n_5));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_3__4
       (.I0(DOUTBDOUT[14]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[14]),
        .I4(ram_reg_bram_2_3[14]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[14]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_4__4
       (.I0(DOUTBDOUT[13]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[13]),
        .I4(ram_reg_bram_2_3[13]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[13]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_5__4
       (.I0(DOUTBDOUT[12]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[12]),
        .I4(ram_reg_bram_2_3[12]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[12]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_6__4
       (.I0(DOUTBDOUT[11]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[11]),
        .I4(ram_reg_bram_2_3[11]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[11]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_7__4
       (.I0(DOUTBDOUT[10]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[10]),
        .I4(ram_reg_bram_2_3[10]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[10]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_8__4
       (.I0(DOUTBDOUT[9]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[9]),
        .I4(ram_reg_bram_2_3[9]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[9]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_9__2
       (.I0(DOUTBDOUT[8]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[8]),
        .I4(ram_reg_bram_2_3[8]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({Q[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({lineBuffer_address1[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70,ram_reg_bram_0_n_71,ram_reg_bram_0_n_72}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,ram_reg_bram_0_n_143,ram_reg_bram_0_n_144}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(ram_reg_bram_1_0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(lineBuffer_ce1_local),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_0_n_5),
        .CASINSBITERR(ram_reg_bram_0_n_6),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,d0[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:16],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:2],q1[1:0]}),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_i_3__0_n_5),
        .ENBWREN(ram_reg_bram_1_1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_i_5__0_n_5,ram_reg_bram_1_i_5__0_n_5,ram_reg_bram_1_i_5__0_n_5,ram_reg_bram_1_i_5__0_n_5}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_1_i_2__0
       (.I0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(lineBuffer_ce1_local));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_bram_1_i_3__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_1),
        .I4(icmp_ln891_reg_1978),
        .I5(Q[11]),
        .O(ram_reg_bram_1_i_3__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_bram_1_i_5__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(Q[11]),
        .O(ram_reg_bram_1_i_5__0_n_5));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_2
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({lineBuffer_address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,d0[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:6],q1[7:2]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_we0_local),
        .ENBWREN(lineBuffer_ce1_local),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_1__1
       (.I0(q1[7]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[23]),
        .I4(ram_reg_bram_2_3[23]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_bram_2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(icmp_ln891_reg_1978),
        .I3(ram_reg_bram_2_1),
        .I4(cmp59_i_reg_465),
        .O(lineBuffer_we0_local));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_2__1
       (.I0(q1[6]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[22]),
        .I4(ram_reg_bram_2_3[22]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[22]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_3__0
       (.I0(q1[5]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[21]),
        .I4(ram_reg_bram_2_3[21]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[21]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_4__0
       (.I0(q1[4]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[20]),
        .I4(ram_reg_bram_2_3[20]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[20]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_5__0
       (.I0(q1[3]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[19]),
        .I4(ram_reg_bram_2_3[19]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[19]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_6__0
       (.I0(q1[2]),
        .I1(cmp203_i_reg_470),
        .I2(cmp59_i_reg_465),
        .I3(ram_reg_bram_2_2[18]),
        .I4(ram_reg_bram_2_3[18]),
        .I5(ram_reg_bram_1_2),
        .O(ram_reg_bram_2_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_2_i_9__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(WEA));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9
   (ce1,
    ap_enable_reg_pp0_iter1_reg,
    D,
    q1,
    ram_reg_bram_2_0,
    \p_0_0_0948_21422_i_fu_282_reg[7] ,
    \p_0_0_0950_21416_i_fu_274_reg[7] ,
    ram_reg_bram_1_0,
    \p_0_0_0949_21419_i_fu_278_reg[7] ,
    \cmp59_i_reg_545_reg[0] ,
    \cmp59_i_reg_545_reg[0]_0 ,
    \cmp59_i_reg_545_reg[0]_1 ,
    LineBufVal_2_fu_1176_p4,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
    ap_block_pp0_stage0_11001__0,
    ap_enable_reg_pp0_iter1,
    icmp_ln643_reg_2162,
    ram_reg_bram_1_1,
    ram_reg_bram_1_2,
    Q,
    \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ,
    \ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] ,
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ,
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] ,
    imgG_dout,
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ,
    \ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] ,
    \ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] ,
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] ,
    ap_loop_init,
    \p_0_2_0_0_09101501_i_fu_258_reg[7] ,
    \p_0_0_0_0_09081497_i_fu_250_reg[7] ,
    \p_0_1_0_0_09091499_i_fu_254_reg[7] ,
    cmp203_i_reg_550,
    ram_reg_bram_2_1,
    \SRL_SIG_reg[0]_0 ,
    ram_reg_bram_1_3,
    ram_reg_bram_2_2,
    ap_clk,
    ram_reg_bram_0_0,
    address1,
    WEA,
    ram_reg_bram_1_4,
    ram_reg_bram_1_5,
    ram_reg_bram_1_6);
  output ce1;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [7:0]D;
  output [23:0]q1;
  output [7:0]ram_reg_bram_2_0;
  output [7:0]\p_0_0_0948_21422_i_fu_282_reg[7] ;
  output [7:0]\p_0_0_0950_21416_i_fu_274_reg[7] ;
  output [7:0]ram_reg_bram_1_0;
  output [7:0]\p_0_0_0949_21419_i_fu_278_reg[7] ;
  output [7:0]\cmp59_i_reg_545_reg[0] ;
  output [7:0]\cmp59_i_reg_545_reg[0]_0 ;
  output [7:0]\cmp59_i_reg_545_reg[0]_1 ;
  output [23:0]LineBufVal_2_fu_1176_p4;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  input ap_block_pp0_stage0_11001__0;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln643_reg_2162;
  input ram_reg_bram_1_1;
  input ram_reg_bram_1_2;
  input [7:0]Q;
  input \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ;
  input [7:0]\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] ;
  input \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ;
  input [7:0]\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] ;
  input [23:0]imgG_dout;
  input \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ;
  input [7:0]\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] ;
  input [7:0]\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] ;
  input [7:0]\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] ;
  input ap_loop_init;
  input [7:0]\p_0_2_0_0_09101501_i_fu_258_reg[7] ;
  input [7:0]\p_0_0_0_0_09081497_i_fu_250_reg[7] ;
  input [7:0]\p_0_1_0_0_09091499_i_fu_254_reg[7] ;
  input cmp203_i_reg_550;
  input [23:0]ram_reg_bram_2_1;
  input [23:0]\SRL_SIG_reg[0]_0 ;
  input ram_reg_bram_1_3;
  input [11:0]ram_reg_bram_2_2;
  input ap_clk;
  input ram_reg_bram_0_0;
  input [11:0]address1;
  input [0:0]WEA;
  input ram_reg_bram_1_4;
  input ram_reg_bram_1_5;
  input [0:0]ram_reg_bram_1_6;

  wire [7:0]D;
  wire [23:0]LineBufVal_2_fu_1176_p4;
  wire [7:0]Q;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]WEA;
  wire [11:0]address1;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init;
  wire [7:0]\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ;
  wire \ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ;
  wire [7:0]\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] ;
  wire [7:0]\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] ;
  wire \ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ;
  wire ce1;
  wire cmp203_i_reg_550;
  wire [7:0]\cmp59_i_reg_545_reg[0] ;
  wire [7:0]\cmp59_i_reg_545_reg[0]_0 ;
  wire [7:0]\cmp59_i_reg_545_reg[0]_1 ;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire icmp_ln643_reg_2162;
  wire [23:0]imgG_dout;
  wire lineBuffer_we0_local;
  wire [7:0]\p_0_0_0948_21422_i_fu_282_reg[7] ;
  wire [7:0]\p_0_0_0949_21419_i_fu_278_reg[7] ;
  wire [7:0]\p_0_0_0950_21416_i_fu_274_reg[7] ;
  wire [7:0]\p_0_0_0_0_09081497_i_fu_250_reg[7] ;
  wire [7:0]\p_0_1_0_0_09091499_i_fu_254_reg[7] ;
  wire [7:0]\p_0_2_0_0_09101501_i_fu_258_reg[7] ;
  wire [23:0]q1;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_i_1__4_n_5;
  wire ram_reg_bram_0_n_143;
  wire ram_reg_bram_0_n_144;
  wire ram_reg_bram_0_n_5;
  wire ram_reg_bram_0_n_57;
  wire ram_reg_bram_0_n_58;
  wire ram_reg_bram_0_n_59;
  wire ram_reg_bram_0_n_6;
  wire ram_reg_bram_0_n_60;
  wire ram_reg_bram_0_n_61;
  wire ram_reg_bram_0_n_62;
  wire ram_reg_bram_0_n_63;
  wire ram_reg_bram_0_n_64;
  wire ram_reg_bram_0_n_65;
  wire ram_reg_bram_0_n_66;
  wire ram_reg_bram_0_n_67;
  wire ram_reg_bram_0_n_68;
  wire ram_reg_bram_0_n_69;
  wire ram_reg_bram_0_n_70;
  wire ram_reg_bram_0_n_71;
  wire ram_reg_bram_0_n_72;
  wire [7:0]ram_reg_bram_1_0;
  wire ram_reg_bram_1_1;
  wire ram_reg_bram_1_2;
  wire ram_reg_bram_1_3;
  wire ram_reg_bram_1_4;
  wire ram_reg_bram_1_5;
  wire [0:0]ram_reg_bram_1_6;
  wire ram_reg_bram_1_i_1__0_n_5;
  wire [7:0]ram_reg_bram_2_0;
  wire [23:0]ram_reg_bram_2_1;
  wire [11:0]ram_reg_bram_2_2;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED;
  wire [3:2]NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_2_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED;
  wire [31:6]NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] [0]),
        .I2(q1[8]),
        .I3(imgG_dout[8]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0949_21419_i_fu_278_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] [1]),
        .I2(q1[9]),
        .I3(imgG_dout[9]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0949_21419_i_fu_278_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] [2]),
        .I2(q1[10]),
        .I3(imgG_dout[10]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0949_21419_i_fu_278_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] [3]),
        .I2(q1[11]),
        .I3(imgG_dout[11]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0949_21419_i_fu_278_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] [4]),
        .I2(q1[12]),
        .I3(imgG_dout[12]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0949_21419_i_fu_278_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] [5]),
        .I2(q1[13]),
        .I3(imgG_dout[13]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0949_21419_i_fu_278_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] [6]),
        .I2(q1[14]),
        .I3(imgG_dout[14]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0949_21419_i_fu_278_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_1_reg_564[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_1_reg_564_reg[7] [7]),
        .I2(q1[15]),
        .I3(imgG_dout[15]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0949_21419_i_fu_278_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] [0]),
        .I2(q1[16]),
        .I3(imgG_dout[16]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0948_21422_i_fu_282_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] [1]),
        .I2(q1[17]),
        .I3(imgG_dout[17]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0948_21422_i_fu_282_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] [2]),
        .I2(q1[18]),
        .I3(imgG_dout[18]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0948_21422_i_fu_282_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] [3]),
        .I2(q1[19]),
        .I3(imgG_dout[19]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0948_21422_i_fu_282_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] [4]),
        .I2(q1[20]),
        .I3(imgG_dout[20]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0948_21422_i_fu_282_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] [5]),
        .I2(q1[21]),
        .I3(imgG_dout[21]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0948_21422_i_fu_282_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] [6]),
        .I2(q1[22]),
        .I3(imgG_dout[22]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0948_21422_i_fu_282_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_2_reg_555[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[7] [7]),
        .I2(q1[23]),
        .I3(imgG_dout[23]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0948_21422_i_fu_282_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_573[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] [0]),
        .I2(q1[0]),
        .I3(imgG_dout[0]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0950_21416_i_fu_274_reg[7] [0]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_573[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] [1]),
        .I2(q1[1]),
        .I3(imgG_dout[1]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0950_21416_i_fu_274_reg[7] [1]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_573[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] [2]),
        .I2(q1[2]),
        .I3(imgG_dout[2]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0950_21416_i_fu_274_reg[7] [2]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_573[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] [3]),
        .I2(q1[3]),
        .I3(imgG_dout[3]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0950_21416_i_fu_274_reg[7] [3]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_573[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] [4]),
        .I2(q1[4]),
        .I3(imgG_dout[4]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0950_21416_i_fu_274_reg[7] [4]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_573[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] [5]),
        .I2(q1[5]),
        .I3(imgG_dout[5]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0950_21416_i_fu_274_reg[7] [5]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_573[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] [6]),
        .I2(q1[6]),
        .I3(imgG_dout[6]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0950_21416_i_fu_274_reg[7] [6]));
  LUT6 #(
    .INIT(64'hFF888888F8F88888)) 
    \ap_phi_reg_pp0_iter2_downleft_reg_573[7]_i_1 
       (.I0(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0] ),
        .I1(\ap_phi_reg_pp0_iter2_downleft_reg_573_reg[7] [7]),
        .I2(q1[7]),
        .I3(imgG_dout[7]),
        .I4(\ap_phi_reg_pp0_iter2_downleft_2_reg_555_reg[0]_0 ),
        .I5(ram_reg_bram_1_2),
        .O(\p_0_0_0950_21416_i_fu_274_reg[7] [7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_591[0]_i_1 
       (.I0(q1[8]),
        .I1(\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] [0]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_1_0[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_591[1]_i_1 
       (.I0(q1[9]),
        .I1(\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] [1]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_1_0[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_591[2]_i_1 
       (.I0(q1[10]),
        .I1(\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] [2]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_1_0[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_591[3]_i_1 
       (.I0(q1[11]),
        .I1(\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] [3]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_1_0[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_591[4]_i_1 
       (.I0(q1[12]),
        .I1(\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] [4]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_1_0[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_591[5]_i_1 
       (.I0(q1[13]),
        .I1(\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] [5]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_1_0[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_591[6]_i_1 
       (.I0(q1[14]),
        .I1(\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] [6]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_1_0[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_3_reg_591[7]_i_1 
       (.I0(q1[15]),
        .I1(\ap_phi_reg_pp0_iter2_pix_3_reg_591_reg[7] [7]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_1_0[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_582[0]_i_1 
       (.I0(q1[16]),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] [0]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_2_0[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_582[1]_i_1 
       (.I0(q1[17]),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] [1]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_2_0[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_582[2]_i_1 
       (.I0(q1[18]),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] [2]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_2_0[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_582[3]_i_1 
       (.I0(q1[19]),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] [3]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_2_0[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_582[4]_i_1 
       (.I0(q1[20]),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] [4]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_2_0[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_582[5]_i_1 
       (.I0(q1[21]),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] [5]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_2_0[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_582[6]_i_1 
       (.I0(q1[22]),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] [6]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_2_0[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_4_reg_582[7]_i_1 
       (.I0(q1[23]),
        .I1(\ap_phi_reg_pp0_iter2_pix_4_reg_582_reg[7] [7]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(ram_reg_bram_2_0[7]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_reg_601[0]_i_1 
       (.I0(q1[0]),
        .I1(Q[0]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_reg_601[1]_i_1 
       (.I0(q1[1]),
        .I1(Q[1]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_reg_601[2]_i_1 
       (.I0(q1[2]),
        .I1(Q[2]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_reg_601[3]_i_1 
       (.I0(q1[3]),
        .I1(Q[3]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_reg_601[4]_i_1 
       (.I0(q1[4]),
        .I1(Q[4]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_reg_601[5]_i_1 
       (.I0(q1[5]),
        .I1(Q[5]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_reg_601[6]_i_1 
       (.I0(q1[6]),
        .I1(Q[6]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0000ACCC)) 
    \ap_phi_reg_pp0_iter2_pix_reg_601[7]_i_1 
       (.I0(q1[7]),
        .I1(Q[7]),
        .I2(\ap_phi_reg_pp0_iter2_pix_reg_601_reg[0] ),
        .I3(icmp_ln643_reg_2162),
        .I4(ram_reg_bram_1_1),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_0_0_09081497_i_fu_250[0]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[0]),
        .I2(imgG_dout[0]),
        .I3(ap_loop_init),
        .I4(\p_0_0_0_0_09081497_i_fu_250_reg[7] [0]),
        .O(\cmp59_i_reg_545_reg[0]_0 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_0_0_09081497_i_fu_250[1]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[1]),
        .I2(imgG_dout[1]),
        .I3(ap_loop_init),
        .I4(\p_0_0_0_0_09081497_i_fu_250_reg[7] [1]),
        .O(\cmp59_i_reg_545_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_0_0_09081497_i_fu_250[2]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[2]),
        .I2(imgG_dout[2]),
        .I3(ap_loop_init),
        .I4(\p_0_0_0_0_09081497_i_fu_250_reg[7] [2]),
        .O(\cmp59_i_reg_545_reg[0]_0 [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_0_0_09081497_i_fu_250[3]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[3]),
        .I2(imgG_dout[3]),
        .I3(ap_loop_init),
        .I4(\p_0_0_0_0_09081497_i_fu_250_reg[7] [3]),
        .O(\cmp59_i_reg_545_reg[0]_0 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_0_0_09081497_i_fu_250[4]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[4]),
        .I2(imgG_dout[4]),
        .I3(ap_loop_init),
        .I4(\p_0_0_0_0_09081497_i_fu_250_reg[7] [4]),
        .O(\cmp59_i_reg_545_reg[0]_0 [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_0_0_09081497_i_fu_250[5]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[5]),
        .I2(imgG_dout[5]),
        .I3(ap_loop_init),
        .I4(\p_0_0_0_0_09081497_i_fu_250_reg[7] [5]),
        .O(\cmp59_i_reg_545_reg[0]_0 [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_0_0_09081497_i_fu_250[6]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[6]),
        .I2(imgG_dout[6]),
        .I3(ap_loop_init),
        .I4(\p_0_0_0_0_09081497_i_fu_250_reg[7] [6]),
        .O(\cmp59_i_reg_545_reg[0]_0 [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_0_0_0_09081497_i_fu_250[7]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[7]),
        .I2(imgG_dout[7]),
        .I3(ap_loop_init),
        .I4(\p_0_0_0_0_09081497_i_fu_250_reg[7] [7]),
        .O(\cmp59_i_reg_545_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091499_i_fu_254[0]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[8]),
        .I2(imgG_dout[8]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091499_i_fu_254_reg[7] [0]),
        .O(\cmp59_i_reg_545_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091499_i_fu_254[1]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[9]),
        .I2(imgG_dout[9]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091499_i_fu_254_reg[7] [1]),
        .O(\cmp59_i_reg_545_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091499_i_fu_254[2]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[10]),
        .I2(imgG_dout[10]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091499_i_fu_254_reg[7] [2]),
        .O(\cmp59_i_reg_545_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091499_i_fu_254[3]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[11]),
        .I2(imgG_dout[11]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091499_i_fu_254_reg[7] [3]),
        .O(\cmp59_i_reg_545_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091499_i_fu_254[4]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[12]),
        .I2(imgG_dout[12]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091499_i_fu_254_reg[7] [4]),
        .O(\cmp59_i_reg_545_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091499_i_fu_254[5]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[13]),
        .I2(imgG_dout[13]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091499_i_fu_254_reg[7] [5]),
        .O(\cmp59_i_reg_545_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091499_i_fu_254[6]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[14]),
        .I2(imgG_dout[14]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091499_i_fu_254_reg[7] [6]),
        .O(\cmp59_i_reg_545_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_1_0_0_09091499_i_fu_254[7]_i_2 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[15]),
        .I2(imgG_dout[15]),
        .I3(ap_loop_init),
        .I4(\p_0_1_0_0_09091499_i_fu_254_reg[7] [7]),
        .O(\cmp59_i_reg_545_reg[0]_1 [7]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_2_0_0_09101501_i_fu_258[0]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[16]),
        .I2(imgG_dout[16]),
        .I3(ap_loop_init),
        .I4(\p_0_2_0_0_09101501_i_fu_258_reg[7] [0]),
        .O(\cmp59_i_reg_545_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_2_0_0_09101501_i_fu_258[1]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[17]),
        .I2(imgG_dout[17]),
        .I3(ap_loop_init),
        .I4(\p_0_2_0_0_09101501_i_fu_258_reg[7] [1]),
        .O(\cmp59_i_reg_545_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_2_0_0_09101501_i_fu_258[2]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[18]),
        .I2(imgG_dout[18]),
        .I3(ap_loop_init),
        .I4(\p_0_2_0_0_09101501_i_fu_258_reg[7] [2]),
        .O(\cmp59_i_reg_545_reg[0] [2]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_2_0_0_09101501_i_fu_258[3]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[19]),
        .I2(imgG_dout[19]),
        .I3(ap_loop_init),
        .I4(\p_0_2_0_0_09101501_i_fu_258_reg[7] [3]),
        .O(\cmp59_i_reg_545_reg[0] [3]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_2_0_0_09101501_i_fu_258[4]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[20]),
        .I2(imgG_dout[20]),
        .I3(ap_loop_init),
        .I4(\p_0_2_0_0_09101501_i_fu_258_reg[7] [4]),
        .O(\cmp59_i_reg_545_reg[0] [4]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_2_0_0_09101501_i_fu_258[5]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[21]),
        .I2(imgG_dout[21]),
        .I3(ap_loop_init),
        .I4(\p_0_2_0_0_09101501_i_fu_258_reg[7] [5]),
        .O(\cmp59_i_reg_545_reg[0] [5]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_2_0_0_09101501_i_fu_258[6]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[22]),
        .I2(imgG_dout[22]),
        .I3(ap_loop_init),
        .I4(\p_0_2_0_0_09101501_i_fu_258_reg[7] [6]),
        .O(\cmp59_i_reg_545_reg[0] [6]));
  LUT5 #(
    .INIT(32'hFFE400E4)) 
    \p_0_2_0_0_09101501_i_fu_258[7]_i_1 
       (.I0(ram_reg_bram_1_2),
        .I1(q1[23]),
        .I2(imgG_dout[23]),
        .I3(ap_loop_init),
        .I4(\p_0_2_0_0_09101501_i_fu_258_reg[7] [7]),
        .O(\cmp59_i_reg_545_reg[0] [7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("FIRST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({ram_reg_bram_2_2[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB({NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:16],ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70,ram_reg_bram_0_n_71,ram_reg_bram_0_n_72}),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB({NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:2],ram_reg_bram_0_n_143,ram_reg_bram_0_n_144}),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(ram_reg_bram_0_n_5),
        .CASOUTSBITERR(ram_reg_bram_0_n_6),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgG_dout[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,imgG_dout[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT(NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:0]),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_0_i_1__4_n_5),
        .ENBWREN(ram_reg_bram_0_0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_14
       (.I0(q1[15]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[15]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[15]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_15__0
       (.I0(q1[14]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[14]),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[14]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_16__0
       (.I0(q1[13]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[13]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[13]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_17__0
       (.I0(q1[12]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[12]),
        .I4(\SRL_SIG_reg[0]_0 [12]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[12]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_18__0
       (.I0(q1[11]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[11]),
        .I4(\SRL_SIG_reg[0]_0 [11]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[11]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_19__0
       (.I0(q1[10]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[10]),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[10]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_bram_0_i_1__4
       (.I0(ram_reg_bram_1_2),
        .I1(ram_reg_bram_1_1),
        .I2(icmp_ln643_reg_2162),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(ram_reg_bram_2_2[11]),
        .O(ram_reg_bram_0_i_1__4_n_5));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_20__0
       (.I0(q1[9]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[9]),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[9]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_21__0
       (.I0(q1[8]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[8]),
        .I4(\SRL_SIG_reg[0]_0 [8]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[8]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_22__0
       (.I0(q1[7]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[7]),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[7]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_23__0
       (.I0(q1[6]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[6]),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[6]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_24__0
       (.I0(q1[5]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[5]),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[5]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_25__0
       (.I0(q1[4]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[4]),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[4]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_26__0
       (.I0(q1[3]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[3]),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[3]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_27__0
       (.I0(q1[2]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[2]),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[2]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_28__0
       (.I0(q1[1]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[1]),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[1]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_29__0
       (.I0(q1[0]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[0]),
        .I4(\SRL_SIG_reg[0]_0 [0]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[0]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_30__0
       (.I0(q1[17]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[17]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[17]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_0_i_31__0
       (.I0(q1[16]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[16]),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[16]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "2048" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("LAST"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_1
       (.ADDRARDADDR({ram_reg_bram_2_2[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1[10:0],1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_n_57,ram_reg_bram_0_n_58,ram_reg_bram_0_n_59,ram_reg_bram_0_n_60,ram_reg_bram_0_n_61,ram_reg_bram_0_n_62,ram_reg_bram_0_n_63,ram_reg_bram_0_n_64,ram_reg_bram_0_n_65,ram_reg_bram_0_n_66,ram_reg_bram_0_n_67,ram_reg_bram_0_n_68,ram_reg_bram_0_n_69,ram_reg_bram_0_n_70,ram_reg_bram_0_n_71,ram_reg_bram_0_n_72}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,ram_reg_bram_0_n_143,ram_reg_bram_0_n_144}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(ram_reg_bram_1_4),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(ce1),
        .CASDOUTA(NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(ram_reg_bram_0_n_5),
        .CASINSBITERR(ram_reg_bram_0_n_6),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_1_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgG_dout[15:0]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,imgG_dout[17:16]}),
        .DINPBDINP({1'b0,1'b0,1'b1,1'b1}),
        .DOUTADOUT(NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED[31:16],q1[15:0]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP({NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED[3:2],q1[17:16]}),
        .ECCPARITY(NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(ram_reg_bram_1_i_1__0_n_5),
        .ENBWREN(ram_reg_bram_1_5),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_1_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ram_reg_bram_1_6,ram_reg_bram_1_6,ram_reg_bram_1_6,ram_reg_bram_1_6}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    ram_reg_bram_1_i_1__0
       (.I0(ram_reg_bram_1_2),
        .I1(ram_reg_bram_1_1),
        .I2(icmp_ln643_reg_2162),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_block_pp0_stage0_11001__0),
        .I5(ram_reg_bram_2_2[11]),
        .O(ram_reg_bram_1_i_1__0_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_1_i_2
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(ce1));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "92184" *) 
  (* RTL_RAM_NAME = "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "3840" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg_bram_2
       (.ADDRARDADDR({ram_reg_bram_2_2,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({address1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_2_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgG_dout[23:18]}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED[31:6],q1[23:18]}),
        .DOUTPADOUTP(NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(lineBuffer_we0_local),
        .ENBWREN(ce1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_2_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({ap_enable_reg_pp0_iter1_reg,ap_enable_reg_pp0_iter1_reg,ap_enable_reg_pp0_iter1_reg,ap_enable_reg_pp0_iter1_reg}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_bram_2_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln643_reg_2162),
        .I3(ram_reg_bram_1_1),
        .I4(ram_reg_bram_1_2),
        .O(lineBuffer_we0_local));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_3
       (.I0(q1[23]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[23]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[23]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_4
       (.I0(q1[22]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[22]),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[22]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_5
       (.I0(q1[21]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[21]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[21]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_6
       (.I0(q1[20]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[20]),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[20]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_7
       (.I0(q1[19]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[19]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[19]));
  LUT6 #(
    .INIT(64'hBA8ABA8ABABA8A8A)) 
    ram_reg_bram_2_i_8
       (.I0(q1[18]),
        .I1(cmp203_i_reg_550),
        .I2(ram_reg_bram_1_2),
        .I3(ram_reg_bram_2_1[18]),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(ram_reg_bram_1_3),
        .O(LineBufVal_2_fu_1176_p4[18]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_2_i_9
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(ap_enable_reg_pp0_iter1_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo
   (m_axis_video_TUSER,
    m_axis_video_TLAST,
    \icmp_ln228_reg_199_reg[0]_0 ,
    Q,
    ack_in_t_reg,
    pop__0,
    MultiPixStream2AXIvideo_U0_ap_ready,
    E,
    p_9_in,
    p_6_in,
    m_axis_video_TVALID,
    m_axis_video_TDATA,
    ap_clk,
    \trunc_ln222_reg_189_reg[11]_0 ,
    S,
    \sub_i_i_reg_194_reg[12]_0 ,
    ap_rst_n_inv,
    \icmp_ln228_reg_199_reg[0]_1 ,
    MultiPixStream2AXIvideo_U0_ap_start,
    m_axis_video_TREADY,
    \data_p1_reg[23] ,
    \data_p1_reg[23]_0 ,
    \data_p1_reg[23]_1 ,
    push,
    imgUnzip_empty_n,
    ap_rst_n,
    SR,
    D,
    \data_p2_reg[23] ,
    \trunc_ln221_reg_184_reg[11]_0 );
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output \icmp_ln228_reg_199_reg[0]_0 ;
  output [1:0]Q;
  output ack_in_t_reg;
  output pop__0;
  output MultiPixStream2AXIvideo_U0_ap_ready;
  output [0:0]E;
  output p_9_in;
  output p_6_in;
  output m_axis_video_TVALID;
  output [23:0]m_axis_video_TDATA;
  input ap_clk;
  input [11:0]\trunc_ln222_reg_189_reg[11]_0 ;
  input [7:0]S;
  input [3:0]\sub_i_i_reg_194_reg[12]_0 ;
  input ap_rst_n_inv;
  input \icmp_ln228_reg_199_reg[0]_1 ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input m_axis_video_TREADY;
  input [23:0]\data_p1_reg[23] ;
  input \data_p1_reg[23]_0 ;
  input [23:0]\data_p1_reg[23]_1 ;
  input push;
  input imgUnzip_empty_n;
  input ap_rst_n;
  input [0:0]SR;
  input [0:0]D;
  input [23:0]\data_p2_reg[23] ;
  input [11:0]\trunc_ln221_reg_184_reg[11]_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire ack_in_t_reg;
  wire and_ln228_reg_207;
  wire \and_ln228_reg_207[0]_i_1_n_5 ;
  wire \ap_CS_fsm[3]_i_3_n_5 ;
  wire \ap_CS_fsm[3]_i_4_n_5 ;
  wire \ap_CS_fsm[3]_i_5_n_5 ;
  wire \ap_CS_fsm[3]_i_6_n_5 ;
  wire \ap_CS_fsm[3]_i_7_n_5 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\data_p1_reg[23] ;
  wire \data_p1_reg[23]_0 ;
  wire [23:0]\data_p1_reg[23]_1 ;
  wire data_p2;
  wire data_p2_6;
  wire [23:0]\data_p2_reg[23] ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_16;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_21;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_22;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_24;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7;
  wire [11:0]i_2_fu_161_p2;
  wire i_2_fu_161_p2_carry__0_n_11;
  wire i_2_fu_161_p2_carry__0_n_12;
  wire i_2_fu_161_p2_carry_n_10;
  wire i_2_fu_161_p2_carry_n_11;
  wire i_2_fu_161_p2_carry_n_12;
  wire i_2_fu_161_p2_carry_n_5;
  wire i_2_fu_161_p2_carry_n_6;
  wire i_2_fu_161_p2_carry_n_7;
  wire i_2_fu_161_p2_carry_n_8;
  wire i_2_fu_161_p2_carry_n_9;
  wire [11:0]i_fu_72_reg;
  wire icmp_ln228_1_fu_156_p2__22;
  wire \icmp_ln228_reg_199_reg[0]_0 ;
  wire \icmp_ln228_reg_199_reg[0]_1 ;
  wire imgUnzip_empty_n;
  wire load_p1;
  wire load_p1_0;
  wire load_p1_2;
  wire load_p2;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [0:0]next__0;
  wire [0:0]next__0_1;
  wire [0:0]next__0_3;
  wire p_6_in;
  wire p_9_in;
  wire pop__0;
  wire push;
  wire regslice_both_m_axis_video_V_last_V_U_n_5;
  wire regslice_both_m_axis_video_V_user_V_U_n_5;
  wire \sof_reg_88_reg_n_5_[0] ;
  wire [1:1]state;
  wire [1:0]state__0;
  wire [1:0]state__0_4;
  wire [1:0]state__0_5;
  wire [12:1]sub_i_i_fu_136_p2;
  wire sub_i_i_fu_136_p2_carry__0_n_10;
  wire sub_i_i_fu_136_p2_carry__0_n_11;
  wire sub_i_i_fu_136_p2_carry__0_n_12;
  wire sub_i_i_fu_136_p2_carry_n_10;
  wire sub_i_i_fu_136_p2_carry_n_11;
  wire sub_i_i_fu_136_p2_carry_n_12;
  wire sub_i_i_fu_136_p2_carry_n_5;
  wire sub_i_i_fu_136_p2_carry_n_6;
  wire sub_i_i_fu_136_p2_carry_n_7;
  wire sub_i_i_fu_136_p2_carry_n_8;
  wire sub_i_i_fu_136_p2_carry_n_9;
  wire [12:0]sub_i_i_reg_194;
  wire [3:0]\sub_i_i_reg_194_reg[12]_0 ;
  wire [11:0]trunc_ln221_reg_184;
  wire [11:0]\trunc_ln221_reg_184_reg[11]_0 ;
  wire [11:0]trunc_ln222_reg_189;
  wire [11:0]\trunc_ln222_reg_189_reg[11]_0 ;
  wire [7:2]NLW_i_2_fu_161_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_i_2_fu_161_p2_carry__0_O_UNCONNECTED;
  wire [7:3]NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED;
  wire [7:4]NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED;

  LUT4 #(
    .INIT(16'h8F80)) 
    \and_ln228_reg_207[0]_i_1 
       (.I0(\sof_reg_88_reg_n_5_[0] ),
        .I1(\icmp_ln228_reg_199_reg[0]_0 ),
        .I2(ap_CS_fsm_state2),
        .I3(and_ln228_reg_207),
        .O(\and_ln228_reg_207[0]_i_1_n_5 ));
  FDRE \and_ln228_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\and_ln228_reg_207[0]_i_1_n_5 ),
        .Q(and_ln228_reg_207),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(i_fu_72_reg[5]),
        .I1(trunc_ln221_reg_184[5]),
        .I2(i_fu_72_reg[2]),
        .I3(trunc_ln221_reg_184[2]),
        .I4(\ap_CS_fsm[3]_i_3_n_5 ),
        .I5(\ap_CS_fsm[3]_i_4_n_5 ),
        .O(icmp_ln228_1_fu_156_p2__22));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT5 #(
    .INIT(32'hFFFF6FF6)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(trunc_ln221_reg_184[0]),
        .I1(i_fu_72_reg[0]),
        .I2(trunc_ln221_reg_184[1]),
        .I3(i_fu_72_reg[1]),
        .I4(\ap_CS_fsm[3]_i_5_n_5 ),
        .O(\ap_CS_fsm[3]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(\ap_CS_fsm[3]_i_6_n_5 ),
        .I1(i_fu_72_reg[7]),
        .I2(trunc_ln221_reg_184[7]),
        .I3(i_fu_72_reg[6]),
        .I4(trunc_ln221_reg_184[6]),
        .I5(\ap_CS_fsm[3]_i_7_n_5 ),
        .O(\ap_CS_fsm[3]_i_4_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(i_fu_72_reg[4]),
        .I1(trunc_ln221_reg_184[4]),
        .I2(i_fu_72_reg[3]),
        .I3(trunc_ln221_reg_184[3]),
        .O(\ap_CS_fsm[3]_i_5_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(i_fu_72_reg[10]),
        .I1(trunc_ln221_reg_184[10]),
        .I2(i_fu_72_reg[9]),
        .I3(trunc_ln221_reg_184[9]),
        .O(\ap_CS_fsm[3]_i_6_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(i_fu_72_reg[11]),
        .I1(trunc_ln221_reg_184[11]),
        .I2(i_fu_72_reg[8]),
        .I3(trunc_ln221_reg_184[8]),
        .O(\ap_CS_fsm[3]_i_7_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100
       (.D(next__0_3),
        .E(load_p1_2),
        .\FSM_sequential_state_reg[0] (state__0),
        .\FSM_sequential_state_reg[0]_0 (state__0_5),
        .\FSM_sequential_state_reg[0]_1 (state__0_4),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(Q),
        .ack_in_t_reg(ack_in_t_reg),
        .and_ln228_reg_207(and_ln228_reg_207),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(ap_NS_fsm[2:1]),
        .ap_enable_reg_pp0_iter1_reg_0(next__0_1),
        .ap_enable_reg_pp0_iter1_reg_1(next__0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_reg_197_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_22),
        .\axi_last_reg_197_reg[0]_1 (sub_i_i_reg_194),
        .data_p2(data_p2_6),
        .data_p2_1(data_p2),
        .\data_p2_reg[0] (regslice_both_m_axis_video_V_user_V_U_n_5),
        .\data_p2_reg[0]_0 (regslice_both_m_axis_video_V_last_V_U_n_5),
        .empty_n_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_24),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .\icmp_ln230_reg_193_reg[0]_0 (E),
        .\icmp_ln230_reg_193_reg[0]_1 (load_p2),
        .\icmp_ln230_reg_193_reg[0]_2 (trunc_ln222_reg_189),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .load_p1(load_p1_0),
        .load_p1_0(load_p1),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .\sof_2_reg_134_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_21),
        .\sof_2_reg_134_reg[0]_1 (\sof_reg_88_reg_n_5_[0] ),
        .\state_reg[0] (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_16),
        .\state_reg[1] ({state,m_axis_video_TVALID}));
  FDRE #(
    .INIT(1'b0)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_24),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i_2_fu_161_p2_carry
       (.CI(i_fu_72_reg[0]),
        .CI_TOP(1'b0),
        .CO({i_2_fu_161_p2_carry_n_5,i_2_fu_161_p2_carry_n_6,i_2_fu_161_p2_carry_n_7,i_2_fu_161_p2_carry_n_8,i_2_fu_161_p2_carry_n_9,i_2_fu_161_p2_carry_n_10,i_2_fu_161_p2_carry_n_11,i_2_fu_161_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_161_p2[8:1]),
        .S(i_fu_72_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 i_2_fu_161_p2_carry__0
       (.CI(i_2_fu_161_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_i_2_fu_161_p2_carry__0_CO_UNCONNECTED[7:2],i_2_fu_161_p2_carry__0_n_11,i_2_fu_161_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_i_2_fu_161_p2_carry__0_O_UNCONNECTED[7:3],i_2_fu_161_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,i_fu_72_reg[11:9]}));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_72[0]_i_1 
       (.I0(i_fu_72_reg[0]),
        .O(i_2_fu_161_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \i_fu_72[11]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln228_1_fu_156_p2__22),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[0]),
        .Q(i_fu_72_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[10] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[10]),
        .Q(i_fu_72_reg[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[11] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[11]),
        .Q(i_fu_72_reg[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[1]),
        .Q(i_fu_72_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[2]),
        .Q(i_fu_72_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[3]),
        .Q(i_fu_72_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[4]),
        .Q(i_fu_72_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[5]),
        .Q(i_fu_72_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[6]),
        .Q(i_fu_72_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[7]),
        .Q(i_fu_72_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[8] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[8]),
        .Q(i_fu_72_reg[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \i_fu_72_reg[9] 
       (.C(ap_clk),
        .CE(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0),
        .D(i_2_fu_161_p2[9]),
        .Q(i_fu_72_reg[9]),
        .R(SR));
  FDRE \icmp_ln228_reg_199_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln228_reg_199_reg[0]_1 ),
        .Q(\icmp_ln228_reg_199_reg[0]_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1 regslice_both_m_axis_video_V_data_V_U
       (.D(next__0_3),
        .E(load_p2),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(state__0),
        .\ap_CS_fsm_reg[0] ({ap_CS_fsm_state4,ap_CS_fsm_state2,Q[0]}),
        .\ap_CS_fsm_reg[3] ({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[23]_0 (\data_p1_reg[23] ),
        .\data_p1_reg[23]_1 (\data_p1_reg[23]_0 ),
        .\data_p1_reg[23]_2 (\data_p1_reg[23]_1 ),
        .\data_p1_reg[23]_3 (load_p1_2),
        .\data_p2_reg[23]_0 (\data_p2_reg[23] ),
        .icmp_ln228_1_fu_156_p2__22(icmp_ln228_1_fu_156_p2__22),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .pop__0(pop__0),
        .\state_reg[0]_0 (ack_in_t_reg),
        .\state_reg[1]_0 ({state,m_axis_video_TVALID}),
        .\state_reg[1]_1 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0 regslice_both_m_axis_video_V_last_V_U
       (.D(next__0),
        .\FSM_sequential_state_reg[1]_0 (ack_in_t_reg),
        .Q(state__0_4),
        .ack_in_t_reg_0(regslice_both_m_axis_video_V_last_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2),
        .\data_p2_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_22),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .load_p1(load_p1_0),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2 regslice_both_m_axis_video_V_user_V_U
       (.D(next__0_1),
        .\FSM_sequential_state_reg[1]_0 (ack_in_t_reg),
        .Q(state__0_5),
        .ack_in_t_reg_0(regslice_both_m_axis_video_V_user_V_U_n_5),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_p2(data_p2_6),
        .\data_p2_reg[0]_0 (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_21),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .load_p1(load_p1),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER));
  FDRE \sof_reg_88_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7),
        .Q(\sof_reg_88_reg_n_5_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sub_i_i_fu_136_p2_carry
       (.CI(\trunc_ln222_reg_189_reg[11]_0 [0]),
        .CI_TOP(1'b0),
        .CO({sub_i_i_fu_136_p2_carry_n_5,sub_i_i_fu_136_p2_carry_n_6,sub_i_i_fu_136_p2_carry_n_7,sub_i_i_fu_136_p2_carry_n_8,sub_i_i_fu_136_p2_carry_n_9,sub_i_i_fu_136_p2_carry_n_10,sub_i_i_fu_136_p2_carry_n_11,sub_i_i_fu_136_p2_carry_n_12}),
        .DI(\trunc_ln222_reg_189_reg[11]_0 [8:1]),
        .O(sub_i_i_fu_136_p2[8:1]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 sub_i_i_fu_136_p2_carry__0
       (.CI(sub_i_i_fu_136_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED[7:3],sub_i_i_fu_136_p2_carry__0_n_10,sub_i_i_fu_136_p2_carry__0_n_11,sub_i_i_fu_136_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,\trunc_ln222_reg_189_reg[11]_0 [11:9]}),
        .O({NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED[7:4],sub_i_i_fu_136_p2[12:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,\sub_i_i_reg_194_reg[12]_0 }));
  FDRE \sub_i_i_reg_194_reg[0] 
       (.C(ap_clk),
        .CE(SR),
        .D(D),
        .Q(sub_i_i_reg_194[0]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[10] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[10]),
        .Q(sub_i_i_reg_194[10]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[11] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[11]),
        .Q(sub_i_i_reg_194[11]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[12] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[12]),
        .Q(sub_i_i_reg_194[12]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[1] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[1]),
        .Q(sub_i_i_reg_194[1]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[2] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[2]),
        .Q(sub_i_i_reg_194[2]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[3] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[3]),
        .Q(sub_i_i_reg_194[3]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[4] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[4]),
        .Q(sub_i_i_reg_194[4]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[5] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[5]),
        .Q(sub_i_i_reg_194[5]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[6] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[6]),
        .Q(sub_i_i_reg_194[6]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[7] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[7]),
        .Q(sub_i_i_reg_194[7]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[8] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[8]),
        .Q(sub_i_i_reg_194[8]),
        .R(1'b0));
  FDRE \sub_i_i_reg_194_reg[9] 
       (.C(ap_clk),
        .CE(SR),
        .D(sub_i_i_fu_136_p2[9]),
        .Q(sub_i_i_reg_194[9]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[0] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [0]),
        .Q(trunc_ln221_reg_184[0]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[10] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [10]),
        .Q(trunc_ln221_reg_184[10]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[11] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [11]),
        .Q(trunc_ln221_reg_184[11]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[1] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [1]),
        .Q(trunc_ln221_reg_184[1]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[2] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [2]),
        .Q(trunc_ln221_reg_184[2]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[3] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [3]),
        .Q(trunc_ln221_reg_184[3]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[4] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [4]),
        .Q(trunc_ln221_reg_184[4]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[5] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [5]),
        .Q(trunc_ln221_reg_184[5]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[6] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [6]),
        .Q(trunc_ln221_reg_184[6]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[7] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [7]),
        .Q(trunc_ln221_reg_184[7]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[8] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [8]),
        .Q(trunc_ln221_reg_184[8]),
        .R(1'b0));
  FDRE \trunc_ln221_reg_184_reg[9] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln221_reg_184_reg[11]_0 [9]),
        .Q(trunc_ln221_reg_184[9]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[0] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [0]),
        .Q(trunc_ln222_reg_189[0]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[10] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [10]),
        .Q(trunc_ln222_reg_189[10]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[11] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [11]),
        .Q(trunc_ln222_reg_189[11]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[1] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [1]),
        .Q(trunc_ln222_reg_189[1]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[2] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [2]),
        .Q(trunc_ln222_reg_189[2]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[3] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [3]),
        .Q(trunc_ln222_reg_189[3]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[4] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [4]),
        .Q(trunc_ln222_reg_189[4]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[5] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [5]),
        .Q(trunc_ln222_reg_189[5]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[6] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [6]),
        .Q(trunc_ln222_reg_189[6]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[7] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [7]),
        .Q(trunc_ln222_reg_189[7]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[8] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [8]),
        .Q(trunc_ln222_reg_189[8]),
        .R(1'b0));
  FDRE \trunc_ln222_reg_189_reg[9] 
       (.C(ap_clk),
        .CE(SR),
        .D(\trunc_ln222_reg_189_reg[11]_0 [9]),
        .Q(trunc_ln222_reg_189[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
   (grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
    empty_n_reg,
    D,
    E,
    \icmp_ln230_reg_193_reg[0]_0 ,
    p_9_in,
    p_6_in,
    \icmp_ln230_reg_193_reg[0]_1 ,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    \state_reg[0] ,
    load_p1,
    load_p1_0,
    ap_done_cache_reg,
    \sof_2_reg_134_reg[0]_0 ,
    \axi_last_reg_197_reg[0]_0 ,
    ack_in_t_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg,
    ap_clk,
    ap_rst_n_inv,
    MultiPixStream2AXIvideo_U0_ap_start,
    Q,
    \sof_2_reg_134_reg[0]_1 ,
    and_ln228_reg_207,
    m_axis_video_TREADY,
    \FSM_sequential_state_reg[0] ,
    push,
    imgUnzip_empty_n,
    m_axis_video_TREADY_int_regslice,
    \FSM_sequential_state_reg[0]_0 ,
    \FSM_sequential_state_reg[0]_1 ,
    \state_reg[1] ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0,
    ap_rst_n,
    \icmp_ln230_reg_193_reg[0]_2 ,
    \axi_last_reg_197_reg[0]_1 ,
    \data_p2_reg[0] ,
    data_p2,
    \data_p2_reg[0]_0 ,
    data_p2_1);
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  output empty_n_reg;
  output [0:0]D;
  output [0:0]E;
  output [0:0]\icmp_ln230_reg_193_reg[0]_0 ;
  output p_9_in;
  output p_6_in;
  output [0:0]\icmp_ln230_reg_193_reg[0]_1 ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]ap_enable_reg_pp0_iter1_reg_1;
  output [0:0]\state_reg[0] ;
  output load_p1;
  output load_p1_0;
  output [1:0]ap_done_cache_reg;
  output \sof_2_reg_134_reg[0]_0 ;
  output \axi_last_reg_197_reg[0]_0 ;
  output ack_in_t_reg;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  input ap_clk;
  input ap_rst_n_inv;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [1:0]Q;
  input \sof_2_reg_134_reg[0]_1 ;
  input and_ln228_reg_207;
  input m_axis_video_TREADY;
  input [1:0]\FSM_sequential_state_reg[0] ;
  input push;
  input imgUnzip_empty_n;
  input m_axis_video_TREADY_int_regslice;
  input [1:0]\FSM_sequential_state_reg[0]_0 ;
  input [1:0]\FSM_sequential_state_reg[0]_1 ;
  input [1:0]\state_reg[1] ;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  input ap_rst_n;
  input [11:0]\icmp_ln230_reg_193_reg[0]_2 ;
  input [12:0]\axi_last_reg_197_reg[0]_1 ;
  input \data_p2_reg[0] ;
  input data_p2;
  input \data_p2_reg[0]_0 ;
  input data_p2_1;

  wire [0:0]D;
  wire [0:0]E;
  wire [1:0]\FSM_sequential_state_reg[0] ;
  wire [1:0]\FSM_sequential_state_reg[0]_0 ;
  wire [1:0]\FSM_sequential_state_reg[0]_1 ;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire ack_in_t_reg;
  wire and_ln228_reg_207;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [1:0]ap_done_cache_reg;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_5;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_1;
  wire axi_last_fu_170_p2;
  wire \axi_last_reg_197_reg[0]_0 ;
  wire [12:0]\axi_last_reg_197_reg[0]_1 ;
  wire data_p2;
  wire data_p2_1;
  wire \data_p2_reg[0] ;
  wire \data_p2_reg[0]_0 ;
  wire empty_n_reg;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_6;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire icmp_ln230_fu_154_p2;
  wire [0:0]\icmp_ln230_reg_193_reg[0]_0 ;
  wire [0:0]\icmp_ln230_reg_193_reg[0]_1 ;
  wire [11:0]\icmp_ln230_reg_193_reg[0]_2 ;
  wire \icmp_ln230_reg_193_reg_n_5_[0] ;
  wire imgUnzip_empty_n;
  wire [11:0]j_2_fu_160_p2;
  wire j_2_fu_160_p2_carry__0_n_11;
  wire j_2_fu_160_p2_carry__0_n_12;
  wire j_2_fu_160_p2_carry_n_10;
  wire j_2_fu_160_p2_carry_n_11;
  wire j_2_fu_160_p2_carry_n_12;
  wire j_2_fu_160_p2_carry_n_5;
  wire j_2_fu_160_p2_carry_n_6;
  wire j_2_fu_160_p2_carry_n_7;
  wire j_2_fu_160_p2_carry_n_8;
  wire j_2_fu_160_p2_carry_n_9;
  wire j_fu_76;
  wire \j_fu_76_reg_n_5_[0] ;
  wire \j_fu_76_reg_n_5_[10] ;
  wire \j_fu_76_reg_n_5_[11] ;
  wire \j_fu_76_reg_n_5_[1] ;
  wire \j_fu_76_reg_n_5_[2] ;
  wire \j_fu_76_reg_n_5_[3] ;
  wire \j_fu_76_reg_n_5_[4] ;
  wire \j_fu_76_reg_n_5_[5] ;
  wire \j_fu_76_reg_n_5_[6] ;
  wire \j_fu_76_reg_n_5_[7] ;
  wire \j_fu_76_reg_n_5_[8] ;
  wire \j_fu_76_reg_n_5_[9] ;
  wire load_p1;
  wire load_p1_0;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire \sof_2_reg_134_reg[0]_0 ;
  wire \sof_2_reg_134_reg[0]_1 ;
  wire [0:0]\state_reg[0] ;
  wire [1:0]\state_reg[1] ;
  wire [7:2]NLW_j_2_fu_160_p2_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_j_2_fu_160_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000000800FF0000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I3(m_axis_video_TREADY),
        .I4(\FSM_sequential_state_reg[0] [0]),
        .I5(\FSM_sequential_state_reg[0] [1]),
        .O(D));
  LUT6 #(
    .INIT(64'h0000000800FF0000)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I3(m_axis_video_TREADY),
        .I4(\FSM_sequential_state_reg[0]_0 [0]),
        .I5(\FSM_sequential_state_reg[0]_0 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'h0000000800FF0000)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I3(m_axis_video_TREADY),
        .I4(\FSM_sequential_state_reg[0]_1 [0]),
        .I5(\FSM_sequential_state_reg[0]_1 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT6 #(
    .INIT(64'hAAAA8000AAAAAAAA)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(Q[1]),
        .I3(imgUnzip_empty_n),
        .I4(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_done_reg1));
  LUT6 #(
    .INIT(64'hAAAEAEAEAEAEAEAE)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I3(imgUnzip_empty_n),
        .I4(Q[1]),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE \axi_last_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(axi_last_fu_170_p2),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000AAAA20003000)) 
    \data_p1[0]_i_2__1 
       (.I0(m_axis_video_TREADY),
        .I1(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\FSM_sequential_state_reg[0]_1 [1]),
        .I5(\FSM_sequential_state_reg[0]_1 [0]),
        .O(load_p1));
  LUT6 #(
    .INIT(64'h0000AAAA20003000)) 
    \data_p1[0]_i_2__2 
       (.I0(m_axis_video_TREADY),
        .I1(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\FSM_sequential_state_reg[0]_0 [1]),
        .I5(\FSM_sequential_state_reg[0]_0 [0]),
        .O(load_p1_0));
  LUT6 #(
    .INIT(64'h0000AAAA20003000)) 
    \data_p1[23]_i_1 
       (.I0(m_axis_video_TREADY),
        .I1(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\FSM_sequential_state_reg[0] [1]),
        .I5(\FSM_sequential_state_reg[0] [0]),
        .O(E));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \data_p2[0]_i_1__2 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .I1(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\data_p2_reg[0] ),
        .I5(data_p2),
        .O(\sof_2_reg_134_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hEFFFFFFF20000000)) 
    \data_p2[0]_i_1__3 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .I1(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\data_p2_reg[0]_0 ),
        .I5(data_p2_1),
        .O(\axi_last_reg_197_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    \data_p2[23]_i_1 
       (.I0(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(imgUnzip_empty_n),
        .I3(Q[1]),
        .I4(m_axis_video_TREADY_int_regslice),
        .O(\icmp_ln230_reg_193_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    empty_n_i_2__0
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(imgUnzip_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I5(push),
        .O(p_6_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 flow_control_loop_pipe_sequential_init_U
       (.D(j_2_fu_160_p2[0]),
        .E(j_fu_76),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_11),
        .and_ln228_reg_207(and_ln228_reg_207),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_fu_170_p2(axi_last_fu_170_p2),
        .\axi_last_reg_197_reg[0] (\axi_last_reg_197_reg[0]_1 ),
        .empty_n_reg(empty_n_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg(flow_control_loop_pipe_sequential_init_U_n_27),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0),
        .grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .icmp_ln230_fu_154_p2(icmp_ln230_fu_154_p2),
        .\icmp_ln230_reg_193_reg[0] (\icmp_ln230_reg_193_reg[0]_2 ),
        .\icmp_ln230_reg_193_reg[0]_0 ({\j_fu_76_reg_n_5_[11] ,\j_fu_76_reg_n_5_[10] ,\j_fu_76_reg_n_5_[9] ,\j_fu_76_reg_n_5_[8] ,\j_fu_76_reg_n_5_[7] ,\j_fu_76_reg_n_5_[6] ,\j_fu_76_reg_n_5_[5] ,\j_fu_76_reg_n_5_[4] ,\j_fu_76_reg_n_5_[3] ,\j_fu_76_reg_n_5_[2] ,\j_fu_76_reg_n_5_[1] ,\j_fu_76_reg_n_5_[0] }),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .\j_fu_76_reg[11] ({ap_sig_allocacmp_j_1[11:6],ap_sig_allocacmp_j_1[4:3],ap_sig_allocacmp_j_1[1:0]}),
        .m_axis_video_TREADY_int_regslice(m_axis_video_TREADY_int_regslice),
        .\sof_2_reg_134_reg[0] (flow_control_loop_pipe_sequential_init_U_n_6),
        .\sof_2_reg_134_reg[0]_0 (\sof_2_reg_134_reg[0]_1 ),
        .\sof_2_reg_134_reg[0]_1 (\icmp_ln230_reg_193_reg_n_5_[0] ));
  FDRE \icmp_ln230_reg_193_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln230_fu_154_p2),
        .Q(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_2_fu_160_p2_carry
       (.CI(ap_sig_allocacmp_j_1[0]),
        .CI_TOP(1'b0),
        .CO({j_2_fu_160_p2_carry_n_5,j_2_fu_160_p2_carry_n_6,j_2_fu_160_p2_carry_n_7,j_2_fu_160_p2_carry_n_8,j_2_fu_160_p2_carry_n_9,j_2_fu_160_p2_carry_n_10,j_2_fu_160_p2_carry_n_11,j_2_fu_160_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(j_2_fu_160_p2[8:1]),
        .S({ap_sig_allocacmp_j_1[8:6],flow_control_loop_pipe_sequential_init_U_n_25,ap_sig_allocacmp_j_1[4:3],flow_control_loop_pipe_sequential_init_U_n_26,ap_sig_allocacmp_j_1[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 j_2_fu_160_p2_carry__0
       (.CI(j_2_fu_160_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_j_2_fu_160_p2_carry__0_CO_UNCONNECTED[7:2],j_2_fu_160_p2_carry__0_n_11,j_2_fu_160_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_j_2_fu_160_p2_carry__0_O_UNCONNECTED[7:3],j_2_fu_160_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,ap_sig_allocacmp_j_1[11:9]}));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[0]),
        .Q(\j_fu_76_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[10]),
        .Q(\j_fu_76_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[11]),
        .Q(\j_fu_76_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[1]),
        .Q(\j_fu_76_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[2]),
        .Q(\j_fu_76_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[3]),
        .Q(\j_fu_76_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[4]),
        .Q(\j_fu_76_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[5]),
        .Q(\j_fu_76_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[6]),
        .Q(\j_fu_76_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[7]),
        .Q(\j_fu_76_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[8]),
        .Q(\j_fu_76_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  FDRE #(
    .INIT(1'b0)) 
    \j_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_76),
        .D(j_2_fu_160_p2[9]),
        .Q(\j_fu_76_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_11));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAAA)) 
    \mOutPtr[2]_i_1__6 
       (.I0(push),
        .I1(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(imgUnzip_empty_n),
        .I4(Q[1]),
        .I5(m_axis_video_TREADY_int_regslice),
        .O(\icmp_ln230_reg_193_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \mOutPtr[2]_i_3__3 
       (.I0(push),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(Q[1]),
        .I3(imgUnzip_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .O(p_9_in));
  FDRE \sof_2_reg_134_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_6),
        .Q(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \state[0]_i_2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(imgUnzip_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .O(ack_in_t_reg));
  LUT6 #(
    .INIT(64'hFDFDFDFDF5FDFDFD)) 
    \state[1]_i_1__0 
       (.I0(\state_reg[1] [0]),
        .I1(\state_reg[1] [1]),
        .I2(m_axis_video_TREADY),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln230_reg_193_reg_n_5_[0] ),
        .O(\state_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval
   (Q,
    ap_loop_init_int,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
    start_once_reg,
    E,
    p_9_in,
    p_6_in,
    \ap_CS_fsm_reg[1]_0 ,
    p_9_in_0,
    p_6_in_1,
    \ap_CS_fsm_reg[0]_0 ,
    push,
    D,
    \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 ,
    \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 ,
    \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 ,
    ap_clk,
    ap_rst_n_inv,
    push_2,
    imgRgb_empty_n,
    ap_rst_n,
    ZipperRemoval_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    imgUnzip_full_n,
    icmp_ln1107_fu_229_p2_carry,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    \mOutPtr_reg[1] ,
    start_for_ZipperRemoval_U0_full_n,
    Debayer_U0_ap_start,
    \loopWidth_reg_281_reg[16]_0 ,
    \p_0_0_0482_1653_fu_118_reg[7] ,
    \p_0_0_0481_1656_fu_122_reg[7] ,
    \p_0_0_0480_1659_fu_126_reg[7] );
  output [2:0]Q;
  output ap_loop_init_int;
  output grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  output start_once_reg;
  output [0:0]E;
  output p_9_in;
  output p_6_in;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  output p_9_in_0;
  output p_6_in_1;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output push;
  output [23:0]D;
  output [7:0]\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 ;
  output [7:0]\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 ;
  output [7:0]\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input push_2;
  input imgRgb_empty_n;
  input ap_rst_n;
  input ZipperRemoval_U0_ap_start;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input imgUnzip_full_n;
  input [15:0]icmp_ln1107_fu_229_p2_carry;
  input start_once_reg_reg_0;
  input [12:0]start_once_reg_reg_1;
  input \mOutPtr_reg[1] ;
  input start_for_ZipperRemoval_U0_full_n;
  input Debayer_U0_ap_start;
  input [16:0]\loopWidth_reg_281_reg[16]_0 ;
  input [7:0]\p_0_0_0482_1653_fu_118_reg[7] ;
  input [7:0]\p_0_0_0481_1656_fu_122_reg[7] ;
  input [7:0]\p_0_0_0480_1659_fu_126_reg[7] ;

  wire [23:0]D;
  wire Debayer_U0_ap_start;
  wire [0:0]E;
  wire [2:0]Q;
  wire ZipperRemoval_U0_ap_start;
  wire \ap_CS_fsm[2]_i_3__1_n_5 ;
  wire \ap_CS_fsm[2]_i_5__1_n_5 ;
  wire \ap_CS_fsm[2]_i_6__1_n_5 ;
  wire \ap_CS_fsm[2]_i_7__1_n_5 ;
  wire \ap_CS_fsm[2]_i_8_n_5 ;
  wire \ap_CS_fsm[2]_i_9_n_5 ;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [4:0]conv2_i_i_lcssa679_fu_76;
  wire conv2_i_i_lcssa679_fu_760;
  wire [4:0]conv2_i_i_lcssa679_load_reg_289;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_12;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_26;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_27;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_28;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_43;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_44;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_97;
  wire [4:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o;
  wire [4:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out;
  wire icmp_ln1099_fu_184_p2__30;
  wire [15:0]icmp_ln1107_fu_229_p2_carry;
  wire imgRgb_empty_n;
  wire imgUnzip_full_n;
  wire [16:0]loopWidth_reg_281;
  wire \loopWidth_reg_281[16]_i_1_n_5 ;
  wire [16:0]\loopWidth_reg_281_reg[16]_0 ;
  wire \mOutPtr_reg[1] ;
  wire [7:0]p_0_0_0477645_lcssa660684_fu_88;
  wire [7:0]\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 ;
  wire [7:0]p_0_0_0478643_lcssa657682_fu_84;
  wire p_0_0_0478643_lcssa657682_fu_840;
  wire [7:0]\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 ;
  wire [7:0]p_0_0_0479647_lcssa654681_fu_80;
  wire [7:0]\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 ;
  wire [7:0]\p_0_0_0480_1659_fu_126_reg[7] ;
  wire [7:0]p_0_0_0480_1_lcssa677_fu_72;
  wire [7:0]\p_0_0_0481_1656_fu_122_reg[7] ;
  wire [7:0]p_0_0_0481_1_lcssa675_fu_68;
  wire [7:0]\p_0_0_0482_1653_fu_118_reg[7] ;
  wire [7:0]p_0_0_0482_1_lcssa673_fu_64;
  wire [4:0]p_0_0_0483_1_lcssa671_fu_60;
  wire p_0_0_0483_1_lcssa671_fu_600;
  wire p_6_in;
  wire p_6_in_1;
  wire p_9_in;
  wire p_9_in_0;
  wire push;
  wire push_2;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__2_n_5;
  wire start_once_reg_reg_0;
  wire [12:0]start_once_reg_reg_1;
  wire [15:0]y_2_fu_189_p2;
  wire y_2_fu_189_p2_carry__0_n_10;
  wire y_2_fu_189_p2_carry__0_n_11;
  wire y_2_fu_189_p2_carry__0_n_12;
  wire y_2_fu_189_p2_carry__0_n_7;
  wire y_2_fu_189_p2_carry__0_n_8;
  wire y_2_fu_189_p2_carry__0_n_9;
  wire y_2_fu_189_p2_carry_n_10;
  wire y_2_fu_189_p2_carry_n_11;
  wire y_2_fu_189_p2_carry_n_12;
  wire y_2_fu_189_p2_carry_n_5;
  wire y_2_fu_189_p2_carry_n_6;
  wire y_2_fu_189_p2_carry_n_7;
  wire y_2_fu_189_p2_carry_n_8;
  wire y_2_fu_189_p2_carry_n_9;
  wire y_fu_560;
  wire [15:0]y_fu_56_reg;
  wire [5:0]zext_ln1129_1_fu_339_p1;
  wire [6:0]zext_ln1129_2_fu_353_p1;
  wire [4:0]zext_ln1129_4_fu_381_p1;
  wire [8:1]zext_ln1147_1_fu_476_p1;
  wire [8:1]zext_ln1148_1_fu_521_p1;
  wire [8:1]zext_ln1149_1_fu_566_p1;
  wire [7:6]NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8F8F8FFF88888888)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln1099_fu_184_p2__30),
        .I2(ZipperRemoval_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln1099_fu_184_p2__30),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00004004)) 
    \ap_CS_fsm[2]_i_2__1 
       (.I0(\ap_CS_fsm[2]_i_3__1_n_5 ),
        .I1(start_once_reg_reg_0),
        .I2(y_fu_56_reg[15]),
        .I3(start_once_reg_reg_1[12]),
        .I4(\ap_CS_fsm[2]_i_5__1_n_5 ),
        .O(icmp_ln1099_fu_184_p2__30));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(\ap_CS_fsm[2]_i_6__1_n_5 ),
        .I1(y_fu_56_reg[7]),
        .I2(start_once_reg_reg_1[7]),
        .I3(y_fu_56_reg[6]),
        .I4(start_once_reg_reg_1[6]),
        .I5(\ap_CS_fsm[2]_i_7__1_n_5 ),
        .O(\ap_CS_fsm[2]_i_3__1_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\ap_CS_fsm[2]_i_8_n_5 ),
        .I1(y_fu_56_reg[1]),
        .I2(start_once_reg_reg_1[1]),
        .I3(y_fu_56_reg[0]),
        .I4(start_once_reg_reg_1[0]),
        .I5(\ap_CS_fsm[2]_i_9_n_5 ),
        .O(\ap_CS_fsm[2]_i_5__1_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(y_fu_56_reg[10]),
        .I1(start_once_reg_reg_1[10]),
        .I2(y_fu_56_reg[9]),
        .I3(start_once_reg_reg_1[9]),
        .O(\ap_CS_fsm[2]_i_6__1_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(y_fu_56_reg[11]),
        .I1(start_once_reg_reg_1[11]),
        .I2(y_fu_56_reg[8]),
        .I3(start_once_reg_reg_1[8]),
        .O(\ap_CS_fsm[2]_i_7__1_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(y_fu_56_reg[4]),
        .I1(start_once_reg_reg_1[4]),
        .I2(y_fu_56_reg[3]),
        .I3(start_once_reg_reg_1[3]),
        .O(\ap_CS_fsm[2]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(y_fu_56_reg[5]),
        .I1(start_once_reg_reg_1[5]),
        .I2(y_fu_56_reg[2]),
        .I3(start_once_reg_reg_1[2]),
        .O(\ap_CS_fsm[2]_i_9_n_5 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa679_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa679_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[0]),
        .Q(conv2_i_i_lcssa679_fu_76[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa679_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa679_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[1]),
        .Q(conv2_i_i_lcssa679_fu_76[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa679_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa679_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[2]),
        .Q(conv2_i_i_lcssa679_fu_76[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa679_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa679_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[3]),
        .Q(conv2_i_i_lcssa679_fu_76[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \conv2_i_i_lcssa679_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(conv2_i_i_lcssa679_fu_760),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out[4]),
        .Q(conv2_i_i_lcssa679_fu_76[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \conv2_i_i_lcssa679_load_reg_289_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa679_fu_76[0]),
        .Q(conv2_i_i_lcssa679_load_reg_289[0]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa679_load_reg_289_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa679_fu_76[1]),
        .Q(conv2_i_i_lcssa679_load_reg_289[1]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa679_load_reg_289_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa679_fu_76[2]),
        .Q(conv2_i_i_lcssa679_load_reg_289[2]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa679_load_reg_289_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa679_fu_76[3]),
        .Q(conv2_i_i_lcssa679_load_reg_289[3]),
        .R(1'b0));
  FDRE \conv2_i_i_lcssa679_load_reg_289_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(conv2_i_i_lcssa679_fu_76[4]),
        .Q(conv2_i_i_lcssa679_load_reg_289[4]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104
       (.D({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .E(E),
        .Q({zext_ln1129_2_fu_353_p1,grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_12}),
        .SR(\loopWidth_reg_281[16]_i_1_n_5 ),
        .add_ln1147_1_fu_494_p2__1_carry__0_0(p_0_0_0482_1_lcssa673_fu_64),
        .add_ln1148_1_fu_539_p2__1_carry__0_0(p_0_0_0481_1_lcssa675_fu_68),
        .add_ln1149_1_fu_584_p2__1_carry__0_0(p_0_0_0480_1_lcssa677_fu_72),
        .\ap_CS_fsm_reg[2] (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_97),
        .\ap_CS_fsm_reg[3] (p_0_0_0483_1_lcssa671_fu_600),
        .\ap_CS_fsm_reg[3]_0 (p_0_0_0478643_lcssa657682_fu_840),
        .\ap_CS_fsm_reg[3]_1 ({ap_CS_fsm_state4,ap_CS_fsm_state3,\ap_CS_fsm_reg[0]_0 }),
        .ap_clk(ap_clk),
        .ap_done_cache_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .ap_loop_init_int_reg(ap_loop_init_int),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(conv2_i_i_lcssa679_fu_760),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out),
        .\icmp_ln1101_reg_727_reg[0]_0 (loopWidth_reg_281),
        .icmp_ln1107_fu_229_p2_carry_0(icmp_ln1107_fu_229_p2_carry),
        .icmp_ln1144_2_fu_441_p2_carry_0(p_0_0_0483_1_lcssa671_fu_60),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .\p_0_0_0480_1659_fu_126_reg[7]_0 ({zext_ln1129_4_fu_381_p1,grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_26,grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_27,grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_28}),
        .\p_0_0_0480_1659_fu_126_reg[7]_1 (\p_0_0_0480_1659_fu_126_reg[7] ),
        .\p_0_0_0480_1659_load_reg_753_reg[7]_0 (zext_ln1149_1_fu_566_p1),
        .\p_0_0_0481_1656_fu_122_reg[7]_0 (\p_0_0_0481_1656_fu_122_reg[7] ),
        .\p_0_0_0481_1656_load_reg_746_reg[7]_0 (zext_ln1148_1_fu_521_p1),
        .\p_0_0_0482_1653_fu_118_reg[7]_0 ({zext_ln1129_1_fu_339_p1,grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_43,grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_44}),
        .\p_0_0_0482_1653_fu_118_reg[7]_1 (\p_0_0_0482_1653_fu_118_reg[7] ),
        .\p_0_0_0482_1653_load_reg_739_reg[7]_0 (zext_ln1147_1_fu_476_p1),
        .\p_0_0_0482_1653_load_reg_739_reg[7]_1 (D),
        .\p_0_0_0483_1652_fu_114_reg[4]_0 (grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o),
        .\p_0_0_0483_1652_fu_114_reg[4]_1 (conv2_i_i_lcssa679_load_reg_289),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .push(push),
        .push_2(push_2));
  FDRE #(
    .INIT(1'b0)) 
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_97),
        .Q(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hA800)) 
    \loopWidth_reg_281[16]_i_1 
       (.I0(ZipperRemoval_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(\ap_CS_fsm_reg[0]_0 ),
        .O(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \loopWidth_reg_281_reg[0] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [0]),
        .Q(loopWidth_reg_281[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[10] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [10]),
        .Q(loopWidth_reg_281[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[11] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [11]),
        .Q(loopWidth_reg_281[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[12] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [12]),
        .Q(loopWidth_reg_281[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[13] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [13]),
        .Q(loopWidth_reg_281[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[14] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [14]),
        .Q(loopWidth_reg_281[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[15] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [15]),
        .Q(loopWidth_reg_281[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[16] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [16]),
        .Q(loopWidth_reg_281[16]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[1] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [1]),
        .Q(loopWidth_reg_281[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[2] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [2]),
        .Q(loopWidth_reg_281[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[3] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [3]),
        .Q(loopWidth_reg_281[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[4] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [4]),
        .Q(loopWidth_reg_281[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[5] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [5]),
        .Q(loopWidth_reg_281[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[6] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [6]),
        .Q(loopWidth_reg_281[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[7] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [7]),
        .Q(loopWidth_reg_281[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[8] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [8]),
        .Q(loopWidth_reg_281[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_281_reg[9] 
       (.C(ap_clk),
        .CE(\loopWidth_reg_281[16]_i_1_n_5 ),
        .D(\loopWidth_reg_281_reg[16]_0 [9]),
        .Q(loopWidth_reg_281[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[1]_i_1__4 
       (.I0(p_9_in_0),
        .I1(p_6_in_1),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h070000000F000000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln1099_fu_184_p2__30),
        .I2(\mOutPtr_reg[1] ),
        .I3(start_for_ZipperRemoval_U0_full_n),
        .I4(Debayer_U0_ap_start),
        .I5(ZipperRemoval_U0_ap_start),
        .O(p_9_in_0));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    \mOutPtr[1]_i_4__0 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln1099_fu_184_p2__30),
        .I2(ZipperRemoval_U0_ap_start),
        .I3(\mOutPtr_reg[1] ),
        .I4(start_for_ZipperRemoval_U0_full_n),
        .I5(Debayer_U0_ap_start),
        .O(p_6_in_1));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477645_lcssa660684_fu_88_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_28),
        .Q(p_0_0_0477645_lcssa660684_fu_88[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477645_lcssa660684_fu_88_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_27),
        .Q(p_0_0_0477645_lcssa660684_fu_88[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477645_lcssa660684_fu_88_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_26),
        .Q(p_0_0_0477645_lcssa660684_fu_88[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477645_lcssa660684_fu_88_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_4_fu_381_p1[0]),
        .Q(p_0_0_0477645_lcssa660684_fu_88[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477645_lcssa660684_fu_88_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_4_fu_381_p1[1]),
        .Q(p_0_0_0477645_lcssa660684_fu_88[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477645_lcssa660684_fu_88_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_4_fu_381_p1[2]),
        .Q(p_0_0_0477645_lcssa660684_fu_88[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477645_lcssa660684_fu_88_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_4_fu_381_p1[3]),
        .Q(p_0_0_0477645_lcssa660684_fu_88[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0477645_lcssa660684_fu_88_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_4_fu_381_p1[4]),
        .Q(p_0_0_0477645_lcssa660684_fu_88[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \p_0_0_0477645_lcssa660684_load_reg_304_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477645_lcssa660684_fu_88[0]),
        .Q(\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0477645_lcssa660684_load_reg_304_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477645_lcssa660684_fu_88[1]),
        .Q(\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0477645_lcssa660684_load_reg_304_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477645_lcssa660684_fu_88[2]),
        .Q(\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0477645_lcssa660684_load_reg_304_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477645_lcssa660684_fu_88[3]),
        .Q(\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0477645_lcssa660684_load_reg_304_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477645_lcssa660684_fu_88[4]),
        .Q(\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0477645_lcssa660684_load_reg_304_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477645_lcssa660684_fu_88[5]),
        .Q(\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0477645_lcssa660684_load_reg_304_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477645_lcssa660684_fu_88[6]),
        .Q(\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0477645_lcssa660684_load_reg_304_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0477645_lcssa660684_fu_88[7]),
        .Q(\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478643_lcssa657682_fu_84_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_12),
        .Q(p_0_0_0478643_lcssa657682_fu_84[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478643_lcssa657682_fu_84_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_2_fu_353_p1[0]),
        .Q(p_0_0_0478643_lcssa657682_fu_84[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478643_lcssa657682_fu_84_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_2_fu_353_p1[1]),
        .Q(p_0_0_0478643_lcssa657682_fu_84[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478643_lcssa657682_fu_84_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_2_fu_353_p1[2]),
        .Q(p_0_0_0478643_lcssa657682_fu_84[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478643_lcssa657682_fu_84_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_2_fu_353_p1[3]),
        .Q(p_0_0_0478643_lcssa657682_fu_84[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478643_lcssa657682_fu_84_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_2_fu_353_p1[4]),
        .Q(p_0_0_0478643_lcssa657682_fu_84[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478643_lcssa657682_fu_84_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_2_fu_353_p1[5]),
        .Q(p_0_0_0478643_lcssa657682_fu_84[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0478643_lcssa657682_fu_84_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_2_fu_353_p1[6]),
        .Q(p_0_0_0478643_lcssa657682_fu_84[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \p_0_0_0478643_lcssa657682_load_reg_299_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478643_lcssa657682_fu_84[0]),
        .Q(\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0478643_lcssa657682_load_reg_299_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478643_lcssa657682_fu_84[1]),
        .Q(\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0478643_lcssa657682_load_reg_299_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478643_lcssa657682_fu_84[2]),
        .Q(\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0478643_lcssa657682_load_reg_299_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478643_lcssa657682_fu_84[3]),
        .Q(\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0478643_lcssa657682_load_reg_299_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478643_lcssa657682_fu_84[4]),
        .Q(\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0478643_lcssa657682_load_reg_299_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478643_lcssa657682_fu_84[5]),
        .Q(\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0478643_lcssa657682_load_reg_299_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478643_lcssa657682_fu_84[6]),
        .Q(\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0478643_lcssa657682_load_reg_299_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0478643_lcssa657682_fu_84[7]),
        .Q(\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479647_lcssa654681_fu_80_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_44),
        .Q(p_0_0_0479647_lcssa654681_fu_80[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479647_lcssa654681_fu_80_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_43),
        .Q(p_0_0_0479647_lcssa654681_fu_80[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479647_lcssa654681_fu_80_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_1_fu_339_p1[0]),
        .Q(p_0_0_0479647_lcssa654681_fu_80[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479647_lcssa654681_fu_80_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_1_fu_339_p1[1]),
        .Q(p_0_0_0479647_lcssa654681_fu_80[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479647_lcssa654681_fu_80_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_1_fu_339_p1[2]),
        .Q(p_0_0_0479647_lcssa654681_fu_80[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479647_lcssa654681_fu_80_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_1_fu_339_p1[3]),
        .Q(p_0_0_0479647_lcssa654681_fu_80[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479647_lcssa654681_fu_80_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_1_fu_339_p1[4]),
        .Q(p_0_0_0479647_lcssa654681_fu_80[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0479647_lcssa654681_fu_80_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0478643_lcssa657682_fu_840),
        .D(zext_ln1129_1_fu_339_p1[5]),
        .Q(p_0_0_0479647_lcssa654681_fu_80[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE \p_0_0_0479647_lcssa654681_load_reg_294_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479647_lcssa654681_fu_80[0]),
        .Q(\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0479647_lcssa654681_load_reg_294_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479647_lcssa654681_fu_80[1]),
        .Q(\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0479647_lcssa654681_load_reg_294_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479647_lcssa654681_fu_80[2]),
        .Q(\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0479647_lcssa654681_load_reg_294_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479647_lcssa654681_fu_80[3]),
        .Q(\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0479647_lcssa654681_load_reg_294_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479647_lcssa654681_fu_80[4]),
        .Q(\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0479647_lcssa654681_load_reg_294_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479647_lcssa654681_fu_80[5]),
        .Q(\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0479647_lcssa654681_load_reg_294_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479647_lcssa654681_fu_80[6]),
        .Q(\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0479647_lcssa654681_load_reg_294_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(p_0_0_0479647_lcssa654681_fu_80[7]),
        .Q(\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa677_fu_72_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1149_1_fu_566_p1[1]),
        .Q(p_0_0_0480_1_lcssa677_fu_72[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa677_fu_72_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1149_1_fu_566_p1[2]),
        .Q(p_0_0_0480_1_lcssa677_fu_72[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa677_fu_72_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1149_1_fu_566_p1[3]),
        .Q(p_0_0_0480_1_lcssa677_fu_72[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa677_fu_72_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1149_1_fu_566_p1[4]),
        .Q(p_0_0_0480_1_lcssa677_fu_72[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa677_fu_72_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1149_1_fu_566_p1[5]),
        .Q(p_0_0_0480_1_lcssa677_fu_72[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa677_fu_72_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1149_1_fu_566_p1[6]),
        .Q(p_0_0_0480_1_lcssa677_fu_72[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa677_fu_72_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1149_1_fu_566_p1[7]),
        .Q(p_0_0_0480_1_lcssa677_fu_72[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1_lcssa677_fu_72_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1149_1_fu_566_p1[8]),
        .Q(p_0_0_0480_1_lcssa677_fu_72[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa675_fu_68_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1148_1_fu_521_p1[1]),
        .Q(p_0_0_0481_1_lcssa675_fu_68[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa675_fu_68_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1148_1_fu_521_p1[2]),
        .Q(p_0_0_0481_1_lcssa675_fu_68[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa675_fu_68_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1148_1_fu_521_p1[3]),
        .Q(p_0_0_0481_1_lcssa675_fu_68[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa675_fu_68_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1148_1_fu_521_p1[4]),
        .Q(p_0_0_0481_1_lcssa675_fu_68[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa675_fu_68_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1148_1_fu_521_p1[5]),
        .Q(p_0_0_0481_1_lcssa675_fu_68[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa675_fu_68_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1148_1_fu_521_p1[6]),
        .Q(p_0_0_0481_1_lcssa675_fu_68[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa675_fu_68_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1148_1_fu_521_p1[7]),
        .Q(p_0_0_0481_1_lcssa675_fu_68[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1_lcssa675_fu_68_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1148_1_fu_521_p1[8]),
        .Q(p_0_0_0481_1_lcssa675_fu_68[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa673_fu_64_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1147_1_fu_476_p1[1]),
        .Q(p_0_0_0482_1_lcssa673_fu_64[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa673_fu_64_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1147_1_fu_476_p1[2]),
        .Q(p_0_0_0482_1_lcssa673_fu_64[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa673_fu_64_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1147_1_fu_476_p1[3]),
        .Q(p_0_0_0482_1_lcssa673_fu_64[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa673_fu_64_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1147_1_fu_476_p1[4]),
        .Q(p_0_0_0482_1_lcssa673_fu_64[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa673_fu_64_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1147_1_fu_476_p1[5]),
        .Q(p_0_0_0482_1_lcssa673_fu_64[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa673_fu_64_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1147_1_fu_476_p1[6]),
        .Q(p_0_0_0482_1_lcssa673_fu_64[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa673_fu_64_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1147_1_fu_476_p1[7]),
        .Q(p_0_0_0482_1_lcssa673_fu_64[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1_lcssa673_fu_64_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(zext_ln1147_1_fu_476_p1[8]),
        .Q(p_0_0_0482_1_lcssa673_fu_64[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa671_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o[0]),
        .Q(p_0_0_0483_1_lcssa671_fu_60[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa671_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o[1]),
        .Q(p_0_0_0483_1_lcssa671_fu_60[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa671_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o[2]),
        .Q(p_0_0_0483_1_lcssa671_fu_60[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa671_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o[3]),
        .Q(p_0_0_0483_1_lcssa671_fu_60[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1_lcssa671_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1_lcssa671_fu_600),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o[4]),
        .Q(p_0_0_0483_1_lcssa671_fu_60[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT5 #(
    .INIT(32'h77707700)) 
    start_once_reg_i_1__2
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln1099_fu_184_p2__30),
        .I2(ZipperRemoval_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(start_once_reg_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__2_n_5),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_2_fu_189_p2_carry
       (.CI(y_fu_56_reg[0]),
        .CI_TOP(1'b0),
        .CO({y_2_fu_189_p2_carry_n_5,y_2_fu_189_p2_carry_n_6,y_2_fu_189_p2_carry_n_7,y_2_fu_189_p2_carry_n_8,y_2_fu_189_p2_carry_n_9,y_2_fu_189_p2_carry_n_10,y_2_fu_189_p2_carry_n_11,y_2_fu_189_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_189_p2[8:1]),
        .S(y_fu_56_reg[8:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 y_2_fu_189_p2_carry__0
       (.CI(y_2_fu_189_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED[7:6],y_2_fu_189_p2_carry__0_n_7,y_2_fu_189_p2_carry__0_n_8,y_2_fu_189_p2_carry__0_n_9,y_2_fu_189_p2_carry__0_n_10,y_2_fu_189_p2_carry__0_n_11,y_2_fu_189_p2_carry__0_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED[7],y_2_fu_189_p2[15:9]}),
        .S({1'b0,y_fu_56_reg[15],Q,y_fu_56_reg[11:9]}));
  LUT1 #(
    .INIT(2'h1)) 
    \y_fu_56[0]_i_1 
       (.I0(y_fu_56_reg[0]),
        .O(y_2_fu_189_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \y_fu_56[15]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln1099_fu_184_p2__30),
        .O(y_fu_560));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[0] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[0]),
        .Q(y_fu_56_reg[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[10] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[10]),
        .Q(y_fu_56_reg[10]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[11] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[11]),
        .Q(y_fu_56_reg[11]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[12] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[12]),
        .Q(Q[0]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[13] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[13]),
        .Q(Q[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[14] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[14]),
        .Q(Q[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[15] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[15]),
        .Q(y_fu_56_reg[15]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[1] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[1]),
        .Q(y_fu_56_reg[1]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[2] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[2]),
        .Q(y_fu_56_reg[2]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[3] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[3]),
        .Q(y_fu_56_reg[3]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[4] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[4]),
        .Q(y_fu_56_reg[4]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[5] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[5]),
        .Q(y_fu_56_reg[5]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[6] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[6]),
        .Q(y_fu_56_reg[6]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[7] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[7]),
        .Q(y_fu_56_reg[7]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[8] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[8]),
        .Q(y_fu_56_reg[8]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \y_fu_56_reg[9] 
       (.C(ap_clk),
        .CE(y_fu_560),
        .D(y_2_fu_189_p2[9]),
        .Q(y_fu_56_reg[9]),
        .R(\loopWidth_reg_281[16]_i_1_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
   (Q,
    \p_0_0_0481_1656_load_reg_746_reg[7]_0 ,
    \p_0_0_0480_1659_fu_126_reg[7]_0 ,
    \p_0_0_0480_1659_load_reg_753_reg[7]_0 ,
    \p_0_0_0482_1653_fu_118_reg[7]_0 ,
    \p_0_0_0482_1653_load_reg_739_reg[7]_0 ,
    ap_loop_init_int_reg,
    E,
    p_9_in,
    p_6_in,
    D,
    push,
    \ap_CS_fsm_reg[3] ,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg,
    \ap_CS_fsm_reg[3]_0 ,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0,
    \p_0_0_0483_1652_fu_114_reg[4]_0 ,
    \p_0_0_0482_1653_load_reg_739_reg[7]_1 ,
    \ap_CS_fsm_reg[2] ,
    ap_clk,
    ap_rst_n_inv,
    push_2,
    imgRgb_empty_n,
    \ap_CS_fsm_reg[3]_1 ,
    ap_rst_n,
    ap_done_cache_reg,
    SR,
    imgUnzip_full_n,
    \p_0_0_0483_1652_fu_114_reg[4]_1 ,
    \icmp_ln1101_reg_727_reg[0]_0 ,
    icmp_ln1107_fu_229_p2_carry_0,
    icmp_ln1144_2_fu_441_p2_carry_0,
    add_ln1148_1_fu_539_p2__1_carry__0_0,
    add_ln1149_1_fu_584_p2__1_carry__0_0,
    add_ln1147_1_fu_494_p2__1_carry__0_0,
    \p_0_0_0482_1653_fu_118_reg[7]_1 ,
    \p_0_0_0481_1656_fu_122_reg[7]_0 ,
    \p_0_0_0480_1659_fu_126_reg[7]_1 );
  output [7:0]Q;
  output [7:0]\p_0_0_0481_1656_load_reg_746_reg[7]_0 ;
  output [7:0]\p_0_0_0480_1659_fu_126_reg[7]_0 ;
  output [7:0]\p_0_0_0480_1659_load_reg_753_reg[7]_0 ;
  output [7:0]\p_0_0_0482_1653_fu_118_reg[7]_0 ;
  output [7:0]\p_0_0_0482_1653_load_reg_739_reg[7]_0 ;
  output ap_loop_init_int_reg;
  output [0:0]E;
  output p_9_in;
  output p_6_in;
  output [1:0]D;
  output push;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [4:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0;
  output [4:0]\p_0_0_0483_1652_fu_114_reg[4]_0 ;
  output [23:0]\p_0_0_0482_1653_load_reg_739_reg[7]_1 ;
  output \ap_CS_fsm_reg[2] ;
  input ap_clk;
  input ap_rst_n_inv;
  input push_2;
  input imgRgb_empty_n;
  input [2:0]\ap_CS_fsm_reg[3]_1 ;
  input ap_rst_n;
  input ap_done_cache_reg;
  input [0:0]SR;
  input imgUnzip_full_n;
  input [4:0]\p_0_0_0483_1652_fu_114_reg[4]_1 ;
  input [16:0]\icmp_ln1101_reg_727_reg[0]_0 ;
  input [15:0]icmp_ln1107_fu_229_p2_carry_0;
  input [4:0]icmp_ln1144_2_fu_441_p2_carry_0;
  input [7:0]add_ln1148_1_fu_539_p2__1_carry__0_0;
  input [7:0]add_ln1149_1_fu_584_p2__1_carry__0_0;
  input [7:0]add_ln1147_1_fu_494_p2__1_carry__0_0;
  input [7:0]\p_0_0_0482_1653_fu_118_reg[7]_1 ;
  input [7:0]\p_0_0_0481_1656_fu_122_reg[7]_0 ;
  input [7:0]\p_0_0_0480_1659_fu_126_reg[7]_1 ;

  wire [1:0]D;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \SRL_SIG[0][23]_i_4__1_n_5 ;
  wire [9:2]add_ln1147_1_fu_494_p2;
  wire [7:0]add_ln1147_1_fu_494_p2__1_carry__0_0;
  wire add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_10_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_11_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_12_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_13_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_14_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_1_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_2_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_3_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_4_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_5_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_6_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_7_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_8_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_i_9_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_n_10;
  wire add_ln1147_1_fu_494_p2__1_carry_n_11;
  wire add_ln1147_1_fu_494_p2__1_carry_n_12;
  wire add_ln1147_1_fu_494_p2__1_carry_n_5;
  wire add_ln1147_1_fu_494_p2__1_carry_n_6;
  wire add_ln1147_1_fu_494_p2__1_carry_n_7;
  wire add_ln1147_1_fu_494_p2__1_carry_n_8;
  wire add_ln1147_1_fu_494_p2__1_carry_n_9;
  wire [9:2]add_ln1148_1_fu_539_p2;
  wire [7:0]add_ln1148_1_fu_539_p2__1_carry__0_0;
  wire add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_10_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_11_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_12_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_13_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_14_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_1_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_2_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_3_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_4_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_5_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_6_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_7_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_8_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_i_9_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_n_10;
  wire add_ln1148_1_fu_539_p2__1_carry_n_11;
  wire add_ln1148_1_fu_539_p2__1_carry_n_12;
  wire add_ln1148_1_fu_539_p2__1_carry_n_5;
  wire add_ln1148_1_fu_539_p2__1_carry_n_6;
  wire add_ln1148_1_fu_539_p2__1_carry_n_7;
  wire add_ln1148_1_fu_539_p2__1_carry_n_8;
  wire add_ln1148_1_fu_539_p2__1_carry_n_9;
  wire [9:2]add_ln1149_1_fu_584_p2;
  wire [7:0]add_ln1149_1_fu_584_p2__1_carry__0_0;
  wire add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_10_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_11_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_12_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_13_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_14_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_1_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_2_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_3_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_4_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_5_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_6_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_7_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_8_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_i_9_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_n_10;
  wire add_ln1149_1_fu_584_p2__1_carry_n_11;
  wire add_ln1149_1_fu_584_p2__1_carry_n_12;
  wire add_ln1149_1_fu_584_p2__1_carry_n_5;
  wire add_ln1149_1_fu_584_p2__1_carry_n_6;
  wire add_ln1149_1_fu_584_p2__1_carry_n_7;
  wire add_ln1149_1_fu_584_p2__1_carry_n_8;
  wire add_ln1149_1_fu_584_p2__1_carry_n_9;
  wire \ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [2:0]\ap_CS_fsm_reg[3]_1 ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache_reg;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_5;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_5;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_36;
  wire flow_control_loop_pipe_sequential_init_U_n_37;
  wire flow_control_loop_pipe_sequential_init_U_n_38;
  wire flow_control_loop_pipe_sequential_init_U_n_39;
  wire flow_control_loop_pipe_sequential_init_U_n_40;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready;
  wire [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg;
  wire [4:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0;
  wire icmp_ln1101_fu_217_p2;
  wire icmp_ln1101_fu_217_p2_carry_n_10;
  wire icmp_ln1101_fu_217_p2_carry_n_11;
  wire icmp_ln1101_fu_217_p2_carry_n_12;
  wire icmp_ln1101_fu_217_p2_carry_n_8;
  wire icmp_ln1101_fu_217_p2_carry_n_9;
  wire icmp_ln1101_reg_727;
  wire [16:0]\icmp_ln1101_reg_727_reg[0]_0 ;
  wire icmp_ln1107_fu_229_p2;
  wire [15:0]icmp_ln1107_fu_229_p2_carry_0;
  wire icmp_ln1107_fu_229_p2_carry_n_10;
  wire icmp_ln1107_fu_229_p2_carry_n_11;
  wire icmp_ln1107_fu_229_p2_carry_n_12;
  wire icmp_ln1107_fu_229_p2_carry_n_5;
  wire icmp_ln1107_fu_229_p2_carry_n_6;
  wire icmp_ln1107_fu_229_p2_carry_n_7;
  wire icmp_ln1107_fu_229_p2_carry_n_8;
  wire icmp_ln1107_fu_229_p2_carry_n_9;
  wire icmp_ln1107_reg_731;
  wire icmp_ln1144_2_fu_441_p2;
  wire [4:0]icmp_ln1144_2_fu_441_p2_carry_0;
  wire icmp_ln1144_2_fu_441_p2_carry_i_1_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_2_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_3_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_4_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_5_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_i_6_n_5;
  wire icmp_ln1144_2_fu_441_p2_carry_n_11;
  wire icmp_ln1144_2_fu_441_p2_carry_n_12;
  wire icmp_ln1159_reg_735_pp0_iter1_reg;
  wire \icmp_ln1159_reg_735_reg_n_5_[0] ;
  wire imgRgb_empty_n;
  wire imgUnzip_full_n;
  wire p_0_0_0480_1659_fu_126;
  wire [7:0]\p_0_0_0480_1659_fu_126_reg[7]_0 ;
  wire [7:0]\p_0_0_0480_1659_fu_126_reg[7]_1 ;
  wire p_0_0_0480_1659_load_reg_7530;
  wire [7:0]\p_0_0_0480_1659_load_reg_753_reg[7]_0 ;
  wire [7:0]\p_0_0_0481_1656_fu_122_reg[7]_0 ;
  wire [7:0]\p_0_0_0481_1656_load_reg_746_reg[7]_0 ;
  wire [7:0]\p_0_0_0482_1653_fu_118_reg[7]_0 ;
  wire [7:0]\p_0_0_0482_1653_fu_118_reg[7]_1 ;
  wire [7:0]\p_0_0_0482_1653_load_reg_739_reg[7]_0 ;
  wire [23:0]\p_0_0_0482_1653_load_reg_739_reg[7]_1 ;
  wire p_0_0_0483_1652_fu_114;
  wire \p_0_0_0483_1652_fu_114[0]_i_3_n_5 ;
  wire \p_0_0_0483_1652_fu_114[0]_i_4_n_5 ;
  wire \p_0_0_0483_1652_fu_114[0]_i_5_n_5 ;
  wire \p_0_0_0483_1652_fu_114[0]_i_6_n_5 ;
  wire \p_0_0_0483_1652_fu_114[0]_i_7_n_5 ;
  wire \p_0_0_0483_1652_fu_114[0]_i_8_n_5 ;
  wire \p_0_0_0483_1652_fu_114[0]_i_9_n_5 ;
  wire \p_0_0_0483_1652_fu_114[1]_i_3_n_5 ;
  wire \p_0_0_0483_1652_fu_114[2]_i_3_n_5 ;
  wire \p_0_0_0483_1652_fu_114[2]_i_4_n_5 ;
  wire \p_0_0_0483_1652_fu_114[2]_i_5_n_5 ;
  wire \p_0_0_0483_1652_fu_114[2]_i_6_n_5 ;
  wire \p_0_0_0483_1652_fu_114[2]_i_7_n_5 ;
  wire \p_0_0_0483_1652_fu_114[2]_i_8_n_5 ;
  wire \p_0_0_0483_1652_fu_114[4]_i_4_n_5 ;
  wire \p_0_0_0483_1652_fu_114[4]_i_5_n_5 ;
  wire \p_0_0_0483_1652_fu_114[4]_i_6_n_5 ;
  wire [4:0]\p_0_0_0483_1652_fu_114_reg[4]_0 ;
  wire [4:0]\p_0_0_0483_1652_fu_114_reg[4]_1 ;
  wire p_0_in;
  wire p_6_in;
  wire p_9_in;
  wire push;
  wire push_2;
  wire [4:0]trunc_ln1_fu_407_p4;
  wire [16:0]x_2_fu_223_p2;
  wire x_fu_110;
  wire \x_fu_110_reg_n_5_[0] ;
  wire \x_fu_110_reg_n_5_[10] ;
  wire \x_fu_110_reg_n_5_[11] ;
  wire \x_fu_110_reg_n_5_[12] ;
  wire \x_fu_110_reg_n_5_[13] ;
  wire \x_fu_110_reg_n_5_[14] ;
  wire \x_fu_110_reg_n_5_[15] ;
  wire \x_fu_110_reg_n_5_[16] ;
  wire \x_fu_110_reg_n_5_[1] ;
  wire \x_fu_110_reg_n_5_[2] ;
  wire \x_fu_110_reg_n_5_[3] ;
  wire \x_fu_110_reg_n_5_[4] ;
  wire \x_fu_110_reg_n_5_[5] ;
  wire \x_fu_110_reg_n_5_[6] ;
  wire \x_fu_110_reg_n_5_[7] ;
  wire \x_fu_110_reg_n_5_[8] ;
  wire \x_fu_110_reg_n_5_[9] ;
  wire [1:0]NLW_add_ln1147_1_fu_494_p2__1_carry_O_UNCONNECTED;
  wire [7:0]NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1147_1_fu_494_p2__1_carry__0_O_UNCONNECTED;
  wire [1:0]NLW_add_ln1148_1_fu_539_p2__1_carry_O_UNCONNECTED;
  wire [7:0]NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1148_1_fu_539_p2__1_carry__0_O_UNCONNECTED;
  wire [1:0]NLW_add_ln1149_1_fu_584_p2__1_carry_O_UNCONNECTED;
  wire [7:0]NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_add_ln1149_1_fu_584_p2__1_carry__0_O_UNCONNECTED;
  wire [7:6]NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED;
  wire [7:1]NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED;
  wire [7:3]NLW_icmp_ln1144_2_fu_441_p2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_icmp_ln1144_2_fu_441_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(add_ln1148_1_fu_539_p2[2]),
        .I1(p_0_in),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [0]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(add_ln1149_1_fu_584_p2[4]),
        .I1(p_0_in),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [2]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(add_ln1149_1_fu_584_p2[5]),
        .I1(p_0_in),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [3]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(add_ln1149_1_fu_584_p2[6]),
        .I1(p_0_in),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [4]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(add_ln1149_1_fu_584_p2[7]),
        .I1(p_0_in),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [5]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(add_ln1149_1_fu_584_p2[8]),
        .I1(p_0_in),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [6]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(add_ln1149_1_fu_584_p2[9]),
        .I1(p_0_in),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [7]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(add_ln1147_1_fu_494_p2[2]),
        .I1(p_0_in),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [0]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(add_ln1147_1_fu_494_p2[3]),
        .I1(p_0_in),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [1]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(add_ln1147_1_fu_494_p2[4]),
        .I1(p_0_in),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [2]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(add_ln1147_1_fu_494_p2[5]),
        .I1(p_0_in),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [3]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(add_ln1148_1_fu_539_p2[3]),
        .I1(p_0_in),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [1]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(add_ln1147_1_fu_494_p2[6]),
        .I1(p_0_in),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [4]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(add_ln1147_1_fu_494_p2[7]),
        .I1(p_0_in),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [5]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(add_ln1147_1_fu_494_p2[8]),
        .I1(p_0_in),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [6]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(imgUnzip_full_n),
        .I1(\ap_CS_fsm_reg[3]_1 [2]),
        .I2(icmp_ln1159_reg_735_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_enable_reg_pp0_iter2),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_2__1 
       (.I0(add_ln1147_1_fu_494_p2[9]),
        .I1(p_0_in),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [7]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [23]));
  LUT6 #(
    .INIT(64'h6A56AAAA55556A56)) 
    \SRL_SIG[0][23]_i_3__1 
       (.I0(icmp_ln1144_2_fu_441_p2),
        .I1(\SRL_SIG[0][23]_i_4__1_n_5 ),
        .I2(trunc_ln1_fu_407_p4[3]),
        .I3(\p_0_0_0483_1652_fu_114_reg[4]_0 [3]),
        .I4(trunc_ln1_fu_407_p4[4]),
        .I5(\p_0_0_0483_1652_fu_114_reg[4]_0 [4]),
        .O(p_0_in));
  LUT6 #(
    .INIT(64'h44D444D4D4DD44D4)) 
    \SRL_SIG[0][23]_i_4__1 
       (.I0(\p_0_0_0483_1652_fu_114_reg[4]_0 [2]),
        .I1(trunc_ln1_fu_407_p4[2]),
        .I2(trunc_ln1_fu_407_p4[1]),
        .I3(\p_0_0_0483_1652_fu_114_reg[4]_0 [1]),
        .I4(trunc_ln1_fu_407_p4[0]),
        .I5(\p_0_0_0483_1652_fu_114_reg[4]_0 [0]),
        .O(\SRL_SIG[0][23]_i_4__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(add_ln1148_1_fu_539_p2[4]),
        .I1(p_0_in),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [2]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(add_ln1148_1_fu_539_p2[5]),
        .I1(p_0_in),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [3]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [3]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(add_ln1148_1_fu_539_p2[6]),
        .I1(p_0_in),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [4]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(add_ln1148_1_fu_539_p2[7]),
        .I1(p_0_in),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [5]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(add_ln1148_1_fu_539_p2[8]),
        .I1(p_0_in),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [6]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(add_ln1148_1_fu_539_p2[9]),
        .I1(p_0_in),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [7]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(add_ln1149_1_fu_584_p2[2]),
        .I1(p_0_in),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [0]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(add_ln1149_1_fu_584_p2[3]),
        .I1(p_0_in),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [1]),
        .O(\p_0_0_0482_1653_load_reg_739_reg[7]_1 [9]));
  CARRY8 add_ln1147_1_fu_494_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1147_1_fu_494_p2__1_carry_n_5,add_ln1147_1_fu_494_p2__1_carry_n_6,add_ln1147_1_fu_494_p2__1_carry_n_7,add_ln1147_1_fu_494_p2__1_carry_n_8,add_ln1147_1_fu_494_p2__1_carry_n_9,add_ln1147_1_fu_494_p2__1_carry_n_10,add_ln1147_1_fu_494_p2__1_carry_n_11,add_ln1147_1_fu_494_p2__1_carry_n_12}),
        .DI({add_ln1147_1_fu_494_p2__1_carry_i_1_n_5,add_ln1147_1_fu_494_p2__1_carry_i_2_n_5,add_ln1147_1_fu_494_p2__1_carry_i_3_n_5,add_ln1147_1_fu_494_p2__1_carry_i_4_n_5,add_ln1147_1_fu_494_p2__1_carry_i_5_n_5,add_ln1147_1_fu_494_p2__1_carry_i_6_n_5,\p_0_0_0482_1653_fu_118_reg[7]_0 [1:0]}),
        .O({add_ln1147_1_fu_494_p2[7:2],NLW_add_ln1147_1_fu_494_p2__1_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln1147_1_fu_494_p2__1_carry_i_7_n_5,add_ln1147_1_fu_494_p2__1_carry_i_8_n_5,add_ln1147_1_fu_494_p2__1_carry_i_9_n_5,add_ln1147_1_fu_494_p2__1_carry_i_10_n_5,add_ln1147_1_fu_494_p2__1_carry_i_11_n_5,add_ln1147_1_fu_494_p2__1_carry_i_12_n_5,add_ln1147_1_fu_494_p2__1_carry_i_13_n_5,add_ln1147_1_fu_494_p2__1_carry_i_14_n_5}));
  CARRY8 add_ln1147_1_fu_494_p2__1_carry__0
       (.CI(add_ln1147_1_fu_494_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED[7:2],add_ln1147_1_fu_494_p2[9],NLW_add_ln1147_1_fu_494_p2__1_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_0_0_0482_1653_load_reg_739_reg[7]_0 [7]}),
        .O({NLW_add_ln1147_1_fu_494_p2__1_carry__0_O_UNCONNECTED[7:1],add_ln1147_1_fu_494_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5}));
  LUT4 #(
    .INIT(16'h17E8)) 
    add_ln1147_1_fu_494_p2__1_carry__0_i_1
       (.I0(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [6]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[7]),
        .I2(\p_0_0_0482_1653_fu_118_reg[7]_0 [7]),
        .I3(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [7]),
        .O(add_ln1147_1_fu_494_p2__1_carry__0_i_1_n_5));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_1
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [6]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[6]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [5]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_1_n_5));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_10
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [4]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[4]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [3]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_4_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_10_n_5));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_11
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [3]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[3]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [2]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_5_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_11_n_5));
  (* HLUTNM = "lutpair53" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln1147_1_fu_494_p2__1_carry_i_12
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [2]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [1]),
        .I3(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [0]),
        .I4(add_ln1147_1_fu_494_p2__1_carry__0_0[1]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1147_1_fu_494_p2__1_carry_i_13
       (.I0(add_ln1147_1_fu_494_p2__1_carry__0_0[1]),
        .I1(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [0]),
        .I2(\p_0_0_0482_1653_fu_118_reg[7]_0 [1]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1147_1_fu_494_p2__1_carry_i_14
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [0]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[0]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_14_n_5));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_2
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [5]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[5]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [4]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_2_n_5));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_3
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [4]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[4]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [3]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_3_n_5));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_4
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [3]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[3]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [2]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_4_n_5));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1147_1_fu_494_p2__1_carry_i_5
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [2]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [1]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1147_1_fu_494_p2__1_carry_i_6
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [2]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [1]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_7
       (.I0(add_ln1147_1_fu_494_p2__1_carry_i_1_n_5),
        .I1(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [6]),
        .I2(add_ln1147_1_fu_494_p2__1_carry__0_0[7]),
        .I3(\p_0_0_0482_1653_fu_118_reg[7]_0 [7]),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_7_n_5));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_8
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [6]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[6]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [5]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_2_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_8_n_5));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1147_1_fu_494_p2__1_carry_i_9
       (.I0(\p_0_0_0482_1653_fu_118_reg[7]_0 [5]),
        .I1(add_ln1147_1_fu_494_p2__1_carry__0_0[5]),
        .I2(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [4]),
        .I3(add_ln1147_1_fu_494_p2__1_carry_i_3_n_5),
        .O(add_ln1147_1_fu_494_p2__1_carry_i_9_n_5));
  CARRY8 add_ln1148_1_fu_539_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1148_1_fu_539_p2__1_carry_n_5,add_ln1148_1_fu_539_p2__1_carry_n_6,add_ln1148_1_fu_539_p2__1_carry_n_7,add_ln1148_1_fu_539_p2__1_carry_n_8,add_ln1148_1_fu_539_p2__1_carry_n_9,add_ln1148_1_fu_539_p2__1_carry_n_10,add_ln1148_1_fu_539_p2__1_carry_n_11,add_ln1148_1_fu_539_p2__1_carry_n_12}),
        .DI({add_ln1148_1_fu_539_p2__1_carry_i_1_n_5,add_ln1148_1_fu_539_p2__1_carry_i_2_n_5,add_ln1148_1_fu_539_p2__1_carry_i_3_n_5,add_ln1148_1_fu_539_p2__1_carry_i_4_n_5,add_ln1148_1_fu_539_p2__1_carry_i_5_n_5,add_ln1148_1_fu_539_p2__1_carry_i_6_n_5,Q[1:0]}),
        .O({add_ln1148_1_fu_539_p2[7:2],NLW_add_ln1148_1_fu_539_p2__1_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln1148_1_fu_539_p2__1_carry_i_7_n_5,add_ln1148_1_fu_539_p2__1_carry_i_8_n_5,add_ln1148_1_fu_539_p2__1_carry_i_9_n_5,add_ln1148_1_fu_539_p2__1_carry_i_10_n_5,add_ln1148_1_fu_539_p2__1_carry_i_11_n_5,add_ln1148_1_fu_539_p2__1_carry_i_12_n_5,add_ln1148_1_fu_539_p2__1_carry_i_13_n_5,add_ln1148_1_fu_539_p2__1_carry_i_14_n_5}));
  CARRY8 add_ln1148_1_fu_539_p2__1_carry__0
       (.CI(add_ln1148_1_fu_539_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED[7:2],add_ln1148_1_fu_539_p2[9],NLW_add_ln1148_1_fu_539_p2__1_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_0_0_0481_1656_load_reg_746_reg[7]_0 [7]}),
        .O({NLW_add_ln1148_1_fu_539_p2__1_carry__0_O_UNCONNECTED[7:1],add_ln1148_1_fu_539_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5}));
  LUT4 #(
    .INIT(16'h17E8)) 
    add_ln1148_1_fu_539_p2__1_carry__0_i_1
       (.I0(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [6]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[7]),
        .I2(Q[7]),
        .I3(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [7]),
        .O(add_ln1148_1_fu_539_p2__1_carry__0_i_1_n_5));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_1
       (.I0(Q[6]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[6]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [5]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_1_n_5));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_10
       (.I0(Q[4]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[4]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [3]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_4_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_10_n_5));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_11
       (.I0(Q[3]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[3]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [2]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_5_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_11_n_5));
  (* HLUTNM = "lutpair43" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln1148_1_fu_539_p2__1_carry_i_12
       (.I0(Q[2]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [1]),
        .I3(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [0]),
        .I4(add_ln1148_1_fu_539_p2__1_carry__0_0[1]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1148_1_fu_539_p2__1_carry_i_13
       (.I0(add_ln1148_1_fu_539_p2__1_carry__0_0[1]),
        .I1(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [0]),
        .I2(Q[1]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1148_1_fu_539_p2__1_carry_i_14
       (.I0(Q[0]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[0]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_14_n_5));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_2
       (.I0(Q[5]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[5]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [4]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_2_n_5));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_3
       (.I0(Q[4]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[4]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [3]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_3_n_5));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_4
       (.I0(Q[3]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[3]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [2]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_4_n_5));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1148_1_fu_539_p2__1_carry_i_5
       (.I0(Q[2]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [1]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1148_1_fu_539_p2__1_carry_i_6
       (.I0(Q[2]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [1]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_7
       (.I0(add_ln1148_1_fu_539_p2__1_carry_i_1_n_5),
        .I1(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [6]),
        .I2(add_ln1148_1_fu_539_p2__1_carry__0_0[7]),
        .I3(Q[7]),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_7_n_5));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_8
       (.I0(Q[6]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[6]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [5]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_2_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_8_n_5));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1148_1_fu_539_p2__1_carry_i_9
       (.I0(Q[5]),
        .I1(add_ln1148_1_fu_539_p2__1_carry__0_0[5]),
        .I2(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [4]),
        .I3(add_ln1148_1_fu_539_p2__1_carry_i_3_n_5),
        .O(add_ln1148_1_fu_539_p2__1_carry_i_9_n_5));
  CARRY8 add_ln1149_1_fu_584_p2__1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({add_ln1149_1_fu_584_p2__1_carry_n_5,add_ln1149_1_fu_584_p2__1_carry_n_6,add_ln1149_1_fu_584_p2__1_carry_n_7,add_ln1149_1_fu_584_p2__1_carry_n_8,add_ln1149_1_fu_584_p2__1_carry_n_9,add_ln1149_1_fu_584_p2__1_carry_n_10,add_ln1149_1_fu_584_p2__1_carry_n_11,add_ln1149_1_fu_584_p2__1_carry_n_12}),
        .DI({add_ln1149_1_fu_584_p2__1_carry_i_1_n_5,add_ln1149_1_fu_584_p2__1_carry_i_2_n_5,add_ln1149_1_fu_584_p2__1_carry_i_3_n_5,add_ln1149_1_fu_584_p2__1_carry_i_4_n_5,add_ln1149_1_fu_584_p2__1_carry_i_5_n_5,add_ln1149_1_fu_584_p2__1_carry_i_6_n_5,\p_0_0_0480_1659_fu_126_reg[7]_0 [1:0]}),
        .O({add_ln1149_1_fu_584_p2[7:2],NLW_add_ln1149_1_fu_584_p2__1_carry_O_UNCONNECTED[1:0]}),
        .S({add_ln1149_1_fu_584_p2__1_carry_i_7_n_5,add_ln1149_1_fu_584_p2__1_carry_i_8_n_5,add_ln1149_1_fu_584_p2__1_carry_i_9_n_5,add_ln1149_1_fu_584_p2__1_carry_i_10_n_5,add_ln1149_1_fu_584_p2__1_carry_i_11_n_5,add_ln1149_1_fu_584_p2__1_carry_i_12_n_5,add_ln1149_1_fu_584_p2__1_carry_i_13_n_5,add_ln1149_1_fu_584_p2__1_carry_i_14_n_5}));
  CARRY8 add_ln1149_1_fu_584_p2__1_carry__0
       (.CI(add_ln1149_1_fu_584_p2__1_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED[7:2],add_ln1149_1_fu_584_p2[9],NLW_add_ln1149_1_fu_584_p2__1_carry__0_CO_UNCONNECTED[0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\p_0_0_0480_1659_load_reg_753_reg[7]_0 [7]}),
        .O({NLW_add_ln1149_1_fu_584_p2__1_carry__0_O_UNCONNECTED[7:1],add_ln1149_1_fu_584_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5}));
  LUT4 #(
    .INIT(16'h17E8)) 
    add_ln1149_1_fu_584_p2__1_carry__0_i_1
       (.I0(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [6]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[7]),
        .I2(\p_0_0_0480_1659_fu_126_reg[7]_0 [7]),
        .I3(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [7]),
        .O(add_ln1149_1_fu_584_p2__1_carry__0_i_1_n_5));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_1
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [6]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[6]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [5]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_1_n_5));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_10
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [4]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[4]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [3]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_4_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_10_n_5));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_11
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [3]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[3]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [2]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_5_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_11_n_5));
  (* HLUTNM = "lutpair48" *) 
  LUT5 #(
    .INIT(32'h69969696)) 
    add_ln1149_1_fu_584_p2__1_carry_i_12
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [2]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [1]),
        .I3(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [0]),
        .I4(add_ln1149_1_fu_584_p2__1_carry__0_0[1]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_12_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1149_1_fu_584_p2__1_carry_i_13
       (.I0(add_ln1149_1_fu_584_p2__1_carry__0_0[1]),
        .I1(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [0]),
        .I2(\p_0_0_0480_1659_fu_126_reg[7]_0 [1]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_13_n_5));
  LUT2 #(
    .INIT(4'h6)) 
    add_ln1149_1_fu_584_p2__1_carry_i_14
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [0]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[0]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_14_n_5));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_2
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [5]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[5]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [4]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_2_n_5));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_3
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [4]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[4]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [3]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_3_n_5));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_4
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [3]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[3]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [2]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_4_n_5));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    add_ln1149_1_fu_584_p2__1_carry_i_5
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [2]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [1]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_5_n_5));
  LUT3 #(
    .INIT(8'h96)) 
    add_ln1149_1_fu_584_p2__1_carry_i_6
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [2]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[2]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [1]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_6_n_5));
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_7
       (.I0(add_ln1149_1_fu_584_p2__1_carry_i_1_n_5),
        .I1(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [6]),
        .I2(add_ln1149_1_fu_584_p2__1_carry__0_0[7]),
        .I3(\p_0_0_0480_1659_fu_126_reg[7]_0 [7]),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_7_n_5));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_8
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [6]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[6]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [5]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_2_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_8_n_5));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    add_ln1149_1_fu_584_p2__1_carry_i_9
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [5]),
        .I1(add_ln1149_1_fu_584_p2__1_carry__0_0[5]),
        .I2(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [4]),
        .I3(add_ln1149_1_fu_584_p2__1_carry_i_3_n_5),
        .O(add_ln1149_1_fu_584_p2__1_carry_i_9_n_5));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \addr[0]_i_2__1 
       (.I0(p_0_0_0480_1659_load_reg_7530),
        .I1(\ap_CS_fsm_reg[3]_1 [2]),
        .I2(imgRgb_empty_n),
        .I3(icmp_ln1101_reg_727),
        .I4(icmp_ln1107_reg_731),
        .I5(push_2),
        .O(p_6_in));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_loop_exit_ready_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(ap_done_reg1));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_done_cache_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_5),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80808C80)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_rst_n),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1101_reg_727),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_5),
        .Q(ap_enable_reg_pp0_iter2),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln1101_fu_217_p2),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .E(p_0_0_0483_1652_fu_114),
        .Q({\x_fu_110_reg_n_5_[16] ,\x_fu_110_reg_n_5_[15] ,\x_fu_110_reg_n_5_[14] ,\x_fu_110_reg_n_5_[13] ,\x_fu_110_reg_n_5_[12] ,\x_fu_110_reg_n_5_[11] ,\x_fu_110_reg_n_5_[10] ,\x_fu_110_reg_n_5_[9] ,\x_fu_110_reg_n_5_[8] ,\x_fu_110_reg_n_5_[7] ,\x_fu_110_reg_n_5_[6] ,\x_fu_110_reg_n_5_[5] ,\x_fu_110_reg_n_5_[4] ,\x_fu_110_reg_n_5_[3] ,\x_fu_110_reg_n_5_[2] ,\x_fu_110_reg_n_5_[1] ,\x_fu_110_reg_n_5_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}),
        .SR(SR),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_1 ),
        .ap_block_pp0_stage0_11001__0(ap_block_pp0_stage0_11001__0),
        .ap_clk(ap_clk),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_done_reg1(ap_done_reg1),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(flow_control_loop_pipe_sequential_init_U_n_13),
        .ap_loop_init_int_reg_2(flow_control_loop_pipe_sequential_init_U_n_31),
        .ap_loop_init_int_reg_3({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\conv2_i_i_lcssa679_load_reg_289_reg[4] ({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21,flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24}),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(x_fu_110),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0),
        .icmp_ln1101_reg_727(icmp_ln1101_reg_727),
        .\icmp_ln1101_reg_727_reg[0] (\icmp_ln1101_reg_727_reg[0]_0 ),
        .icmp_ln1107_fu_229_p2_carry(icmp_ln1107_fu_229_p2_carry_0),
        .icmp_ln1107_reg_731(icmp_ln1107_reg_731),
        .\icmp_ln1107_reg_731_reg[0] (p_0_0_0480_1659_fu_126),
        .icmp_ln1159_reg_735_pp0_iter1_reg(icmp_ln1159_reg_735_pp0_iter1_reg),
        .\icmp_ln1159_reg_735_reg[0] (flow_control_loop_pipe_sequential_init_U_n_8),
        .\icmp_ln1159_reg_735_reg[0]_0 (\icmp_ln1159_reg_735_reg_n_5_[0] ),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .\p_0_0_0483_1652_fu_114_reg[4] (\p_0_0_0483_1652_fu_114_reg[4]_1 ),
        .trunc_ln1_fu_407_p4(trunc_ln1_fu_407_p4),
        .\x_fu_110_reg[16] (x_2_fu_223_p2));
  CARRY8 icmp_ln1101_fu_217_p2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED[7:6],icmp_ln1101_fu_217_p2,icmp_ln1101_fu_217_p2_carry_n_8,icmp_ln1101_fu_217_p2_carry_n_9,icmp_ln1101_fu_217_p2_carry_n_10,icmp_ln1101_fu_217_p2_carry_n_11,icmp_ln1101_fu_217_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30}));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1101_reg_727[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln1101_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1101_fu_217_p2),
        .Q(icmp_ln1101_reg_727),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln1107_fu_229_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1107_fu_229_p2_carry_n_5,icmp_ln1107_fu_229_p2_carry_n_6,icmp_ln1107_fu_229_p2_carry_n_7,icmp_ln1107_fu_229_p2_carry_n_8,icmp_ln1107_fu_229_p2_carry_n_9,icmp_ln1107_fu_229_p2_carry_n_10,icmp_ln1107_fu_229_p2_carry_n_11,icmp_ln1107_fu_229_p2_carry_n_12}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34,flow_control_loop_pipe_sequential_init_U_n_35,flow_control_loop_pipe_sequential_init_U_n_36,flow_control_loop_pipe_sequential_init_U_n_37,flow_control_loop_pipe_sequential_init_U_n_38,flow_control_loop_pipe_sequential_init_U_n_39}),
        .O(NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED[7:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_40,flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47}));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 icmp_ln1107_fu_229_p2_carry__0
       (.CI(icmp_ln1107_fu_229_p2_carry_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED[7:1],icmp_ln1107_fu_229_p2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_31}));
  FDRE \icmp_ln1107_reg_731_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1107_fu_229_p2),
        .Q(icmp_ln1107_reg_731),
        .R(1'b0));
  CARRY8 icmp_ln1144_2_fu_441_p2_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({NLW_icmp_ln1144_2_fu_441_p2_carry_CO_UNCONNECTED[7:3],icmp_ln1144_2_fu_441_p2,icmp_ln1144_2_fu_441_p2_carry_n_11,icmp_ln1144_2_fu_441_p2_carry_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln1144_2_fu_441_p2_carry_i_1_n_5,icmp_ln1144_2_fu_441_p2_carry_i_2_n_5,icmp_ln1144_2_fu_441_p2_carry_i_3_n_5}),
        .O(NLW_icmp_ln1144_2_fu_441_p2_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,icmp_ln1144_2_fu_441_p2_carry_i_4_n_5,icmp_ln1144_2_fu_441_p2_carry_i_5_n_5,icmp_ln1144_2_fu_441_p2_carry_i_6_n_5}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln1144_2_fu_441_p2_carry_i_1
       (.I0(\p_0_0_0483_1652_fu_114_reg[4]_0 [4]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[4]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_1_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1144_2_fu_441_p2_carry_i_2
       (.I0(\p_0_0_0483_1652_fu_114_reg[4]_0 [2]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[2]),
        .I2(icmp_ln1144_2_fu_441_p2_carry_0[3]),
        .I3(\p_0_0_0483_1652_fu_114_reg[4]_0 [3]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_2_n_5));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln1144_2_fu_441_p2_carry_i_3
       (.I0(\p_0_0_0483_1652_fu_114_reg[4]_0 [0]),
        .I1(icmp_ln1144_2_fu_441_p2_carry_0[0]),
        .I2(icmp_ln1144_2_fu_441_p2_carry_0[1]),
        .I3(\p_0_0_0483_1652_fu_114_reg[4]_0 [1]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_3_n_5));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1144_2_fu_441_p2_carry_i_4
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[4]),
        .I1(\p_0_0_0483_1652_fu_114_reg[4]_0 [4]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_4_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_2_fu_441_p2_carry_i_5
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[3]),
        .I1(\p_0_0_0483_1652_fu_114_reg[4]_0 [3]),
        .I2(icmp_ln1144_2_fu_441_p2_carry_0[2]),
        .I3(\p_0_0_0483_1652_fu_114_reg[4]_0 [2]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_5_n_5));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1144_2_fu_441_p2_carry_i_6
       (.I0(icmp_ln1144_2_fu_441_p2_carry_0[1]),
        .I1(\p_0_0_0483_1652_fu_114_reg[4]_0 [1]),
        .I2(icmp_ln1144_2_fu_441_p2_carry_0[0]),
        .I3(\p_0_0_0483_1652_fu_114_reg[4]_0 [0]),
        .O(icmp_ln1144_2_fu_441_p2_carry_i_6_n_5));
  FDRE \icmp_ln1159_reg_735_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1159_reg_735_reg_n_5_[0] ),
        .Q(icmp_ln1159_reg_735_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1159_reg_735_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_8),
        .Q(\icmp_ln1159_reg_735_reg_n_5_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \mOutPtr[2]_i_1__4 
       (.I0(push_2),
        .I1(icmp_ln1107_reg_731),
        .I2(icmp_ln1101_reg_727),
        .I3(imgRgb_empty_n),
        .I4(\ap_CS_fsm_reg[3]_1 [2]),
        .I5(p_0_0_0480_1659_load_reg_7530),
        .O(E));
  LUT6 #(
    .INIT(64'hAAAA2AAAAAAAAAAA)) 
    \mOutPtr[2]_i_3__1 
       (.I0(push_2),
        .I1(p_0_0_0480_1659_load_reg_7530),
        .I2(\ap_CS_fsm_reg[3]_1 [2]),
        .I3(imgRgb_empty_n),
        .I4(icmp_ln1101_reg_727),
        .I5(icmp_ln1107_reg_731),
        .O(p_9_in));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \p_0_0_0479647_lcssa654681_fu_80[7]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_1 [2]),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(icmp_ln1101_reg_727),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(\ap_CS_fsm_reg[3]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1659_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_1 [0]),
        .Q(\p_0_0_0480_1659_fu_126_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1659_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_1 [1]),
        .Q(\p_0_0_0480_1659_fu_126_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1659_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_1 [2]),
        .Q(\p_0_0_0480_1659_fu_126_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1659_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_1 [3]),
        .Q(\p_0_0_0480_1659_fu_126_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1659_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_1 [4]),
        .Q(\p_0_0_0480_1659_fu_126_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1659_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_1 [5]),
        .Q(\p_0_0_0480_1659_fu_126_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1659_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_1 [6]),
        .Q(\p_0_0_0480_1659_fu_126_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0480_1659_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_1 [7]),
        .Q(\p_0_0_0480_1659_fu_126_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0480_1659_load_reg_753_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_0 [0]),
        .Q(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0480_1659_load_reg_753_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_0 [1]),
        .Q(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0480_1659_load_reg_753_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_0 [2]),
        .Q(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0480_1659_load_reg_753_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_0 [3]),
        .Q(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0480_1659_load_reg_753_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_0 [4]),
        .Q(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0480_1659_load_reg_753_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_0 [5]),
        .Q(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0480_1659_load_reg_753_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_0 [6]),
        .Q(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0480_1659_load_reg_753_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0480_1659_fu_126_reg[7]_0 [7]),
        .Q(\p_0_0_0480_1659_load_reg_753_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1656_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0481_1656_fu_122_reg[7]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1656_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0481_1656_fu_122_reg[7]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1656_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0481_1656_fu_122_reg[7]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1656_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0481_1656_fu_122_reg[7]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1656_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0481_1656_fu_122_reg[7]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1656_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0481_1656_fu_122_reg[7]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1656_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0481_1656_fu_122_reg[7]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0481_1656_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0481_1656_fu_122_reg[7]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \p_0_0_0481_1656_load_reg_746[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(p_0_0_0480_1659_load_reg_7530));
  FDRE \p_0_0_0481_1656_load_reg_746_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(Q[0]),
        .Q(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0481_1656_load_reg_746_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(Q[1]),
        .Q(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0481_1656_load_reg_746_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(Q[2]),
        .Q(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0481_1656_load_reg_746_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(Q[3]),
        .Q(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0481_1656_load_reg_746_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(Q[4]),
        .Q(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0481_1656_load_reg_746_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(Q[5]),
        .Q(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0481_1656_load_reg_746_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(Q[6]),
        .Q(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0481_1656_load_reg_746_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(Q[7]),
        .Q(\p_0_0_0481_1656_load_reg_746_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1653_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_1 [0]),
        .Q(\p_0_0_0482_1653_fu_118_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1653_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_1 [1]),
        .Q(\p_0_0_0482_1653_fu_118_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1653_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_1 [2]),
        .Q(\p_0_0_0482_1653_fu_118_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1653_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_1 [3]),
        .Q(\p_0_0_0482_1653_fu_118_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1653_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_1 [4]),
        .Q(\p_0_0_0482_1653_fu_118_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1653_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_1 [5]),
        .Q(\p_0_0_0482_1653_fu_118_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1653_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_1 [6]),
        .Q(\p_0_0_0482_1653_fu_118_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0482_1653_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_fu_126),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_1 [7]),
        .Q(\p_0_0_0482_1653_fu_118_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \p_0_0_0482_1653_load_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_0 [0]),
        .Q(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \p_0_0_0482_1653_load_reg_739_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_0 [1]),
        .Q(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \p_0_0_0482_1653_load_reg_739_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_0 [2]),
        .Q(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \p_0_0_0482_1653_load_reg_739_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_0 [3]),
        .Q(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \p_0_0_0482_1653_load_reg_739_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_0 [4]),
        .Q(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \p_0_0_0482_1653_load_reg_739_reg[5] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_0 [5]),
        .Q(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \p_0_0_0482_1653_load_reg_739_reg[6] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_0 [6]),
        .Q(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \p_0_0_0482_1653_load_reg_739_reg[7] 
       (.C(ap_clk),
        .CE(p_0_0_0480_1659_load_reg_7530),
        .D(\p_0_0_0482_1653_fu_118_reg[7]_0 [7]),
        .Q(\p_0_0_0482_1653_load_reg_739_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_0_0_0483_1652_fu_114[0]_i_2 
       (.I0(\p_0_0_0483_1652_fu_114[0]_i_3_n_5 ),
        .I1(\p_0_0_0483_1652_fu_114[0]_i_4_n_5 ),
        .I2(\p_0_0_0483_1652_fu_114[0]_i_5_n_5 ),
        .O(trunc_ln1_fu_407_p4[0]));
  LUT6 #(
    .INIT(64'hFFFF960096000000)) 
    \p_0_0_0483_1652_fu_114[0]_i_3 
       (.I0(Q[2]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [3]),
        .I2(Q[4]),
        .I3(\p_0_0_0480_1659_fu_126_reg[7]_0 [4]),
        .I4(\p_0_0_0483_1652_fu_114[0]_i_6_n_5 ),
        .I5(\p_0_0_0483_1652_fu_114[0]_i_7_n_5 ),
        .O(\p_0_0_0483_1652_fu_114[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_0_0_0483_1652_fu_114[0]_i_4 
       (.I0(Q[3]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [4]),
        .I2(Q[5]),
        .I3(\p_0_0_0480_1659_fu_126_reg[7]_0 [6]),
        .I4(\p_0_0_0483_1652_fu_114[2]_i_8_n_5 ),
        .O(\p_0_0_0483_1652_fu_114[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \p_0_0_0483_1652_fu_114[0]_i_5 
       (.I0(Q[2]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [3]),
        .I2(Q[4]),
        .I3(\p_0_0_0480_1659_fu_126_reg[7]_0 [5]),
        .I4(\p_0_0_0483_1652_fu_114[0]_i_8_n_5 ),
        .O(\p_0_0_0483_1652_fu_114[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFEE88000)) 
    \p_0_0_0483_1652_fu_114[0]_i_6 
       (.I0(\p_0_0_0480_1659_fu_126_reg[7]_0 [3]),
        .I1(Q[3]),
        .I2(\p_0_0_0482_1653_fu_118_reg[7]_0 [2]),
        .I3(Q[1]),
        .I4(\p_0_0_0483_1652_fu_114[0]_i_9_n_5 ),
        .O(\p_0_0_0483_1652_fu_114[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_0_0_0483_1652_fu_114[0]_i_7 
       (.I0(Q[2]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [3]),
        .I2(Q[4]),
        .I3(\p_0_0_0480_1659_fu_126_reg[7]_0 [5]),
        .I4(\p_0_0_0483_1652_fu_114[0]_i_8_n_5 ),
        .O(\p_0_0_0483_1652_fu_114[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_0_0_0483_1652_fu_114[0]_i_8 
       (.I0(Q[5]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [4]),
        .I2(Q[3]),
        .O(\p_0_0_0483_1652_fu_114[0]_i_8_n_5 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \p_0_0_0483_1652_fu_114[0]_i_9 
       (.I0(Q[2]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [3]),
        .I2(Q[4]),
        .I3(\p_0_0_0480_1659_fu_126_reg[7]_0 [4]),
        .O(\p_0_0_0483_1652_fu_114[0]_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_0_0_0483_1652_fu_114[1]_i_2 
       (.I0(\p_0_0_0483_1652_fu_114[2]_i_4_n_5 ),
        .I1(\p_0_0_0483_1652_fu_114[1]_i_3_n_5 ),
        .I2(\p_0_0_0483_1652_fu_114[2]_i_3_n_5 ),
        .O(trunc_ln1_fu_407_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_0_0_0483_1652_fu_114[1]_i_3 
       (.I0(Q[4]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [5]),
        .I2(Q[6]),
        .I3(\p_0_0_0480_1659_fu_126_reg[7]_0 [7]),
        .I4(\p_0_0_0483_1652_fu_114[2]_i_7_n_5 ),
        .O(\p_0_0_0483_1652_fu_114[1]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \p_0_0_0483_1652_fu_114[2]_i_2 
       (.I0(\p_0_0_0483_1652_fu_114[2]_i_3_n_5 ),
        .I1(\p_0_0_0483_1652_fu_114[2]_i_4_n_5 ),
        .I2(\p_0_0_0483_1652_fu_114[2]_i_5_n_5 ),
        .I3(\p_0_0_0483_1652_fu_114[2]_i_6_n_5 ),
        .I4(\p_0_0_0480_1659_fu_126_reg[7]_0 [7]),
        .I5(\p_0_0_0483_1652_fu_114[2]_i_7_n_5 ),
        .O(trunc_ln1_fu_407_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \p_0_0_0483_1652_fu_114[2]_i_3 
       (.I0(Q[3]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [4]),
        .I2(Q[5]),
        .I3(\p_0_0_0480_1659_fu_126_reg[7]_0 [6]),
        .I4(\p_0_0_0483_1652_fu_114[2]_i_8_n_5 ),
        .O(\p_0_0_0483_1652_fu_114[2]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_0_0_0483_1652_fu_114[2]_i_4 
       (.I0(\p_0_0_0483_1652_fu_114[0]_i_3_n_5 ),
        .I1(\p_0_0_0483_1652_fu_114[0]_i_4_n_5 ),
        .I2(\p_0_0_0483_1652_fu_114[0]_i_5_n_5 ),
        .O(\p_0_0_0483_1652_fu_114[2]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \p_0_0_0483_1652_fu_114[2]_i_5 
       (.I0(Q[5]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [6]),
        .I2(Q[7]),
        .I3(\p_0_0_0482_1653_fu_118_reg[7]_0 [7]),
        .I4(Q[6]),
        .O(\p_0_0_0483_1652_fu_114[2]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_0_0_0483_1652_fu_114[2]_i_6 
       (.I0(Q[6]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [5]),
        .I2(Q[4]),
        .O(\p_0_0_0483_1652_fu_114[2]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_0_0_0483_1652_fu_114[2]_i_7 
       (.I0(Q[7]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [6]),
        .I2(Q[5]),
        .O(\p_0_0_0483_1652_fu_114[2]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \p_0_0_0483_1652_fu_114[2]_i_8 
       (.I0(Q[6]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [5]),
        .I2(Q[4]),
        .O(\p_0_0_0483_1652_fu_114[2]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \p_0_0_0483_1652_fu_114[3]_i_2 
       (.I0(\p_0_0_0483_1652_fu_114[4]_i_4_n_5 ),
        .I1(\p_0_0_0483_1652_fu_114[4]_i_5_n_5 ),
        .I2(Q[7]),
        .I3(\p_0_0_0483_1652_fu_114[4]_i_6_n_5 ),
        .I4(\p_0_0_0482_1653_fu_118_reg[7]_0 [7]),
        .I5(Q[6]),
        .O(trunc_ln1_fu_407_p4[3]));
  LUT6 #(
    .INIT(64'hFEF8F8E0F8E0E080)) 
    \p_0_0_0483_1652_fu_114[4]_i_3 
       (.I0(\p_0_0_0483_1652_fu_114[4]_i_4_n_5 ),
        .I1(\p_0_0_0483_1652_fu_114[4]_i_5_n_5 ),
        .I2(Q[7]),
        .I3(\p_0_0_0483_1652_fu_114[4]_i_6_n_5 ),
        .I4(\p_0_0_0482_1653_fu_118_reg[7]_0 [7]),
        .I5(Q[6]),
        .O(trunc_ln1_fu_407_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'hFFE8E800)) 
    \p_0_0_0483_1652_fu_114[4]_i_4 
       (.I0(Q[4]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [5]),
        .I2(Q[6]),
        .I3(\p_0_0_0480_1659_fu_126_reg[7]_0 [7]),
        .I4(\p_0_0_0483_1652_fu_114[2]_i_7_n_5 ),
        .O(\p_0_0_0483_1652_fu_114[4]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_0_0_0483_1652_fu_114[4]_i_5 
       (.I0(\p_0_0_0483_1652_fu_114[2]_i_4_n_5 ),
        .I1(\p_0_0_0483_1652_fu_114[1]_i_3_n_5 ),
        .I2(\p_0_0_0483_1652_fu_114[2]_i_3_n_5 ),
        .O(\p_0_0_0483_1652_fu_114[4]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \p_0_0_0483_1652_fu_114[4]_i_6 
       (.I0(Q[7]),
        .I1(\p_0_0_0482_1653_fu_118_reg[7]_0 [6]),
        .I2(Q[5]),
        .O(\p_0_0_0483_1652_fu_114[4]_i_6_n_5 ));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1652_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1652_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(\p_0_0_0483_1652_fu_114_reg[4]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1652_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1652_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_23),
        .Q(\p_0_0_0483_1652_fu_114_reg[4]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1652_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1652_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\p_0_0_0483_1652_fu_114_reg[4]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1652_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1652_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_21),
        .Q(\p_0_0_0483_1652_fu_114_reg[4]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \p_0_0_0483_1652_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(p_0_0_0483_1652_fu_114),
        .D(flow_control_loop_pipe_sequential_init_U_n_20),
        .Q(\p_0_0_0483_1652_fu_114_reg[4]_0 [4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \p_0_0_0483_1_lcssa671_fu_60[4]_i_1 
       (.I0(\ap_CS_fsm_reg[3]_1 [2]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm_reg[3] ));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[0]),
        .Q(\x_fu_110_reg_n_5_[0] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[10]),
        .Q(\x_fu_110_reg_n_5_[10] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[11]),
        .Q(\x_fu_110_reg_n_5_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[12]),
        .Q(\x_fu_110_reg_n_5_[12] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[13]),
        .Q(\x_fu_110_reg_n_5_[13] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[14]),
        .Q(\x_fu_110_reg_n_5_[14] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[15]),
        .Q(\x_fu_110_reg_n_5_[15] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[16] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[16]),
        .Q(\x_fu_110_reg_n_5_[16] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[1]),
        .Q(\x_fu_110_reg_n_5_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[2]),
        .Q(\x_fu_110_reg_n_5_[2] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[3]),
        .Q(\x_fu_110_reg_n_5_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[4]),
        .Q(\x_fu_110_reg_n_5_[4] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[5]),
        .Q(\x_fu_110_reg_n_5_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[6]),
        .Q(\x_fu_110_reg_n_5_[6] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[7]),
        .Q(\x_fu_110_reg_n_5_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[8]),
        .Q(\x_fu_110_reg_n_5_[8] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
  FDRE #(
    .INIT(1'b0)) 
    \x_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(x_fu_110),
        .D(x_2_fu_223_p2[9]),
        .Q(\x_fu_110_reg_n_5_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_13));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S
   (D,
    bayerPhase_c1_empty_n,
    bayerPhase_c1_full_n,
    cmp689_fu_387_p2,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[1][15] ,
    push,
    bayer_phase_assign_channel_dout,
    ap_clk,
    full_n_reg_0,
    full_n_reg_1,
    DebayerRatBorBatR_U0_bayerPhase_c_write,
    \xor_reg_676_reg[0] ,
    E);
  output [14:0]D;
  output bayerPhase_c1_empty_n;
  output bayerPhase_c1_full_n;
  output cmp689_fu_387_p2;
  output [0:0]\SRL_SIG_reg[0][1] ;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input push;
  input [15:0]bayer_phase_assign_channel_dout;
  input ap_clk;
  input full_n_reg_0;
  input full_n_reg_1;
  input DebayerRatBorBatR_U0_bayerPhase_c_write;
  input [0:0]\xor_reg_676_reg[0] ;
  input [0:0]E;

  wire [14:0]D;
  wire DebayerRatBorBatR_U0_bayerPhase_c_write;
  wire [0:0]E;
  wire [0:0]\SRL_SIG_reg[0][1] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__5_n_5 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire bayerPhase_c1_empty_n;
  wire bayerPhase_c1_full_n;
  wire [2:0]bayerPhase_c1_num_data_valid;
  wire [15:0]bayer_phase_assign_channel_dout;
  wire cmp689_fu_387_p2;
  wire empty_n_i_1__2_n_5;
  wire full_n_i_1__2_n_5;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__0_n_5 ;
  wire \mOutPtr[1]_i_1__9_n_5 ;
  wire \mOutPtr[2]_i_2__5_n_5 ;
  wire push;
  wire [0:0]\xor_reg_676_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 U_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\addr_reg_n_5_[0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout),
        .cmp689_fu_387_p2(cmp689_fu_387_p2),
        .push(push),
        .\xor_reg_676_reg[0] (\xor_reg_676_reg[0] ));
  LUT5 #(
    .INIT(32'hDF9F2060)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I2(bayerPhase_c1_empty_n),
        .I3(\addr[0]_i_2__5_n_5 ),
        .I4(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1_n_5 ));
  LUT3 #(
    .INIT(8'h04)) 
    \addr[0]_i_2__5 
       (.I0(bayerPhase_c1_num_data_valid[2]),
        .I1(bayerPhase_c1_num_data_valid[0]),
        .I2(bayerPhase_c1_num_data_valid[1]),
        .O(\addr[0]_i_2__5_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FF00)) 
    empty_n_i_1__2
       (.I0(bayerPhase_c1_num_data_valid[2]),
        .I1(bayerPhase_c1_num_data_valid[0]),
        .I2(bayerPhase_c1_num_data_valid[1]),
        .I3(bayerPhase_c1_empty_n),
        .I4(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I5(push),
        .O(empty_n_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_5),
        .Q(bayerPhase_c1_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1__2
       (.I0(bayerPhase_c1_num_data_valid[2]),
        .I1(bayerPhase_c1_num_data_valid[0]),
        .I2(bayerPhase_c1_num_data_valid[1]),
        .I3(push),
        .I4(full_n_reg_1),
        .I5(bayerPhase_c1_full_n),
        .O(full_n_i_1__2_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_5),
        .Q(bayerPhase_c1_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(bayerPhase_c1_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'hA6665999)) 
    \mOutPtr[1]_i_1__9 
       (.I0(bayerPhase_c1_num_data_valid[0]),
        .I1(push),
        .I2(bayerPhase_c1_empty_n),
        .I3(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I4(bayerPhase_c1_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__9_n_5 ));
  LUT6 #(
    .INIT(64'hA666AAAAAAAA5999)) 
    \mOutPtr[2]_i_2__5 
       (.I0(bayerPhase_c1_num_data_valid[2]),
        .I1(push),
        .I2(bayerPhase_c1_empty_n),
        .I3(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I4(bayerPhase_c1_num_data_valid[1]),
        .I5(bayerPhase_c1_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2__5_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__0_n_5 ),
        .Q(bayerPhase_c1_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_5 ),
        .Q(bayerPhase_c1_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__5_n_5 ),
        .Q(bayerPhase_c1_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4
   (bayerPhase_c_empty_n,
    bayerPhase_c_full_n,
    bayerPhase_c_dout,
    full_n_reg_0,
    ap_clk,
    DebayerRandBatG_U0_bayerPhase_c_read,
    push,
    DebayerRatBorBatR_U0_bayerPhase_c_write,
    full_n_reg_1,
    \addr_reg[0]_0 ,
    DebayerRandBatG_U0_ap_start,
    D);
  output bayerPhase_c_empty_n;
  output bayerPhase_c_full_n;
  output [15:0]bayerPhase_c_dout;
  input full_n_reg_0;
  input ap_clk;
  input DebayerRandBatG_U0_bayerPhase_c_read;
  input push;
  input DebayerRatBorBatR_U0_bayerPhase_c_write;
  input full_n_reg_1;
  input [0:0]\addr_reg[0]_0 ;
  input DebayerRandBatG_U0_ap_start;
  input [15:0]D;

  wire [15:0]D;
  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRandBatG_U0_bayerPhase_c_read;
  wire DebayerRatBorBatR_U0_bayerPhase_c_write;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_2__6_n_5 ;
  wire [0:0]\addr_reg[0]_0 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire [15:0]bayerPhase_c_dout;
  wire bayerPhase_c_empty_n;
  wire bayerPhase_c_full_n;
  wire [2:0]bayerPhase_c_num_data_valid;
  wire empty_n_i_1__3_n_5;
  wire full_n_i_1__3_n_5;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire \mOutPtr[0]_i_1__1_n_5 ;
  wire \mOutPtr[1]_i_1__10_n_5 ;
  wire \mOutPtr[2]_i_1__1_n_5 ;
  wire \mOutPtr[2]_i_2__6_n_5 ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg U_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
       (.D(D),
        .ap_clk(ap_clk),
        .bayerPhase_c_dout(bayerPhase_c_dout),
        .push(push),
        .\x_phase_reg_387_reg[0] (\addr_reg_n_5_[0] ));
  LUT6 #(
    .INIT(64'hD5FF95FF2A006A00)) 
    \addr[0]_i_1 
       (.I0(push),
        .I1(DebayerRandBatG_U0_ap_start),
        .I2(\addr_reg[0]_0 ),
        .I3(bayerPhase_c_empty_n),
        .I4(\addr[0]_i_2__6_n_5 ),
        .I5(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr[0]_i_2__6 
       (.I0(bayerPhase_c_num_data_valid[2]),
        .I1(bayerPhase_c_num_data_valid[0]),
        .I2(bayerPhase_c_num_data_valid[1]),
        .O(\addr[0]_i_2__6_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FF00)) 
    empty_n_i_1__3
       (.I0(bayerPhase_c_num_data_valid[2]),
        .I1(bayerPhase_c_num_data_valid[0]),
        .I2(bayerPhase_c_num_data_valid[1]),
        .I3(bayerPhase_c_empty_n),
        .I4(DebayerRandBatG_U0_bayerPhase_c_read),
        .I5(push),
        .O(empty_n_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_5),
        .Q(bayerPhase_c_empty_n),
        .R(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFB00FF00)) 
    full_n_i_1__3
       (.I0(bayerPhase_c_num_data_valid[2]),
        .I1(bayerPhase_c_num_data_valid[0]),
        .I2(bayerPhase_c_num_data_valid[1]),
        .I3(bayerPhase_c_full_n),
        .I4(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I5(full_n_reg_1),
        .O(full_n_i_1__3_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_5),
        .Q(bayerPhase_c_full_n),
        .S(full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(bayerPhase_c_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \mOutPtr[1]_i_1__10 
       (.I0(bayerPhase_c_num_data_valid[0]),
        .I1(push),
        .I2(bayerPhase_c_empty_n),
        .I3(\addr_reg[0]_0 ),
        .I4(DebayerRandBatG_U0_ap_start),
        .I5(bayerPhase_c_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__10_n_5 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[2]_i_1__1 
       (.I0(bayerPhase_c_full_n),
        .I1(DebayerRatBorBatR_U0_bayerPhase_c_write),
        .I2(bayerPhase_c_empty_n),
        .I3(\addr_reg[0]_0 ),
        .I4(DebayerRandBatG_U0_ap_start),
        .O(\mOutPtr[2]_i_1__1_n_5 ));
  LUT6 #(
    .INIT(64'hA666AAAAAAAA5999)) 
    \mOutPtr[2]_i_2__6 
       (.I0(bayerPhase_c_num_data_valid[2]),
        .I1(push),
        .I2(bayerPhase_c_empty_n),
        .I3(DebayerRandBatG_U0_bayerPhase_c_read),
        .I4(bayerPhase_c_num_data_valid[1]),
        .I5(bayerPhase_c_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2__6_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__1_n_5 ),
        .D(\mOutPtr[0]_i_1__1_n_5 ),
        .Q(bayerPhase_c_num_data_valid[0]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__1_n_5 ),
        .D(\mOutPtr[1]_i_1__10_n_5 ),
        .Q(bayerPhase_c_num_data_valid[1]),
        .R(full_n_reg_0));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__1_n_5 ),
        .D(\mOutPtr[2]_i_2__6_n_5 ),
        .Q(bayerPhase_c_num_data_valid[2]),
        .R(full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
   (bayerPhase_c_dout,
    push,
    D,
    ap_clk,
    \x_phase_reg_387_reg[0] );
  output [15:0]bayerPhase_c_dout;
  input push;
  input [15:0]D;
  input ap_clk;
  input \x_phase_reg_387_reg[0] ;

  wire [15:0]D;
  wire \SRL_SIG_reg_n_5_[0][0] ;
  wire \SRL_SIG_reg_n_5_[0][10] ;
  wire \SRL_SIG_reg_n_5_[0][11] ;
  wire \SRL_SIG_reg_n_5_[0][12] ;
  wire \SRL_SIG_reg_n_5_[0][13] ;
  wire \SRL_SIG_reg_n_5_[0][14] ;
  wire \SRL_SIG_reg_n_5_[0][15] ;
  wire \SRL_SIG_reg_n_5_[0][1] ;
  wire \SRL_SIG_reg_n_5_[0][2] ;
  wire \SRL_SIG_reg_n_5_[0][3] ;
  wire \SRL_SIG_reg_n_5_[0][4] ;
  wire \SRL_SIG_reg_n_5_[0][5] ;
  wire \SRL_SIG_reg_n_5_[0][6] ;
  wire \SRL_SIG_reg_n_5_[0][7] ;
  wire \SRL_SIG_reg_n_5_[0][8] ;
  wire \SRL_SIG_reg_n_5_[0][9] ;
  wire \SRL_SIG_reg_n_5_[1][0] ;
  wire \SRL_SIG_reg_n_5_[1][10] ;
  wire \SRL_SIG_reg_n_5_[1][11] ;
  wire \SRL_SIG_reg_n_5_[1][12] ;
  wire \SRL_SIG_reg_n_5_[1][13] ;
  wire \SRL_SIG_reg_n_5_[1][14] ;
  wire \SRL_SIG_reg_n_5_[1][15] ;
  wire \SRL_SIG_reg_n_5_[1][1] ;
  wire \SRL_SIG_reg_n_5_[1][2] ;
  wire \SRL_SIG_reg_n_5_[1][3] ;
  wire \SRL_SIG_reg_n_5_[1][4] ;
  wire \SRL_SIG_reg_n_5_[1][5] ;
  wire \SRL_SIG_reg_n_5_[1][6] ;
  wire \SRL_SIG_reg_n_5_[1][7] ;
  wire \SRL_SIG_reg_n_5_[1][8] ;
  wire \SRL_SIG_reg_n_5_[1][9] ;
  wire ap_clk;
  wire [15:0]bayerPhase_c_dout;
  wire push;
  wire \x_phase_reg_387_reg[0] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_5_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_5_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_5_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_5_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_5_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_5_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg_n_5_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_5_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_5_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_5_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_5_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_5_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_5_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_5_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_5_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_5_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][0] ),
        .Q(\SRL_SIG_reg_n_5_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][10] ),
        .Q(\SRL_SIG_reg_n_5_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][11] ),
        .Q(\SRL_SIG_reg_n_5_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][12] ),
        .Q(\SRL_SIG_reg_n_5_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][13] ),
        .Q(\SRL_SIG_reg_n_5_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][14] ),
        .Q(\SRL_SIG_reg_n_5_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][15] ),
        .Q(\SRL_SIG_reg_n_5_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][1] ),
        .Q(\SRL_SIG_reg_n_5_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][2] ),
        .Q(\SRL_SIG_reg_n_5_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][3] ),
        .Q(\SRL_SIG_reg_n_5_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][4] ),
        .Q(\SRL_SIG_reg_n_5_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][5] ),
        .Q(\SRL_SIG_reg_n_5_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][6] ),
        .Q(\SRL_SIG_reg_n_5_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][7] ),
        .Q(\SRL_SIG_reg_n_5_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][8] ),
        .Q(\SRL_SIG_reg_n_5_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][9] ),
        .Q(\SRL_SIG_reg_n_5_[1][9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][1] ),
        .I1(\SRL_SIG_reg_n_5_[0][1] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[10]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][11] ),
        .I1(\SRL_SIG_reg_n_5_[0][11] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[11]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][12] ),
        .I1(\SRL_SIG_reg_n_5_[0][12] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[12]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[12]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][13] ),
        .I1(\SRL_SIG_reg_n_5_[0][13] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[13]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[13]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][14] ),
        .I1(\SRL_SIG_reg_n_5_[0][14] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[14]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[14]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][15] ),
        .I1(\SRL_SIG_reg_n_5_[0][15] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[15]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[1]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][2] ),
        .I1(\SRL_SIG_reg_n_5_[0][2] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[2]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][3] ),
        .I1(\SRL_SIG_reg_n_5_[0][3] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[3]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][4] ),
        .I1(\SRL_SIG_reg_n_5_[0][4] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[4]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][5] ),
        .I1(\SRL_SIG_reg_n_5_[0][5] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[5]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][6] ),
        .I1(\SRL_SIG_reg_n_5_[0][6] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[6]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][7] ),
        .I1(\SRL_SIG_reg_n_5_[0][7] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[7]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][8] ),
        .I1(\SRL_SIG_reg_n_5_[0][8] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[8]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][9] ),
        .I1(\SRL_SIG_reg_n_5_[0][9] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln870_1_i_reg_392[9]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][10] ),
        .I1(\SRL_SIG_reg_n_5_[0][10] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[10]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_phase_reg_387[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][0] ),
        .I1(\SRL_SIG_reg_n_5_[0][0] ),
        .I2(\x_phase_reg_387_reg[0] ),
        .O(bayerPhase_c_dout[0]));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7
   (D,
    cmp689_fu_387_p2,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    push,
    bayer_phase_assign_channel_dout,
    ap_clk,
    \xor_reg_676_reg[0] ,
    \SRL_SIG_reg[0][0]_0 );
  output [14:0]D;
  output cmp689_fu_387_p2;
  output [0:0]\SRL_SIG_reg[0][1]_0 ;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input push;
  input [15:0]bayer_phase_assign_channel_dout;
  input ap_clk;
  input [0:0]\xor_reg_676_reg[0] ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [14:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [0:0]\SRL_SIG_reg[0][1]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg_n_5_[0][1] ;
  wire \SRL_SIG_reg_n_5_[1][0] ;
  wire \SRL_SIG_reg_n_5_[1][10] ;
  wire \SRL_SIG_reg_n_5_[1][11] ;
  wire \SRL_SIG_reg_n_5_[1][12] ;
  wire \SRL_SIG_reg_n_5_[1][13] ;
  wire \SRL_SIG_reg_n_5_[1][14] ;
  wire \SRL_SIG_reg_n_5_[1][15] ;
  wire \SRL_SIG_reg_n_5_[1][1] ;
  wire \SRL_SIG_reg_n_5_[1][2] ;
  wire \SRL_SIG_reg_n_5_[1][3] ;
  wire \SRL_SIG_reg_n_5_[1][4] ;
  wire \SRL_SIG_reg_n_5_[1][5] ;
  wire \SRL_SIG_reg_n_5_[1][6] ;
  wire \SRL_SIG_reg_n_5_[1][7] ;
  wire \SRL_SIG_reg_n_5_[1][8] ;
  wire \SRL_SIG_reg_n_5_[1][9] ;
  wire ap_clk;
  wire [15:0]bayer_phase_assign_channel_dout;
  wire cmp689_fu_387_p2;
  wire \cmp689_reg_681[0]_i_2_n_5 ;
  wire \cmp689_reg_681[0]_i_3_n_5 ;
  wire push;
  wire [0:0]\xor_reg_676_reg[0] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[10]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[11]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[12]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[13]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[14]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[15]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[1]),
        .Q(\SRL_SIG_reg_n_5_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[2]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[3]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[4]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[5]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[6]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[7]),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[8]),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(bayer_phase_assign_channel_dout[9]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_5_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_5_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_5_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg_n_5_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg_n_5_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg_n_5_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg_n_5_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg_n_5_[0][1] ),
        .Q(\SRL_SIG_reg_n_5_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_5_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_5_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_5_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_5_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_5_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_5_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_5_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_5_[1][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0200000200000000)) 
    \cmp689_reg_681[0]_i_1 
       (.I0(\cmp689_reg_681[0]_i_2_n_5 ),
        .I1(D[2]),
        .I2(D[1]),
        .I3(\xor_reg_676_reg[0] ),
        .I4(\SRL_SIG_reg_n_5_[0][1] ),
        .I5(\cmp689_reg_681[0]_i_3_n_5 ),
        .O(cmp689_fu_387_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp689_reg_681[0]_i_2 
       (.I0(D[11]),
        .I1(D[12]),
        .I2(D[9]),
        .I3(D[10]),
        .I4(D[14]),
        .I5(D[13]),
        .O(\cmp689_reg_681[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp689_reg_681[0]_i_3 
       (.I0(D[5]),
        .I1(D[6]),
        .I2(D[3]),
        .I3(D[4]),
        .I4(D[8]),
        .I5(D[7]),
        .O(\cmp689_reg_681[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][1] ),
        .I1(\SRL_SIG_reg_n_5_[0][1] ),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[10]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][11] ),
        .I1(D[10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[11]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][12] ),
        .I1(D[11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[12]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][13] ),
        .I1(D[12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[13]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][14] ),
        .I1(D[13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[14]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][15] ),
        .I1(D[14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[1]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][2] ),
        .I1(D[1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[2]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][3] ),
        .I1(D[2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[3]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][4] ),
        .I1(D[3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[4]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][5] ),
        .I1(D[4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[5]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][6] ),
        .I1(D[5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[6]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][7] ),
        .I1(D[6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[7]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][8] ),
        .I1(D[7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[8]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][9] ),
        .I1(D[8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \trunc_ln622_1_i_reg_456[9]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][10] ),
        .I1(D[9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \x_phase_reg_451[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[1][0] ),
        .I1(D[0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT2 #(
    .INIT(4'h6)) 
    \xor_reg_676[0]_i_1 
       (.I0(\SRL_SIG_reg_n_5_[0][1] ),
        .I1(\xor_reg_676_reg[0] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x
   (Debayer_U0_ap_start,
    ap_idle,
    push,
    full_n_reg_0,
    bayer_phase_assign_channel_dout,
    ap_rst_n_inv,
    ap_clk,
    int_ap_idle_reg,
    Q,
    int_ap_idle_reg_0,
    Debayer_U0_ap_idle,
    MultiPixStream2AXIvideo_U0_ap_start,
    \addr_reg[0]_0 ,
    \addr_reg[0]_1 ,
    int_ap_idle_reg_1,
    ap_start,
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
    ap_done_reg,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n,
    p_6_in,
    Debayer_U0_ap_ready,
    D);
  output Debayer_U0_ap_start;
  output ap_idle;
  output push;
  output full_n_reg_0;
  output [15:0]bayer_phase_assign_channel_dout;
  input ap_rst_n_inv;
  input ap_clk;
  input int_ap_idle_reg;
  input [0:0]Q;
  input [0:0]int_ap_idle_reg_0;
  input Debayer_U0_ap_idle;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [0:0]\addr_reg[0]_0 ;
  input [0:0]\addr_reg[0]_1 ;
  input [0:0]int_ap_idle_reg_1;
  input ap_start;
  input ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  input ap_done_reg;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n;
  input p_6_in;
  input Debayer_U0_ap_ready;
  input [15:0]D;

  wire Block_entry_split_proc_U0_ap_continue;
  wire [15:0]D;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]addr;
  wire \addr[0]_i_1_n_5 ;
  wire [0:0]\addr_reg[0]_0 ;
  wire [0:0]\addr_reg[0]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  wire [15:0]bayer_phase_assign_channel_dout;
  wire empty_n_i_1__8_n_5;
  wire full_n2__1;
  wire full_n_i_1__8_n_5;
  wire full_n_reg_0;
  wire int_ap_idle_i_2_n_5;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire \mOutPtr[0]_i_1__5_n_5 ;
  wire \mOutPtr[1]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_1__5_n_5 ;
  wire \mOutPtr[2]_i_2__3_n_5 ;
  wire \mOutPtr_reg_n_5_[0] ;
  wire \mOutPtr_reg_n_5_[1] ;
  wire \mOutPtr_reg_n_5_[2] ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg U_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg
       (.Block_entry_split_proc_U0_ap_continue(Block_entry_split_proc_U0_ap_continue),
        .D(D),
        .E(push),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_start(ap_start),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout));
  LUT6 #(
    .INIT(64'h8FFF87FF70007800)) 
    \addr[0]_i_1 
       (.I0(\addr_reg[0]_0 ),
        .I1(\addr_reg[0]_1 ),
        .I2(push),
        .I3(Debayer_U0_ap_start),
        .I4(full_n2__1),
        .I5(addr),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \addr[0]_i_2__2 
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .O(full_n2__1));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(addr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h40404440)) 
    ap_done_reg_i_1
       (.I0(Block_entry_split_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(ap_start),
        .I4(\SRL_SIG_reg[1][0] ),
        .O(full_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEF00FF00)) 
    empty_n_i_1__8
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(Debayer_U0_ap_start),
        .I4(Debayer_U0_ap_ready),
        .I5(push),
        .O(empty_n_i_1__8_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_5),
        .Q(Debayer_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFEFFFEFFF0000)) 
    full_n_i_1__8
       (.I0(\mOutPtr_reg_n_5_[2] ),
        .I1(\mOutPtr_reg_n_5_[1] ),
        .I2(\mOutPtr_reg_n_5_[0] ),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(Block_entry_split_proc_U0_ap_continue),
        .O(full_n_i_1__8_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_5),
        .Q(Block_entry_split_proc_U0_ap_continue),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_5),
        .I1(int_ap_idle_reg),
        .I2(Q),
        .I3(int_ap_idle_reg_0),
        .I4(Debayer_U0_ap_idle),
        .I5(MultiPixStream2AXIvideo_U0_ap_start),
        .O(ap_idle));
  LUT4 #(
    .INIT(16'h4404)) 
    int_ap_idle_i_2
       (.I0(Debayer_U0_ap_start),
        .I1(int_ap_idle_reg_1),
        .I2(ap_start),
        .I3(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .O(int_ap_idle_i_2_n_5));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_5 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_5_[0] ),
        .I1(push),
        .I2(\addr_reg[0]_1 ),
        .I3(\addr_reg[0]_0 ),
        .I4(Debayer_U0_ap_start),
        .I5(\mOutPtr_reg_n_5_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_5 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \mOutPtr[2]_i_1__5 
       (.I0(push),
        .I1(Debayer_U0_ap_start),
        .I2(\addr_reg[0]_0 ),
        .I3(\addr_reg[0]_1 ),
        .O(\mOutPtr[2]_i_1__5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__3 
       (.I0(\mOutPtr_reg_n_5_[1] ),
        .I1(\mOutPtr_reg_n_5_[0] ),
        .I2(\mOutPtr_reg_n_5_[2] ),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_2__3_n_5 ));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \mOutPtr[2]_i_3__2 
       (.I0(push),
        .I1(\addr_reg[0]_1 ),
        .I2(\addr_reg[0]_0 ),
        .I3(Debayer_U0_ap_start),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_5 ),
        .D(\mOutPtr[0]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_5 ),
        .D(\mOutPtr[1]_i_1__5_n_5 ),
        .Q(\mOutPtr_reg_n_5_[1] ),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__5_n_5 ),
        .D(\mOutPtr[2]_i_2__3_n_5 ),
        .Q(\mOutPtr_reg_n_5_[2] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg
   (E,
    bayer_phase_assign_channel_dout,
    Block_entry_split_proc_U0_ap_continue,
    ap_done_reg,
    ap_start,
    \SRL_SIG_reg[1][0]_0 ,
    D,
    ap_clk,
    addr);
  output [0:0]E;
  output [15:0]bayer_phase_assign_channel_dout;
  input Block_entry_split_proc_U0_ap_continue;
  input ap_done_reg;
  input ap_start;
  input \SRL_SIG_reg[1][0]_0 ;
  input [15:0]D;
  input ap_clk;
  input [0:0]addr;

  wire Block_entry_split_proc_U0_ap_continue;
  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire [0:0]addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_start;
  wire [15:0]bayer_phase_assign_channel_dout;

  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[10]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[12]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[13]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[14]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[15]));
  LUT4 #(
    .INIT(16'h88A8)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(Block_entry_split_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(ap_start),
        .I3(\SRL_SIG_reg[1][0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(addr),
        .O(bayer_phase_assign_channel_dout[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S
   (imgG_empty_n,
    imgG_full_n,
    \SRL_SIG_reg[1][16] ,
    Q,
    \SRL_SIG_reg[0]_0 ,
    \addr_reg[0]_0 ,
    \SRL_SIG_reg[1][17] ,
    \SRL_SIG_reg[1][18] ,
    \SRL_SIG_reg[1][19] ,
    \SRL_SIG_reg[1][20] ,
    \SRL_SIG_reg[1][21] ,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[1][23] ,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][1] ,
    \SRL_SIG_reg[1][2] ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][8] ,
    \SRL_SIG_reg[1][9] ,
    \SRL_SIG_reg[1][10] ,
    \SRL_SIG_reg[1][11] ,
    \SRL_SIG_reg[1][12] ,
    \SRL_SIG_reg[1][13] ,
    \SRL_SIG_reg[1][14] ,
    \SRL_SIG_reg[1][15] ,
    imgG_dout,
    \addr_reg[0]_1 ,
    ap_clk,
    q1,
    \p_0_0_0949_21419_i_fu_278_reg[7] ,
    cmp59_i_reg_545,
    empty_n_reg_0,
    push,
    p_9_in,
    E,
    D,
    \SRL_SIG_reg[0][23] ,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][21] ,
    \SRL_SIG_reg[0][20] ,
    \SRL_SIG_reg[0][19] ,
    \SRL_SIG_reg[0][18] ,
    \SRL_SIG_reg[0][17] ,
    \SRL_SIG_reg[0][16] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0] );
  output imgG_empty_n;
  output imgG_full_n;
  output \SRL_SIG_reg[1][16] ;
  output [23:0]Q;
  output [23:0]\SRL_SIG_reg[0]_0 ;
  output \addr_reg[0]_0 ;
  output \SRL_SIG_reg[1][17] ;
  output \SRL_SIG_reg[1][18] ;
  output \SRL_SIG_reg[1][19] ;
  output \SRL_SIG_reg[1][20] ;
  output \SRL_SIG_reg[1][21] ;
  output \SRL_SIG_reg[1][22] ;
  output \SRL_SIG_reg[1][23] ;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][1] ;
  output \SRL_SIG_reg[1][2] ;
  output \SRL_SIG_reg[1][3] ;
  output \SRL_SIG_reg[1][4] ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][8] ;
  output \SRL_SIG_reg[1][9] ;
  output \SRL_SIG_reg[1][10] ;
  output \SRL_SIG_reg[1][11] ;
  output \SRL_SIG_reg[1][12] ;
  output \SRL_SIG_reg[1][13] ;
  output \SRL_SIG_reg[1][14] ;
  output \SRL_SIG_reg[1][15] ;
  output [23:0]imgG_dout;
  input \addr_reg[0]_1 ;
  input ap_clk;
  input [23:0]q1;
  input \p_0_0_0949_21419_i_fu_278_reg[7] ;
  input cmp59_i_reg_545;
  input empty_n_reg_0;
  input push;
  input p_9_in;
  input [0:0]E;
  input [7:0]D;
  input \SRL_SIG_reg[0][23] ;
  input \SRL_SIG_reg[0][22] ;
  input \SRL_SIG_reg[0][21] ;
  input \SRL_SIG_reg[0][20] ;
  input \SRL_SIG_reg[0][19] ;
  input \SRL_SIG_reg[0][18] ;
  input \SRL_SIG_reg[0][17] ;
  input \SRL_SIG_reg[0][16] ;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][16] ;
  wire \SRL_SIG_reg[0][17] ;
  wire \SRL_SIG_reg[0][18] ;
  wire \SRL_SIG_reg[0][19] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][20] ;
  wire \SRL_SIG_reg[0][21] ;
  wire \SRL_SIG_reg[0][22] ;
  wire \SRL_SIG_reg[0][23] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][10] ;
  wire \SRL_SIG_reg[1][11] ;
  wire \SRL_SIG_reg[1][12] ;
  wire \SRL_SIG_reg[1][13] ;
  wire \SRL_SIG_reg[1][14] ;
  wire \SRL_SIG_reg[1][15] ;
  wire \SRL_SIG_reg[1][16] ;
  wire \SRL_SIG_reg[1][17] ;
  wire \SRL_SIG_reg[1][18] ;
  wire \SRL_SIG_reg[1][19] ;
  wire \SRL_SIG_reg[1][1] ;
  wire \SRL_SIG_reg[1][20] ;
  wire \SRL_SIG_reg[1][21] ;
  wire \SRL_SIG_reg[1][22] ;
  wire \SRL_SIG_reg[1][23] ;
  wire \SRL_SIG_reg[1][2] ;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][4] ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][7] ;
  wire \SRL_SIG_reg[1][8] ;
  wire \SRL_SIG_reg[1][9] ;
  wire \addr[0]_i_1_n_5 ;
  wire \addr[0]_i_3_n_5 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire ap_clk;
  wire cmp59_i_reg_545;
  wire empty_n_i_1_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1_n_5;
  wire [23:0]imgG_dout;
  wire imgG_empty_n;
  wire imgG_full_n;
  wire [2:0]imgG_num_data_valid;
  wire \mOutPtr[0]_i_1_n_5 ;
  wire \mOutPtr[1]_i_1__8_n_5 ;
  wire \mOutPtr[2]_i_2_n_5 ;
  wire \p_0_0_0949_21419_i_fu_278_reg[7] ;
  wire p_9_in;
  wire push;
  wire [23:0]q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6 U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg
       (.D(\SRL_SIG_reg[0]_0 ),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][15]_0 (D),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][17]_0 (\SRL_SIG_reg[0][17] ),
        .\SRL_SIG_reg[0][18]_0 (\SRL_SIG_reg[0][18] ),
        .\SRL_SIG_reg[0][19]_0 (\SRL_SIG_reg[0][19] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][20]_0 (\SRL_SIG_reg[0][20] ),
        .\SRL_SIG_reg[0][21]_0 (\SRL_SIG_reg[0][21] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][10]_0 (\SRL_SIG_reg[1][10] ),
        .\SRL_SIG_reg[1][11]_0 (\SRL_SIG_reg[1][11] ),
        .\SRL_SIG_reg[1][12]_0 (\SRL_SIG_reg[1][12] ),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .\SRL_SIG_reg[1][14]_0 (\SRL_SIG_reg[1][14] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .\SRL_SIG_reg[1][16]_0 (\SRL_SIG_reg[1][16] ),
        .\SRL_SIG_reg[1][17]_0 (\SRL_SIG_reg[1][17] ),
        .\SRL_SIG_reg[1][18]_0 (\SRL_SIG_reg[1][18] ),
        .\SRL_SIG_reg[1][19]_0 (\SRL_SIG_reg[1][19] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][20]_0 (\SRL_SIG_reg[1][20] ),
        .\SRL_SIG_reg[1][21]_0 (\SRL_SIG_reg[1][21] ),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][8]_0 (\SRL_SIG_reg[1][8] ),
        .\SRL_SIG_reg[1][9]_0 (\SRL_SIG_reg[1][9] ),
        .ap_clk(ap_clk),
        .cmp59_i_reg_545(cmp59_i_reg_545),
        .imgG_dout(imgG_dout),
        .\p_0_0_0949_21419_i_fu_278_reg[7] (\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .push(push),
        .q1(q1),
        .ram_reg_bram_2(\addr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hD3DF2C20)) 
    \addr[0]_i_1 
       (.I0(imgG_empty_n),
        .I1(empty_n_reg_0),
        .I2(push),
        .I3(\addr[0]_i_3_n_5 ),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \addr[0]_i_3 
       (.I0(imgG_num_data_valid[2]),
        .I1(imgG_num_data_valid[0]),
        .I2(imgG_num_data_valid[1]),
        .O(\addr[0]_i_3_n_5 ));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    empty_n_i_1
       (.I0(imgG_num_data_valid[2]),
        .I1(imgG_num_data_valid[0]),
        .I2(imgG_num_data_valid[1]),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(imgG_empty_n),
        .O(empty_n_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_5),
        .Q(imgG_empty_n),
        .R(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFBFF00FF0000)) 
    full_n_i_1
       (.I0(imgG_num_data_valid[2]),
        .I1(imgG_num_data_valid[0]),
        .I2(imgG_num_data_valid[1]),
        .I3(push),
        .I4(empty_n_reg_0),
        .I5(imgG_full_n),
        .O(full_n_i_1_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_5),
        .Q(imgG_full_n),
        .S(\addr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(imgG_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__8 
       (.I0(imgG_num_data_valid[0]),
        .I1(p_9_in),
        .I2(imgG_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__8_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2 
       (.I0(imgG_num_data_valid[2]),
        .I1(p_9_in),
        .I2(imgG_num_data_valid[1]),
        .I3(imgG_num_data_valid[0]),
        .O(\mOutPtr[2]_i_2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1_n_5 ),
        .Q(imgG_num_data_valid[0]),
        .R(\addr_reg[0]_1 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_5 ),
        .Q(imgG_num_data_valid[1]),
        .R(\addr_reg[0]_1 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_5 ),
        .Q(imgG_num_data_valid[2]),
        .R(\addr_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5
   (imgRB_empty_n,
    imgRB_full_n,
    ram_reg_bram_1,
    Q,
    \SRL_SIG_reg[0][23] ,
    \addr_reg[0]_0 ,
    ram_reg_bram_2,
    D,
    d0,
    \addr_reg[0]_1 ,
    ap_clk,
    q1,
    ap_condition_314__0,
    p_9_in,
    p_6_in,
    E,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][23]_0 );
  output imgRB_empty_n;
  output imgRB_full_n;
  output [7:0]ram_reg_bram_1;
  output [23:0]Q;
  output [23:0]\SRL_SIG_reg[0][23] ;
  output \addr_reg[0]_0 ;
  output [7:0]ram_reg_bram_2;
  output [7:0]D;
  output [23:0]d0;
  input \addr_reg[0]_1 ;
  input ap_clk;
  input [23:0]q1;
  input ap_condition_314__0;
  input p_9_in;
  input p_6_in;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [23:0]\SRL_SIG_reg[0][23]_0 ;

  wire [7:0]D;
  wire [0:0]E;
  wire [23:0]Q;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire addr15_in;
  wire \addr[0]_i_1_n_5 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire ap_clk;
  wire ap_condition_314__0;
  wire [23:0]d0;
  wire empty_n_i_1__0_n_5;
  wire full_n_i_1__0_n_5;
  wire imgRB_empty_n;
  wire imgRB_full_n;
  wire [2:0]imgRB_num_data_valid;
  wire \mOutPtr[0]_i_1__3_n_5 ;
  wire \mOutPtr[1]_i_1__0_n_5 ;
  wire \mOutPtr[2]_i_2__0_n_5 ;
  wire p_6_in;
  wire p_9_in;
  wire [23:0]q1;
  wire [7:0]ram_reg_bram_1;
  wire [7:0]ram_reg_bram_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[0][23]_1 (\SRL_SIG_reg[0][23]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_condition_314__0(ap_condition_314__0),
        .d0(d0),
        .q1(q1),
        .ram_reg_bram_1(ram_reg_bram_1),
        .ram_reg_bram_2(ram_reg_bram_2),
        .ram_reg_bram_2_0(\addr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h0777F888)) 
    \addr[0]_i_1 
       (.I0(p_6_in),
        .I1(addr15_in),
        .I2(p_9_in),
        .I3(imgRB_empty_n),
        .I4(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \addr[0]_i_3__0 
       (.I0(imgRB_num_data_valid[0]),
        .I1(imgRB_num_data_valid[2]),
        .I2(imgRB_num_data_valid[1]),
        .O(addr15_in));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAAAAAAA)) 
    empty_n_i_1__0
       (.I0(p_9_in),
        .I1(imgRB_num_data_valid[2]),
        .I2(imgRB_num_data_valid[0]),
        .I3(imgRB_num_data_valid[1]),
        .I4(p_6_in),
        .I5(imgRB_empty_n),
        .O(empty_n_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_5),
        .Q(imgRB_empty_n),
        .R(\addr_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFBFFFBFFFBFF0000)) 
    full_n_i_1__0
       (.I0(imgRB_num_data_valid[2]),
        .I1(imgRB_num_data_valid[0]),
        .I2(imgRB_num_data_valid[1]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(imgRB_full_n),
        .O(full_n_i_1__0_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_5),
        .Q(imgRB_full_n),
        .S(\addr_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(imgRB_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__0 
       (.I0(imgRB_num_data_valid[0]),
        .I1(imgRB_num_data_valid[1]),
        .I2(p_9_in),
        .O(\mOutPtr[1]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__0 
       (.I0(imgRB_num_data_valid[0]),
        .I1(imgRB_num_data_valid[1]),
        .I2(imgRB_num_data_valid[2]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_2__0_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__3_n_5 ),
        .Q(imgRB_num_data_valid[0]),
        .R(\addr_reg[0]_1 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__0_n_5 ),
        .Q(imgRB_num_data_valid[1]),
        .R(\addr_reg[0]_1 ));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_5 ),
        .Q(imgRB_num_data_valid[2]),
        .R(\addr_reg[0]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg
   (ram_reg_bram_1,
    Q,
    \SRL_SIG_reg[0][23]_0 ,
    ram_reg_bram_2,
    D,
    d0,
    q1,
    ap_condition_314__0,
    ram_reg_bram_2_0,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][23]_1 ,
    ap_clk);
  output [7:0]ram_reg_bram_1;
  output [23:0]Q;
  output [23:0]\SRL_SIG_reg[0][23]_0 ;
  output [7:0]ram_reg_bram_2;
  output [7:0]D;
  output [23:0]d0;
  input [23:0]q1;
  input ap_condition_314__0;
  input ram_reg_bram_2_0;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [23:0]\SRL_SIG_reg[0][23]_1 ;
  input ap_clk;

  wire [7:0]D;
  wire [23:0]Q;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[0][23]_1 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire ap_clk;
  wire ap_condition_314__0;
  wire [23:0]d0;
  wire [23:0]q1;
  wire [7:0]ram_reg_bram_1;
  wire [7:0]ram_reg_bram_2;
  wire ram_reg_bram_2_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [0]),
        .Q(\SRL_SIG_reg[0][23]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [10]),
        .Q(\SRL_SIG_reg[0][23]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [11]),
        .Q(\SRL_SIG_reg[0][23]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [12]),
        .Q(\SRL_SIG_reg[0][23]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [13]),
        .Q(\SRL_SIG_reg[0][23]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [14]),
        .Q(\SRL_SIG_reg[0][23]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [15]),
        .Q(\SRL_SIG_reg[0][23]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [16]),
        .Q(\SRL_SIG_reg[0][23]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [17]),
        .Q(\SRL_SIG_reg[0][23]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [18]),
        .Q(\SRL_SIG_reg[0][23]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [19]),
        .Q(\SRL_SIG_reg[0][23]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [1]),
        .Q(\SRL_SIG_reg[0][23]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [20]),
        .Q(\SRL_SIG_reg[0][23]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [21]),
        .Q(\SRL_SIG_reg[0][23]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [22]),
        .Q(\SRL_SIG_reg[0][23]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [23]),
        .Q(\SRL_SIG_reg[0][23]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [2]),
        .Q(\SRL_SIG_reg[0][23]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [3]),
        .Q(\SRL_SIG_reg[0][23]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [4]),
        .Q(\SRL_SIG_reg[0][23]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [5]),
        .Q(\SRL_SIG_reg[0][23]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [6]),
        .Q(\SRL_SIG_reg[0][23]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [7]),
        .Q(\SRL_SIG_reg[0][23]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [8]),
        .Q(\SRL_SIG_reg[0][23]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_1 [9]),
        .Q(\SRL_SIG_reg[0][23]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01183_21752_ph_i_reg_367[0]_i_1 
       (.I0(q1[16]),
        .I1(ap_condition_314__0),
        .I2(Q[16]),
        .I3(\SRL_SIG_reg[0][23]_0 [16]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_2[0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01183_21752_ph_i_reg_367[1]_i_1 
       (.I0(q1[17]),
        .I1(ap_condition_314__0),
        .I2(Q[17]),
        .I3(\SRL_SIG_reg[0][23]_0 [17]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_2[1]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01183_21752_ph_i_reg_367[2]_i_1 
       (.I0(q1[18]),
        .I1(ap_condition_314__0),
        .I2(Q[18]),
        .I3(\SRL_SIG_reg[0][23]_0 [18]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_2[2]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01183_21752_ph_i_reg_367[3]_i_1 
       (.I0(q1[19]),
        .I1(ap_condition_314__0),
        .I2(Q[19]),
        .I3(\SRL_SIG_reg[0][23]_0 [19]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_2[3]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01183_21752_ph_i_reg_367[4]_i_1 
       (.I0(q1[20]),
        .I1(ap_condition_314__0),
        .I2(Q[20]),
        .I3(\SRL_SIG_reg[0][23]_0 [20]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_2[4]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01183_21752_ph_i_reg_367[5]_i_1 
       (.I0(q1[21]),
        .I1(ap_condition_314__0),
        .I2(Q[21]),
        .I3(\SRL_SIG_reg[0][23]_0 [21]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_2[5]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01183_21752_ph_i_reg_367[6]_i_1 
       (.I0(q1[22]),
        .I1(ap_condition_314__0),
        .I2(Q[22]),
        .I3(\SRL_SIG_reg[0][23]_0 [22]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_2[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01183_21752_ph_i_reg_367[7]_i_1 
       (.I0(q1[23]),
        .I1(ap_condition_314__0),
        .I2(Q[23]),
        .I3(\SRL_SIG_reg[0][23]_0 [23]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_2[7]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01184_21750_ph_i_reg_377[0]_i_1 
       (.I0(q1[8]),
        .I1(ap_condition_314__0),
        .I2(Q[8]),
        .I3(\SRL_SIG_reg[0][23]_0 [8]),
        .I4(ram_reg_bram_2_0),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01184_21750_ph_i_reg_377[1]_i_1 
       (.I0(q1[9]),
        .I1(ap_condition_314__0),
        .I2(Q[9]),
        .I3(\SRL_SIG_reg[0][23]_0 [9]),
        .I4(ram_reg_bram_2_0),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01184_21750_ph_i_reg_377[2]_i_1 
       (.I0(q1[10]),
        .I1(ap_condition_314__0),
        .I2(Q[10]),
        .I3(\SRL_SIG_reg[0][23]_0 [10]),
        .I4(ram_reg_bram_2_0),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01184_21750_ph_i_reg_377[3]_i_1 
       (.I0(q1[11]),
        .I1(ap_condition_314__0),
        .I2(Q[11]),
        .I3(\SRL_SIG_reg[0][23]_0 [11]),
        .I4(ram_reg_bram_2_0),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01184_21750_ph_i_reg_377[4]_i_1 
       (.I0(q1[12]),
        .I1(ap_condition_314__0),
        .I2(Q[12]),
        .I3(\SRL_SIG_reg[0][23]_0 [12]),
        .I4(ram_reg_bram_2_0),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01184_21750_ph_i_reg_377[5]_i_1 
       (.I0(q1[13]),
        .I1(ap_condition_314__0),
        .I2(Q[13]),
        .I3(\SRL_SIG_reg[0][23]_0 [13]),
        .I4(ram_reg_bram_2_0),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01184_21750_ph_i_reg_377[6]_i_1 
       (.I0(q1[14]),
        .I1(ap_condition_314__0),
        .I2(Q[14]),
        .I3(\SRL_SIG_reg[0][23]_0 [14]),
        .I4(ram_reg_bram_2_0),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01184_21750_ph_i_reg_377[7]_i_2 
       (.I0(q1[15]),
        .I1(ap_condition_314__0),
        .I2(Q[15]),
        .I3(\SRL_SIG_reg[0][23]_0 [15]),
        .I4(ram_reg_bram_2_0),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01185_21748_ph_i_reg_387[0]_i_1 
       (.I0(q1[0]),
        .I1(ap_condition_314__0),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[0][23]_0 [0]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01185_21748_ph_i_reg_387[1]_i_1 
       (.I0(q1[1]),
        .I1(ap_condition_314__0),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg[0][23]_0 [1]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01185_21748_ph_i_reg_387[2]_i_1 
       (.I0(q1[2]),
        .I1(ap_condition_314__0),
        .I2(Q[2]),
        .I3(\SRL_SIG_reg[0][23]_0 [2]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01185_21748_ph_i_reg_387[3]_i_1 
       (.I0(q1[3]),
        .I1(ap_condition_314__0),
        .I2(Q[3]),
        .I3(\SRL_SIG_reg[0][23]_0 [3]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01185_21748_ph_i_reg_387[4]_i_1 
       (.I0(q1[4]),
        .I1(ap_condition_314__0),
        .I2(Q[4]),
        .I3(\SRL_SIG_reg[0][23]_0 [4]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01185_21748_ph_i_reg_387[5]_i_1 
       (.I0(q1[5]),
        .I1(ap_condition_314__0),
        .I2(Q[5]),
        .I3(\SRL_SIG_reg[0][23]_0 [5]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01185_21748_ph_i_reg_387[6]_i_1 
       (.I0(q1[6]),
        .I1(ap_condition_314__0),
        .I2(Q[6]),
        .I3(\SRL_SIG_reg[0][23]_0 [6]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT5 #(
    .INIT(32'hB8B8BB88)) 
    \p_0_0_01185_21748_ph_i_reg_387[7]_i_1 
       (.I0(q1[7]),
        .I1(ap_condition_314__0),
        .I2(Q[7]),
        .I3(\SRL_SIG_reg[0][23]_0 [7]),
        .I4(ram_reg_bram_2_0),
        .O(ram_reg_bram_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_14
       (.I0(Q[15]),
        .I1(\SRL_SIG_reg[0][23]_0 [15]),
        .I2(ram_reg_bram_2_0),
        .O(d0[15]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_15
       (.I0(Q[14]),
        .I1(\SRL_SIG_reg[0][23]_0 [14]),
        .I2(ram_reg_bram_2_0),
        .O(d0[14]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_16
       (.I0(Q[13]),
        .I1(\SRL_SIG_reg[0][23]_0 [13]),
        .I2(ram_reg_bram_2_0),
        .O(d0[13]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_17
       (.I0(Q[12]),
        .I1(\SRL_SIG_reg[0][23]_0 [12]),
        .I2(ram_reg_bram_2_0),
        .O(d0[12]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_18
       (.I0(Q[11]),
        .I1(\SRL_SIG_reg[0][23]_0 [11]),
        .I2(ram_reg_bram_2_0),
        .O(d0[11]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_19
       (.I0(Q[10]),
        .I1(\SRL_SIG_reg[0][23]_0 [10]),
        .I2(ram_reg_bram_2_0),
        .O(d0[10]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_20
       (.I0(Q[9]),
        .I1(\SRL_SIG_reg[0][23]_0 [9]),
        .I2(ram_reg_bram_2_0),
        .O(d0[9]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_21
       (.I0(Q[8]),
        .I1(\SRL_SIG_reg[0][23]_0 [8]),
        .I2(ram_reg_bram_2_0),
        .O(d0[8]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_22
       (.I0(Q[7]),
        .I1(\SRL_SIG_reg[0][23]_0 [7]),
        .I2(ram_reg_bram_2_0),
        .O(d0[7]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_23
       (.I0(Q[6]),
        .I1(\SRL_SIG_reg[0][23]_0 [6]),
        .I2(ram_reg_bram_2_0),
        .O(d0[6]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_24
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][23]_0 [5]),
        .I2(ram_reg_bram_2_0),
        .O(d0[5]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_25
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][23]_0 [4]),
        .I2(ram_reg_bram_2_0),
        .O(d0[4]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_26
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][23]_0 [3]),
        .I2(ram_reg_bram_2_0),
        .O(d0[3]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_27
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][23]_0 [2]),
        .I2(ram_reg_bram_2_0),
        .O(d0[2]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_28
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][23]_0 [1]),
        .I2(ram_reg_bram_2_0),
        .O(d0[1]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_29
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][23]_0 [0]),
        .I2(ram_reg_bram_2_0),
        .O(d0[0]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_30
       (.I0(Q[17]),
        .I1(\SRL_SIG_reg[0][23]_0 [17]),
        .I2(ram_reg_bram_2_0),
        .O(d0[17]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_31
       (.I0(Q[16]),
        .I1(\SRL_SIG_reg[0][23]_0 [16]),
        .I2(ram_reg_bram_2_0),
        .O(d0[16]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_3
       (.I0(Q[23]),
        .I1(\SRL_SIG_reg[0][23]_0 [23]),
        .I2(ram_reg_bram_2_0),
        .O(d0[23]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_4
       (.I0(Q[22]),
        .I1(\SRL_SIG_reg[0][23]_0 [22]),
        .I2(ram_reg_bram_2_0),
        .O(d0[22]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_5
       (.I0(Q[21]),
        .I1(\SRL_SIG_reg[0][23]_0 [21]),
        .I2(ram_reg_bram_2_0),
        .O(d0[21]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_6
       (.I0(Q[20]),
        .I1(\SRL_SIG_reg[0][23]_0 [20]),
        .I2(ram_reg_bram_2_0),
        .O(d0[20]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_7
       (.I0(Q[19]),
        .I1(\SRL_SIG_reg[0][23]_0 [19]),
        .I2(ram_reg_bram_2_0),
        .O(d0[19]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_8
       (.I0(Q[18]),
        .I1(\SRL_SIG_reg[0][23]_0 [18]),
        .I2(ram_reg_bram_2_0),
        .O(d0[18]));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6
   (\SRL_SIG_reg[1][16]_0 ,
    Q,
    D,
    \SRL_SIG_reg[1][17]_0 ,
    \SRL_SIG_reg[1][18]_0 ,
    \SRL_SIG_reg[1][19]_0 ,
    \SRL_SIG_reg[1][20]_0 ,
    \SRL_SIG_reg[1][21]_0 ,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[1][23]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][8]_0 ,
    \SRL_SIG_reg[1][9]_0 ,
    \SRL_SIG_reg[1][10]_0 ,
    \SRL_SIG_reg[1][11]_0 ,
    \SRL_SIG_reg[1][12]_0 ,
    \SRL_SIG_reg[1][13]_0 ,
    \SRL_SIG_reg[1][14]_0 ,
    \SRL_SIG_reg[1][15]_0 ,
    imgG_dout,
    ram_reg_bram_2,
    q1,
    \p_0_0_0949_21419_i_fu_278_reg[7] ,
    cmp59_i_reg_545,
    push,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][23]_0 ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][21]_0 ,
    \SRL_SIG_reg[0][20]_0 ,
    \SRL_SIG_reg[0][19]_0 ,
    \SRL_SIG_reg[0][18]_0 ,
    \SRL_SIG_reg[0][17]_0 ,
    \SRL_SIG_reg[0][16]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][0]_0 );
  output \SRL_SIG_reg[1][16]_0 ;
  output [23:0]Q;
  output [23:0]D;
  output \SRL_SIG_reg[1][17]_0 ;
  output \SRL_SIG_reg[1][18]_0 ;
  output \SRL_SIG_reg[1][19]_0 ;
  output \SRL_SIG_reg[1][20]_0 ;
  output \SRL_SIG_reg[1][21]_0 ;
  output \SRL_SIG_reg[1][22]_0 ;
  output \SRL_SIG_reg[1][23]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][8]_0 ;
  output \SRL_SIG_reg[1][9]_0 ;
  output \SRL_SIG_reg[1][10]_0 ;
  output \SRL_SIG_reg[1][11]_0 ;
  output \SRL_SIG_reg[1][12]_0 ;
  output \SRL_SIG_reg[1][13]_0 ;
  output \SRL_SIG_reg[1][14]_0 ;
  output \SRL_SIG_reg[1][15]_0 ;
  output [23:0]imgG_dout;
  input ram_reg_bram_2;
  input [23:0]q1;
  input \p_0_0_0949_21419_i_fu_278_reg[7] ;
  input cmp59_i_reg_545;
  input push;
  input [7:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][23]_0 ;
  input \SRL_SIG_reg[0][22]_0 ;
  input \SRL_SIG_reg[0][21]_0 ;
  input \SRL_SIG_reg[0][20]_0 ;
  input \SRL_SIG_reg[0][19]_0 ;
  input \SRL_SIG_reg[0][18]_0 ;
  input \SRL_SIG_reg[0][17]_0 ;
  input \SRL_SIG_reg[0][16]_0 ;
  input \SRL_SIG_reg[0][7]_0 ;
  input \SRL_SIG_reg[0][6]_0 ;
  input \SRL_SIG_reg[0][5]_0 ;
  input \SRL_SIG_reg[0][4]_0 ;
  input \SRL_SIG_reg[0][3]_0 ;
  input \SRL_SIG_reg[0][2]_0 ;
  input \SRL_SIG_reg[0][1]_0 ;
  input \SRL_SIG_reg[0][0]_0 ;

  wire [23:0]D;
  wire [23:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0][15]_0 ;
  wire \SRL_SIG_reg[0][16]_0 ;
  wire \SRL_SIG_reg[0][17]_0 ;
  wire \SRL_SIG_reg[0][18]_0 ;
  wire \SRL_SIG_reg[0][19]_0 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][20]_0 ;
  wire \SRL_SIG_reg[0][21]_0 ;
  wire \SRL_SIG_reg[0][22]_0 ;
  wire \SRL_SIG_reg[0][23]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][10]_0 ;
  wire \SRL_SIG_reg[1][11]_0 ;
  wire \SRL_SIG_reg[1][12]_0 ;
  wire \SRL_SIG_reg[1][13]_0 ;
  wire \SRL_SIG_reg[1][14]_0 ;
  wire \SRL_SIG_reg[1][15]_0 ;
  wire \SRL_SIG_reg[1][16]_0 ;
  wire \SRL_SIG_reg[1][17]_0 ;
  wire \SRL_SIG_reg[1][18]_0 ;
  wire \SRL_SIG_reg[1][19]_0 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][20]_0 ;
  wire \SRL_SIG_reg[1][21]_0 ;
  wire \SRL_SIG_reg[1][22]_0 ;
  wire \SRL_SIG_reg[1][23]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire \SRL_SIG_reg[1][8]_0 ;
  wire \SRL_SIG_reg[1][9]_0 ;
  wire ap_clk;
  wire cmp59_i_reg_545;
  wire [23:0]imgG_dout;
  wire \p_0_0_0949_21419_i_fu_278_reg[7] ;
  wire push;
  wire [23:0]q1;
  wire ram_reg_bram_2;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][0]_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(D[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(D[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(D[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(D[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(D[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(D[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][16]_0 ),
        .Q(D[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][17]_0 ),
        .Q(D[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][18]_0 ),
        .Q(D[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][19]_0 ),
        .Q(D[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][1]_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][20]_0 ),
        .Q(D[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][21]_0 ),
        .Q(D[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][22]_0 ),
        .Q(D[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 ),
        .Q(D[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][2]_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][3]_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][4]_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][5]_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][6]_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][7]_0 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(D[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(D[9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0948_21422_i_fu_282[0]_i_2 
       (.I0(Q[16]),
        .I1(D[16]),
        .I2(ram_reg_bram_2),
        .I3(q1[16]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][16]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0948_21422_i_fu_282[1]_i_2 
       (.I0(Q[17]),
        .I1(D[17]),
        .I2(ram_reg_bram_2),
        .I3(q1[17]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][17]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0948_21422_i_fu_282[2]_i_2 
       (.I0(Q[18]),
        .I1(D[18]),
        .I2(ram_reg_bram_2),
        .I3(q1[18]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][18]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0948_21422_i_fu_282[3]_i_2 
       (.I0(Q[19]),
        .I1(D[19]),
        .I2(ram_reg_bram_2),
        .I3(q1[19]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][19]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0948_21422_i_fu_282[4]_i_2 
       (.I0(Q[20]),
        .I1(D[20]),
        .I2(ram_reg_bram_2),
        .I3(q1[20]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][20]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0948_21422_i_fu_282[5]_i_2 
       (.I0(Q[21]),
        .I1(D[21]),
        .I2(ram_reg_bram_2),
        .I3(q1[21]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][21]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0948_21422_i_fu_282[6]_i_2 
       (.I0(Q[22]),
        .I1(D[22]),
        .I2(ram_reg_bram_2),
        .I3(q1[22]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][22]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0948_21422_i_fu_282[7]_i_2 
       (.I0(Q[23]),
        .I1(D[23]),
        .I2(ram_reg_bram_2),
        .I3(q1[23]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][23]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0949_21419_i_fu_278[0]_i_2 
       (.I0(Q[8]),
        .I1(D[8]),
        .I2(ram_reg_bram_2),
        .I3(q1[8]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][8]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0949_21419_i_fu_278[1]_i_2 
       (.I0(Q[9]),
        .I1(D[9]),
        .I2(ram_reg_bram_2),
        .I3(q1[9]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][9]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0949_21419_i_fu_278[2]_i_2 
       (.I0(Q[10]),
        .I1(D[10]),
        .I2(ram_reg_bram_2),
        .I3(q1[10]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][10]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0949_21419_i_fu_278[3]_i_2 
       (.I0(Q[11]),
        .I1(D[11]),
        .I2(ram_reg_bram_2),
        .I3(q1[11]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][11]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0949_21419_i_fu_278[4]_i_2 
       (.I0(Q[12]),
        .I1(D[12]),
        .I2(ram_reg_bram_2),
        .I3(q1[12]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][12]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0949_21419_i_fu_278[5]_i_2 
       (.I0(Q[13]),
        .I1(D[13]),
        .I2(ram_reg_bram_2),
        .I3(q1[13]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][13]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0949_21419_i_fu_278[6]_i_2 
       (.I0(Q[14]),
        .I1(D[14]),
        .I2(ram_reg_bram_2),
        .I3(q1[14]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][14]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0949_21419_i_fu_278[7]_i_3 
       (.I0(Q[15]),
        .I1(D[15]),
        .I2(ram_reg_bram_2),
        .I3(q1[15]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][15]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0950_21416_i_fu_274[0]_i_2 
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(ram_reg_bram_2),
        .I3(q1[0]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0950_21416_i_fu_274[1]_i_2 
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(ram_reg_bram_2),
        .I3(q1[1]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0950_21416_i_fu_274[2]_i_2 
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(ram_reg_bram_2),
        .I3(q1[2]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0950_21416_i_fu_274[3]_i_2 
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_bram_2),
        .I3(q1[3]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0950_21416_i_fu_274[4]_i_2 
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(ram_reg_bram_2),
        .I3(q1[4]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][4]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0950_21416_i_fu_274[5]_i_2 
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(ram_reg_bram_2),
        .I3(q1[5]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][5]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0950_21416_i_fu_274[6]_i_2 
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(ram_reg_bram_2),
        .I3(q1[6]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'hACAC0000FF000000)) 
    \p_0_0_0950_21416_i_fu_274[7]_i_2 
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(ram_reg_bram_2),
        .I3(q1[7]),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] ),
        .I5(cmp59_i_reg_545),
        .O(\SRL_SIG_reg[1][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_10
       (.I0(Q[7]),
        .I1(D[7]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[7]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_11
       (.I0(Q[6]),
        .I1(D[6]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_12
       (.I0(Q[5]),
        .I1(D[5]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[5]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_13
       (.I0(Q[4]),
        .I1(D[4]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_14
       (.I0(Q[3]),
        .I1(D[3]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[3]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_15
       (.I0(Q[2]),
        .I1(D[2]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_16
       (.I0(Q[1]),
        .I1(D[1]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[1]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_17
       (.I0(Q[0]),
        .I1(D[0]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[0]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_18
       (.I0(Q[17]),
        .I1(D[17]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[17]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_19
       (.I0(Q[16]),
        .I1(D[16]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[16]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_2
       (.I0(Q[15]),
        .I1(D[15]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[15]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_3
       (.I0(Q[14]),
        .I1(D[14]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[14]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_4
       (.I0(Q[13]),
        .I1(D[13]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[13]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_5
       (.I0(Q[12]),
        .I1(D[12]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[12]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_6
       (.I0(Q[11]),
        .I1(D[11]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[11]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_7
       (.I0(Q[10]),
        .I1(D[10]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[10]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_8
       (.I0(Q[9]),
        .I1(D[9]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[9]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_9
       (.I0(Q[8]),
        .I1(D[8]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[8]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_2
       (.I0(Q[23]),
        .I1(D[23]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[23]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_3
       (.I0(Q[22]),
        .I1(D[22]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[22]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_4
       (.I0(Q[21]),
        .I1(D[21]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[21]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_5
       (.I0(Q[20]),
        .I1(D[20]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[20]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_6
       (.I0(Q[19]),
        .I1(D[19]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[19]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_2_i_7
       (.I0(Q[18]),
        .I1(D[18]),
        .I2(ram_reg_bram_2),
        .O(imgG_dout[18]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x
   (imgRgb_empty_n,
    imgRgb_full_n,
    \addr_reg[0]_0 ,
    \addr_reg[0]_1 ,
    \addr_reg[0]_2 ,
    ap_rst_n_inv,
    ap_clk,
    p_9_in,
    ap_loop_init_int,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
    \p_0_0_0480_1659_fu_126_reg[7] ,
    \p_0_0_0481_1656_fu_122_reg[7] ,
    \p_0_0_0482_1653_fu_118_reg[7] ,
    p_6_in,
    E,
    \SRL_SIG_reg[1][0] ,
    D);
  output imgRgb_empty_n;
  output imgRgb_full_n;
  output [7:0]\addr_reg[0]_0 ;
  output [7:0]\addr_reg[0]_1 ;
  output [7:0]\addr_reg[0]_2 ;
  input ap_rst_n_inv;
  input ap_clk;
  input p_9_in;
  input ap_loop_init_int;
  input grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  input [7:0]\p_0_0_0480_1659_fu_126_reg[7] ;
  input [7:0]\p_0_0_0481_1656_fu_122_reg[7] ;
  input [7:0]\p_0_0_0482_1653_fu_118_reg[7] ;
  input p_6_in;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \addr[0]_i_1__1_n_5 ;
  wire [7:0]\addr_reg[0]_0 ;
  wire [7:0]\addr_reg[0]_1 ;
  wire [7:0]\addr_reg[0]_2 ;
  wire \addr_reg_n_5_[0] ;
  wire ap_clk;
  wire ap_loop_init_int;
  wire ap_rst_n_inv;
  wire empty_n_i_1__6_n_5;
  wire full_n2__1;
  wire full_n_i_1__6_n_5;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  wire imgRgb_empty_n;
  wire imgRgb_full_n;
  wire [2:0]imgRgb_num_data_valid;
  wire \mOutPtr[0]_i_1__7_n_5 ;
  wire \mOutPtr[1]_i_1__3_n_5 ;
  wire \mOutPtr[2]_i_2__2_n_5 ;
  wire [7:0]\p_0_0_0480_1659_fu_126_reg[7] ;
  wire [7:0]\p_0_0_0481_1656_fu_122_reg[7] ;
  wire [7:0]\p_0_0_0482_1653_fu_118_reg[7] ;
  wire p_6_in;
  wire p_9_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1 U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\addr_reg[0] (\addr_reg[0]_0 ),
        .\addr_reg[0]_0 (\addr_reg[0]_1 ),
        .\addr_reg[0]_1 (\addr_reg[0]_2 ),
        .ap_clk(ap_clk),
        .ap_loop_init_int(ap_loop_init_int),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .\p_0_0_0480_1659_fu_126_reg[0] (\addr_reg_n_5_[0] ),
        .\p_0_0_0480_1659_fu_126_reg[7] (\p_0_0_0480_1659_fu_126_reg[7] ),
        .\p_0_0_0481_1656_fu_122_reg[7] (\p_0_0_0481_1656_fu_122_reg[7] ),
        .\p_0_0_0482_1653_fu_118_reg[7] (\p_0_0_0482_1653_fu_118_reg[7] ));
  LUT5 #(
    .INIT(32'h770788F8)) 
    \addr[0]_i_1__1 
       (.I0(p_9_in),
        .I1(imgRgb_empty_n),
        .I2(p_6_in),
        .I3(full_n2__1),
        .I4(\addr_reg_n_5_[0] ),
        .O(\addr[0]_i_1__1_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \addr[0]_i_3__1 
       (.I0(imgRgb_num_data_valid[2]),
        .I1(imgRgb_num_data_valid[1]),
        .I2(imgRgb_num_data_valid[0]),
        .O(full_n2__1));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__1_n_5 ),
        .Q(\addr_reg_n_5_[0] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFF0000)) 
    empty_n_i_1__6
       (.I0(imgRgb_num_data_valid[2]),
        .I1(imgRgb_num_data_valid[1]),
        .I2(imgRgb_num_data_valid[0]),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(imgRgb_empty_n),
        .O(empty_n_i_1__6_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_5),
        .Q(imgRgb_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFEFFFEFFF0000)) 
    full_n_i_1__6
       (.I0(imgRgb_num_data_valid[2]),
        .I1(imgRgb_num_data_valid[1]),
        .I2(imgRgb_num_data_valid[0]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(imgRgb_full_n),
        .O(full_n_i_1__6_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_5),
        .Q(imgRgb_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(imgRgb_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__3 
       (.I0(imgRgb_num_data_valid[0]),
        .I1(p_9_in),
        .I2(imgRgb_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__2 
       (.I0(imgRgb_num_data_valid[1]),
        .I1(imgRgb_num_data_valid[0]),
        .I2(imgRgb_num_data_valid[2]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_2__2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_5 ),
        .Q(imgRgb_num_data_valid[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_5 ),
        .Q(imgRgb_num_data_valid[1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__2_n_5 ),
        .Q(imgRgb_num_data_valid[2]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0
   (imgUnzip_empty_n,
    imgUnzip_full_n,
    \SRL_SIG_reg[1][23] ,
    \SRL_SIG_reg[1][23]_0 ,
    \addr_reg[0]_0 ,
    \SRL_SIG_reg[0][23] ,
    ap_rst_n_inv,
    ap_clk,
    p_9_in,
    push,
    \addr_reg[0]_1 ,
    Q,
    p_6_in,
    E,
    D);
  output imgUnzip_empty_n;
  output imgUnzip_full_n;
  output [23:0]\SRL_SIG_reg[1][23] ;
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  output \addr_reg[0]_0 ;
  output [23:0]\SRL_SIG_reg[0][23] ;
  input ap_rst_n_inv;
  input ap_clk;
  input p_9_in;
  input push;
  input \addr_reg[0]_1 ;
  input [0:0]Q;
  input p_6_in;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [23:0]\SRL_SIG_reg[0][23] ;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire \addr[0]_i_1__2_n_5 ;
  wire \addr_reg[0]_0 ;
  wire \addr_reg[0]_1 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__9_n_5;
  wire full_n2__1;
  wire full_n_i_1__9_n_5;
  wire imgUnzip_empty_n;
  wire imgUnzip_full_n;
  wire [2:0]imgUnzip_num_data_valid;
  wire \mOutPtr[0]_i_1__8_n_5 ;
  wire \mOutPtr[1]_i_1__7_n_5 ;
  wire \mOutPtr[2]_i_2__4_n_5 ;
  wire p_6_in;
  wire p_9_in;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg
       (.D(D),
        .\SRL_SIG_reg[0][23]_0 (\SRL_SIG_reg[0][23] ),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .\SRL_SIG_reg[1][23]_1 (\SRL_SIG_reg[1][23]_0 ),
        .ap_clk(ap_clk),
        .\data_p2_reg[0] (\addr_reg[0]_0 ),
        .push(push));
  LUT6 #(
    .INIT(64'h8FFF87FF70007800)) 
    \addr[0]_i_1__2 
       (.I0(Q),
        .I1(\addr_reg[0]_1 ),
        .I2(push),
        .I3(imgUnzip_empty_n),
        .I4(full_n2__1),
        .I5(\addr_reg[0]_0 ),
        .O(\addr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \addr[0]_i_2__4 
       (.I0(imgUnzip_num_data_valid[2]),
        .I1(imgUnzip_num_data_valid[1]),
        .I2(imgUnzip_num_data_valid[0]),
        .O(full_n2__1));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__2_n_5 ),
        .Q(\addr_reg[0]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFF0000)) 
    empty_n_i_1__9
       (.I0(imgUnzip_num_data_valid[2]),
        .I1(imgUnzip_num_data_valid[1]),
        .I2(imgUnzip_num_data_valid[0]),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(imgUnzip_empty_n),
        .O(empty_n_i_1__9_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__9_n_5),
        .Q(imgUnzip_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFEFFFEFFF0000)) 
    full_n_i_1__9
       (.I0(imgUnzip_num_data_valid[2]),
        .I1(imgUnzip_num_data_valid[1]),
        .I2(imgUnzip_num_data_valid[0]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(imgUnzip_full_n),
        .O(full_n_i_1__9_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_5),
        .Q(imgUnzip_full_n),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(imgUnzip_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__8_n_5 ));
  LUT6 #(
    .INIT(64'hA666666659999999)) 
    \mOutPtr[1]_i_1__7 
       (.I0(imgUnzip_num_data_valid[0]),
        .I1(push),
        .I2(\addr_reg[0]_1 ),
        .I3(imgUnzip_empty_n),
        .I4(Q),
        .I5(imgUnzip_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__4 
       (.I0(imgUnzip_num_data_valid[1]),
        .I1(imgUnzip_num_data_valid[0]),
        .I2(imgUnzip_num_data_valid[2]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_2__4_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_5 ),
        .Q(imgUnzip_num_data_valid[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__7_n_5 ),
        .Q(imgUnzip_num_data_valid[1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__4_n_5 ),
        .Q(imgUnzip_num_data_valid[2]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg
   (\SRL_SIG_reg[1][23]_0 ,
    \SRL_SIG_reg[1][23]_1 ,
    \SRL_SIG_reg[0][23]_0 ,
    \data_p2_reg[0] ,
    push,
    D,
    ap_clk);
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  output [23:0]\SRL_SIG_reg[1][23]_1 ;
  output [23:0]\SRL_SIG_reg[0][23]_0 ;
  input \data_p2_reg[0] ;
  input push;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [23:0]\SRL_SIG_reg[0][23]_0 ;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire [23:0]\SRL_SIG_reg[1][23]_1 ;
  wire ap_clk;
  wire \data_p2_reg[0] ;
  wire push;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0][23]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0][23]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0][23]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0][23]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0][23]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0][23]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0][23]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0][23]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0][23]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0][23]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0][23]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0][23]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0][23]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0][23]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0][23]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0][23]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0][23]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0][23]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0][23]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0][23]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0][23]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0][23]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0][23]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0][23]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [0]),
        .Q(\SRL_SIG_reg[1][23]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [10]),
        .Q(\SRL_SIG_reg[1][23]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [11]),
        .Q(\SRL_SIG_reg[1][23]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [12]),
        .Q(\SRL_SIG_reg[1][23]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [13]),
        .Q(\SRL_SIG_reg[1][23]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [14]),
        .Q(\SRL_SIG_reg[1][23]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [15]),
        .Q(\SRL_SIG_reg[1][23]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [16]),
        .Q(\SRL_SIG_reg[1][23]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [17]),
        .Q(\SRL_SIG_reg[1][23]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [18]),
        .Q(\SRL_SIG_reg[1][23]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [19]),
        .Q(\SRL_SIG_reg[1][23]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [1]),
        .Q(\SRL_SIG_reg[1][23]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [20]),
        .Q(\SRL_SIG_reg[1][23]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [21]),
        .Q(\SRL_SIG_reg[1][23]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [22]),
        .Q(\SRL_SIG_reg[1][23]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [23]),
        .Q(\SRL_SIG_reg[1][23]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [2]),
        .Q(\SRL_SIG_reg[1][23]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [3]),
        .Q(\SRL_SIG_reg[1][23]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [4]),
        .Q(\SRL_SIG_reg[1][23]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [5]),
        .Q(\SRL_SIG_reg[1][23]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [6]),
        .Q(\SRL_SIG_reg[1][23]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [7]),
        .Q(\SRL_SIG_reg[1][23]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [8]),
        .Q(\SRL_SIG_reg[1][23]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][23]_0 [9]),
        .Q(\SRL_SIG_reg[1][23]_1 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[0]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [0]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [0]),
        .O(\SRL_SIG_reg[1][23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[10]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [10]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [10]),
        .O(\SRL_SIG_reg[1][23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[11]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [11]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [11]),
        .O(\SRL_SIG_reg[1][23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[12]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [12]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [12]),
        .O(\SRL_SIG_reg[1][23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[13]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [13]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [13]),
        .O(\SRL_SIG_reg[1][23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[14]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [14]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [14]),
        .O(\SRL_SIG_reg[1][23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[15]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [15]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [15]),
        .O(\SRL_SIG_reg[1][23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[16]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [16]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [16]),
        .O(\SRL_SIG_reg[1][23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[17]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [17]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [17]),
        .O(\SRL_SIG_reg[1][23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[18]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [18]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [18]),
        .O(\SRL_SIG_reg[1][23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[19]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [19]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [19]),
        .O(\SRL_SIG_reg[1][23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[1]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [1]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [1]),
        .O(\SRL_SIG_reg[1][23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[20]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [20]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [20]),
        .O(\SRL_SIG_reg[1][23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[21]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [21]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [21]),
        .O(\SRL_SIG_reg[1][23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[22]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [22]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [22]),
        .O(\SRL_SIG_reg[1][23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[23]_i_2 
       (.I0(\SRL_SIG_reg[1][23]_1 [23]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [23]),
        .O(\SRL_SIG_reg[1][23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[2]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [2]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [2]),
        .O(\SRL_SIG_reg[1][23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[3]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [3]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [3]),
        .O(\SRL_SIG_reg[1][23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[4]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [4]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [4]),
        .O(\SRL_SIG_reg[1][23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[5]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [5]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [5]),
        .O(\SRL_SIG_reg[1][23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[6]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [6]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [6]),
        .O(\SRL_SIG_reg[1][23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[7]_i_1__0 
       (.I0(\SRL_SIG_reg[1][23]_1 [7]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [7]),
        .O(\SRL_SIG_reg[1][23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[8]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [8]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [8]),
        .O(\SRL_SIG_reg[1][23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_p2[9]_i_1 
       (.I0(\SRL_SIG_reg[1][23]_1 [9]),
        .I1(\data_p2_reg[0] ),
        .I2(\SRL_SIG_reg[0][23]_0 [9]),
        .O(\SRL_SIG_reg[1][23]_0 [9]));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1
   (\addr_reg[0] ,
    \addr_reg[0]_0 ,
    \addr_reg[0]_1 ,
    \p_0_0_0480_1659_fu_126_reg[0] ,
    ap_loop_init_int,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
    \p_0_0_0480_1659_fu_126_reg[7] ,
    \p_0_0_0481_1656_fu_122_reg[7] ,
    \p_0_0_0482_1653_fu_118_reg[7] ,
    \SRL_SIG_reg[1][0]_0 ,
    D,
    ap_clk);
  output [7:0]\addr_reg[0] ;
  output [7:0]\addr_reg[0]_0 ;
  output [7:0]\addr_reg[0]_1 ;
  input \p_0_0_0480_1659_fu_126_reg[0] ;
  input ap_loop_init_int;
  input grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  input [7:0]\p_0_0_0480_1659_fu_126_reg[7] ;
  input [7:0]\p_0_0_0481_1656_fu_122_reg[7] ;
  input [7:0]\p_0_0_0482_1653_fu_118_reg[7] ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [23:0]D;
  input ap_clk;

  wire [23:0]D;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire [7:0]\addr_reg[0] ;
  wire [7:0]\addr_reg[0]_0 ;
  wire [7:0]\addr_reg[0]_1 ;
  wire ap_clk;
  wire ap_loop_init_int;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  wire \p_0_0_0480_1659_fu_126_reg[0] ;
  wire [7:0]\p_0_0_0480_1659_fu_126_reg[7] ;
  wire [7:0]\p_0_0_0481_1656_fu_122_reg[7] ;
  wire [7:0]\p_0_0_0482_1653_fu_118_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0480_1659_fu_126[0]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0480_1659_fu_126_reg[7] [0]),
        .O(\addr_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0480_1659_fu_126[1]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[1]_1 [9]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0480_1659_fu_126_reg[7] [1]),
        .O(\addr_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0480_1659_fu_126[2]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0480_1659_fu_126_reg[7] [2]),
        .O(\addr_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0480_1659_fu_126[3]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[1]_1 [11]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0480_1659_fu_126_reg[7] [3]),
        .O(\addr_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0480_1659_fu_126[4]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[1]_1 [12]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0480_1659_fu_126_reg[7] [4]),
        .O(\addr_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0480_1659_fu_126[5]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[1]_1 [13]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0480_1659_fu_126_reg[7] [5]),
        .O(\addr_reg[0] [5]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0480_1659_fu_126[6]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[1]_1 [14]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0480_1659_fu_126_reg[7] [6]),
        .O(\addr_reg[0] [6]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0480_1659_fu_126[7]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[1]_1 [15]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0480_1659_fu_126_reg[7] [7]),
        .O(\addr_reg[0] [7]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0481_1656_fu_122[0]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0481_1656_fu_122_reg[7] [0]),
        .O(\addr_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0481_1656_fu_122[1]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0481_1656_fu_122_reg[7] [1]),
        .O(\addr_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0481_1656_fu_122[2]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0481_1656_fu_122_reg[7] [2]),
        .O(\addr_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0481_1656_fu_122[3]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[1]_1 [3]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0481_1656_fu_122_reg[7] [3]),
        .O(\addr_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0481_1656_fu_122[4]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0481_1656_fu_122_reg[7] [4]),
        .O(\addr_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0481_1656_fu_122[5]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[1]_1 [5]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0481_1656_fu_122_reg[7] [5]),
        .O(\addr_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0481_1656_fu_122[6]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0481_1656_fu_122_reg[7] [6]),
        .O(\addr_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0481_1656_fu_122[7]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[1]_1 [7]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0481_1656_fu_122_reg[7] [7]),
        .O(\addr_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0482_1653_fu_118[0]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[1]_1 [16]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0482_1653_fu_118_reg[7] [0]),
        .O(\addr_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0482_1653_fu_118[1]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[1]_1 [17]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0482_1653_fu_118_reg[7] [1]),
        .O(\addr_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0482_1653_fu_118[2]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[1]_1 [18]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0482_1653_fu_118_reg[7] [2]),
        .O(\addr_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0482_1653_fu_118[3]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[1]_1 [19]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0482_1653_fu_118_reg[7] [3]),
        .O(\addr_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0482_1653_fu_118[4]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[1]_1 [20]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0482_1653_fu_118_reg[7] [4]),
        .O(\addr_reg[0]_1 [4]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0482_1653_fu_118[5]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[1]_1 [21]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0482_1653_fu_118_reg[7] [5]),
        .O(\addr_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0482_1653_fu_118[6]_i_1 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[1]_1 [22]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0482_1653_fu_118_reg[7] [6]),
        .O(\addr_reg[0]_1 [6]));
  LUT6 #(
    .INIT(64'hFFE4E4E400E4E4E4)) 
    \p_0_0_0482_1653_fu_118[7]_i_2 
       (.I0(\p_0_0_0480_1659_fu_126_reg[0] ),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[1]_1 [23]),
        .I3(ap_loop_init_int),
        .I4(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .I5(\p_0_0_0482_1653_fu_118_reg[7] [7]),
        .O(\addr_reg[0]_1 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S
   (imgBayer_empty_n,
    imgBayer_full_n,
    DINADIN,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][1] ,
    \SRL_SIG_reg[1][2] ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[1][4] ,
    \SRL_SIG_reg[1][5] ,
    \SRL_SIG_reg[1][6] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    DOUTBDOUT,
    cmp84_reg_666,
    cmp170_reg_686,
    p_9_in,
    p_6_in,
    E,
    \SRL_SIG_reg[1][0]_0 ,
    D);
  output imgBayer_empty_n;
  output imgBayer_full_n;
  output [7:0]DINADIN;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][1] ;
  output \SRL_SIG_reg[1][2] ;
  output \SRL_SIG_reg[1][3] ;
  output \SRL_SIG_reg[1][4] ;
  output \SRL_SIG_reg[1][5] ;
  output \SRL_SIG_reg[1][6] ;
  output \SRL_SIG_reg[1][7] ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]DOUTBDOUT;
  input cmp84_reg_666;
  input cmp170_reg_686;
  input p_9_in;
  input p_6_in;
  input [0:0]E;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][1] ;
  wire \SRL_SIG_reg[1][2] ;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][4] ;
  wire \SRL_SIG_reg[1][5] ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [0:0]addr;
  wire \addr[0]_i_1__0_n_5 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire cmp170_reg_686;
  wire cmp84_reg_666;
  wire empty_n_i_1__5_n_5;
  wire full_n2__1;
  wire full_n_i_1__5_n_5;
  wire imgBayer_empty_n;
  wire imgBayer_full_n;
  wire [2:0]imgBayer_num_data_valid;
  wire \mOutPtr[0]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_1__2_n_5 ;
  wire \mOutPtr[2]_i_2__1_n_5 ;
  wire p_6_in;
  wire p_9_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S_ShiftReg U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S_ShiftReg
       (.D(D),
        .DINADIN(DINADIN),
        .DOUTBDOUT(DOUTBDOUT),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][4]_0 (\SRL_SIG_reg[1][4] ),
        .\SRL_SIG_reg[1][5]_0 (\SRL_SIG_reg[1][5] ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .addr(addr),
        .ap_clk(ap_clk),
        .cmp170_reg_686(cmp170_reg_686),
        .cmp84_reg_666(cmp84_reg_666));
  LUT5 #(
    .INIT(32'h770788F8)) 
    \addr[0]_i_1__0 
       (.I0(p_9_in),
        .I1(imgBayer_empty_n),
        .I2(p_6_in),
        .I3(full_n2__1),
        .I4(addr),
        .O(\addr[0]_i_1__0_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \addr[0]_i_2__3 
       (.I0(imgBayer_num_data_valid[2]),
        .I1(imgBayer_num_data_valid[1]),
        .I2(imgBayer_num_data_valid[0]),
        .O(full_n2__1));
  FDRE \addr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\addr[0]_i_1__0_n_5 ),
        .Q(addr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFEFFFFFFF0000)) 
    empty_n_i_1__5
       (.I0(imgBayer_num_data_valid[2]),
        .I1(imgBayer_num_data_valid[1]),
        .I2(imgBayer_num_data_valid[0]),
        .I3(p_6_in),
        .I4(p_9_in),
        .I5(imgBayer_empty_n),
        .O(empty_n_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_5),
        .Q(imgBayer_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFEFFFEFFF0000)) 
    full_n_i_1__5
       (.I0(imgBayer_num_data_valid[2]),
        .I1(imgBayer_num_data_valid[1]),
        .I2(imgBayer_num_data_valid[0]),
        .I3(p_9_in),
        .I4(p_6_in),
        .I5(imgBayer_full_n),
        .O(full_n_i_1__5_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_5),
        .Q(imgBayer_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(imgBayer_num_data_valid[0]),
        .O(\mOutPtr[0]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(imgBayer_num_data_valid[0]),
        .I1(p_9_in),
        .I2(imgBayer_num_data_valid[1]),
        .O(\mOutPtr[1]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__1 
       (.I0(imgBayer_num_data_valid[1]),
        .I1(imgBayer_num_data_valid[0]),
        .I2(imgBayer_num_data_valid[2]),
        .I3(p_9_in),
        .O(\mOutPtr[2]_i_2__1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_5 ),
        .Q(imgBayer_num_data_valid[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__2_n_5 ),
        .Q(imgBayer_num_data_valid[1]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__1_n_5 ),
        .Q(imgBayer_num_data_valid[2]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S_ShiftReg
   (DINADIN,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[1][4]_0 ,
    \SRL_SIG_reg[1][5]_0 ,
    \SRL_SIG_reg[1][6]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    addr,
    DOUTBDOUT,
    cmp84_reg_666,
    cmp170_reg_686,
    \SRL_SIG_reg[1][0]_1 ,
    D,
    ap_clk);
  output [7:0]DINADIN;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[1][4]_0 ;
  output \SRL_SIG_reg[1][5]_0 ;
  output \SRL_SIG_reg[1][6]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_1 ;
  input [0:0]addr;
  input [7:0]DOUTBDOUT;
  input cmp84_reg_666;
  input cmp170_reg_686;
  input [0:0]\SRL_SIG_reg[1][0]_1 ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DINADIN;
  wire [7:0]DOUTBDOUT;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][4]_0 ;
  wire \SRL_SIG_reg[1][5]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire [0:0]addr;
  wire ap_clk;
  wire cmp170_reg_686;
  wire cmp84_reg_666;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_1 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF00FF00ACACFF00)) 
    ram_reg_bram_0_i_1__1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(addr),
        .I3(DOUTBDOUT[7]),
        .I4(cmp84_reg_666),
        .I5(cmp170_reg_686),
        .O(DINADIN[7]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][7]_1 [7]));
  LUT6 #(
    .INIT(64'hFF00FF00ACACFF00)) 
    ram_reg_bram_0_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .I3(DOUTBDOUT[6]),
        .I4(cmp84_reg_666),
        .I5(cmp170_reg_686),
        .O(DINADIN[6]));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][7]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    ram_reg_bram_0_i_34
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(addr),
        .I3(DOUTBDOUT[7]),
        .I4(cmp84_reg_666),
        .O(\SRL_SIG_reg[1][7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    ram_reg_bram_0_i_35
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .I3(DOUTBDOUT[6]),
        .I4(cmp84_reg_666),
        .O(\SRL_SIG_reg[1][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    ram_reg_bram_0_i_36
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(addr),
        .I3(DOUTBDOUT[5]),
        .I4(cmp84_reg_666),
        .O(\SRL_SIG_reg[1][5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    ram_reg_bram_0_i_37
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .I3(DOUTBDOUT[4]),
        .I4(cmp84_reg_666),
        .O(\SRL_SIG_reg[1][4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    ram_reg_bram_0_i_38
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(addr),
        .I3(DOUTBDOUT[3]),
        .I4(cmp84_reg_666),
        .O(\SRL_SIG_reg[1][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    ram_reg_bram_0_i_39
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .I3(DOUTBDOUT[2]),
        .I4(cmp84_reg_666),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00ACACFF00)) 
    ram_reg_bram_0_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(addr),
        .I3(DOUTBDOUT[5]),
        .I4(cmp84_reg_666),
        .I5(cmp170_reg_686),
        .O(DINADIN[5]));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][7]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    ram_reg_bram_0_i_40
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(addr),
        .I3(DOUTBDOUT[1]),
        .I4(cmp84_reg_666),
        .O(\SRL_SIG_reg[1][1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT5 #(
    .INIT(32'hACACFF00)) 
    ram_reg_bram_0_i_41
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .I3(DOUTBDOUT[0]),
        .I4(cmp84_reg_666),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hFF00FF00ACACFF00)) 
    ram_reg_bram_0_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .I3(DOUTBDOUT[4]),
        .I4(cmp84_reg_666),
        .I5(cmp170_reg_686),
        .O(DINADIN[4]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][7]_1 [4]));
  LUT6 #(
    .INIT(64'hFF00FF00ACACFF00)) 
    ram_reg_bram_0_i_5__1
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(addr),
        .I3(DOUTBDOUT[3]),
        .I4(cmp84_reg_666),
        .I5(cmp170_reg_686),
        .O(DINADIN[3]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][7]_1 [3]));
  LUT6 #(
    .INIT(64'hFF00FF00ACACFF00)) 
    ram_reg_bram_0_i_6__1
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .I3(DOUTBDOUT[2]),
        .I4(cmp84_reg_666),
        .I5(cmp170_reg_686),
        .O(DINADIN[2]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][7]_1 [2]));
  LUT6 #(
    .INIT(64'hFF00FF00ACACFF00)) 
    ram_reg_bram_0_i_7__1
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(addr),
        .I3(DOUTBDOUT[1]),
        .I4(cmp84_reg_666),
        .I5(cmp170_reg_686),
        .O(DINADIN[1]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][7]_1 [1]));
  LUT6 #(
    .INIT(64'hFF00FF00ACACFF00)) 
    ram_reg_bram_0_i_8__1
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .I3(DOUTBDOUT[0]),
        .I4(cmp84_reg_666),
        .I5(cmp170_reg_686),
        .O(DINADIN[0]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_bram_0_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .O(\SRL_SIG_reg[1][7]_1 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
   (ap_loop_init_int_reg_0,
    D,
    \icmp_ln1159_reg_735_reg[0] ,
    ap_block_pp0_stage0_11001__0,
    E,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg,
    \icmp_ln1107_reg_731_reg[0] ,
    ap_loop_init_int_reg_1,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1,
    \conv2_i_i_lcssa679_load_reg_289_reg[4] ,
    S,
    ap_loop_init_int_reg_2,
    DI,
    ap_loop_init_int_reg_3,
    \x_fu_110_reg[16] ,
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready,
    \ap_CS_fsm_reg[2] ,
    ap_rst_n_inv,
    ap_clk,
    ap_done_cache_reg_0,
    ap_done_reg1,
    \ap_CS_fsm_reg[3] ,
    SR,
    \icmp_ln1159_reg_735_reg[0]_0 ,
    ap_enable_reg_pp0_iter2,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg,
    icmp_ln1107_reg_731,
    icmp_ln1101_reg_727,
    ap_enable_reg_pp0_iter1,
    CO,
    imgRgb_empty_n,
    imgUnzip_full_n,
    icmp_ln1159_reg_735_pp0_iter1_reg,
    trunc_ln1_fu_407_p4,
    \p_0_0_0483_1652_fu_114_reg[4] ,
    Q,
    \icmp_ln1101_reg_727_reg[0] ,
    icmp_ln1107_fu_229_p2_carry);
  output ap_loop_init_int_reg_0;
  output [1:0]D;
  output \icmp_ln1159_reg_735_reg[0] ;
  output ap_block_pp0_stage0_11001__0;
  output [0:0]E;
  output [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg;
  output [0:0]\icmp_ln1107_reg_731_reg[0] ;
  output [0:0]ap_loop_init_int_reg_1;
  output [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0;
  output [4:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1;
  output [4:0]\conv2_i_i_lcssa679_load_reg_289_reg[4] ;
  output [5:0]S;
  output [0:0]ap_loop_init_int_reg_2;
  output [7:0]DI;
  output [7:0]ap_loop_init_int_reg_3;
  output [16:0]\x_fu_110_reg[16] ;
  output grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready;
  output \ap_CS_fsm_reg[2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_done_cache_reg_0;
  input ap_done_reg1;
  input [2:0]\ap_CS_fsm_reg[3] ;
  input [0:0]SR;
  input \icmp_ln1159_reg_735_reg[0]_0 ;
  input ap_enable_reg_pp0_iter2;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input icmp_ln1107_reg_731;
  input icmp_ln1101_reg_727;
  input ap_enable_reg_pp0_iter1;
  input [0:0]CO;
  input imgRgb_empty_n;
  input imgUnzip_full_n;
  input icmp_ln1159_reg_735_pp0_iter1_reg;
  input [4:0]trunc_ln1_fu_407_p4;
  input [4:0]\p_0_0_0483_1652_fu_114_reg[4] ;
  input [16:0]Q;
  input [16:0]\icmp_ln1101_reg_727_reg[0] ;
  input [15:0]icmp_ln1107_fu_229_p2_carry;

  wire [0:0]CO;
  wire [1:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [16:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[2] ;
  wire [2:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__2_n_5;
  wire ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int_i_1__5_n_5;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire [0:0]ap_loop_init_int_reg_2;
  wire [7:0]ap_loop_init_int_reg_3;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [16:0]ap_sig_allocacmp_x_1;
  wire [4:0]\conv2_i_i_lcssa679_load_reg_289_reg[4] ;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready;
  wire [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg;
  wire [0:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0;
  wire [4:0]grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1;
  wire icmp_ln1101_reg_727;
  wire [16:0]\icmp_ln1101_reg_727_reg[0] ;
  wire [15:0]icmp_ln1107_fu_229_p2_carry;
  wire icmp_ln1107_reg_731;
  wire [0:0]\icmp_ln1107_reg_731_reg[0] ;
  wire \icmp_ln1159_reg_735[0]_i_2_n_5 ;
  wire \icmp_ln1159_reg_735[0]_i_3_n_5 ;
  wire \icmp_ln1159_reg_735[0]_i_4_n_5 ;
  wire \icmp_ln1159_reg_735[0]_i_5_n_5 ;
  wire \icmp_ln1159_reg_735[0]_i_6_n_5 ;
  wire \icmp_ln1159_reg_735[0]_i_8_n_5 ;
  wire \icmp_ln1159_reg_735[0]_i_9_n_5 ;
  wire icmp_ln1159_reg_735_pp0_iter1_reg;
  wire \icmp_ln1159_reg_735_reg[0] ;
  wire \icmp_ln1159_reg_735_reg[0]_0 ;
  wire imgRgb_empty_n;
  wire imgUnzip_full_n;
  wire [4:0]\p_0_0_0483_1652_fu_114_reg[4] ;
  wire p_9_in_0;
  wire [4:0]trunc_ln1_fu_407_p4;
  wire \x_fu_110[16]_i_10_n_5 ;
  wire \x_fu_110[16]_i_11_n_5 ;
  wire \x_fu_110[16]_i_12_n_5 ;
  wire \x_fu_110[16]_i_7_n_5 ;
  wire \x_fu_110[16]_i_8_n_5 ;
  wire \x_fu_110[16]_i_9_n_5 ;
  wire \x_fu_110[8]_i_10_n_5 ;
  wire \x_fu_110[8]_i_3_n_5 ;
  wire \x_fu_110[8]_i_4_n_5 ;
  wire \x_fu_110[8]_i_5_n_5 ;
  wire \x_fu_110[8]_i_6_n_5 ;
  wire \x_fu_110[8]_i_7_n_5 ;
  wire \x_fu_110[8]_i_8_n_5 ;
  wire \x_fu_110[8]_i_9_n_5 ;
  wire [16:0]\x_fu_110_reg[16] ;
  wire \x_fu_110_reg[16]_i_3_n_10 ;
  wire \x_fu_110_reg[16]_i_3_n_11 ;
  wire \x_fu_110_reg[16]_i_3_n_12 ;
  wire \x_fu_110_reg[16]_i_3_n_6 ;
  wire \x_fu_110_reg[16]_i_3_n_7 ;
  wire \x_fu_110_reg[16]_i_3_n_8 ;
  wire \x_fu_110_reg[16]_i_3_n_9 ;
  wire \x_fu_110_reg[8]_i_1_n_10 ;
  wire \x_fu_110_reg[8]_i_1_n_11 ;
  wire \x_fu_110_reg[8]_i_1_n_12 ;
  wire \x_fu_110_reg[8]_i_1_n_5 ;
  wire \x_fu_110_reg[8]_i_1_n_6 ;
  wire \x_fu_110_reg[8]_i_1_n_7 ;
  wire \x_fu_110_reg[8]_i_1_n_8 ;
  wire \x_fu_110_reg[8]_i_1_n_9 ;
  wire [7:7]\NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFFF200F200F200)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_done_cache),
        .I1(ap_done_cache_reg_0),
        .I2(ap_done_reg1),
        .I3(\ap_CS_fsm_reg[3] [2]),
        .I4(SR),
        .I5(\ap_CS_fsm_reg[3] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_done_cache),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[3] [2]),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    ap_done_cache_i_1__2
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(ap_done_cache_reg_0),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__2_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__2_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__0
       (.I0(ap_done_cache_reg_0),
        .I1(CO),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT5 #(
    .INIT(32'hDDFFDD5D)) 
    ap_loop_init_int_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__5_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__5_n_5),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa679_fu_76[0]_i_1 
       (.I0(trunc_ln1_fu_407_p4[0]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1[0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa679_fu_76[1]_i_1 
       (.I0(trunc_ln1_fu_407_p4[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1[1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa679_fu_76[2]_i_1 
       (.I0(trunc_ln1_fu_407_p4[2]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa679_fu_76[3]_i_1 
       (.I0(trunc_ln1_fu_407_p4[3]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'h0000F080)) 
    \conv2_i_i_lcssa679_fu_76[4]_i_1 
       (.I0(ap_done_cache_reg_0),
        .I1(ap_loop_init_int_reg_0),
        .I2(\ap_CS_fsm_reg[3] [2]),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \conv2_i_i_lcssa679_fu_76[4]_i_2 
       (.I0(trunc_ln1_fu_407_p4[4]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3] [1]),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(CO),
        .I3(ap_done_cache_reg_0),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1101_fu_217_p2_carry_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(Q[15]),
        .I3(\icmp_ln1101_reg_727_reg[0] [15]),
        .I4(Q[16]),
        .I5(\icmp_ln1101_reg_727_reg[0] [16]),
        .O(S[5]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_10
       (.I0(Q[10]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[10]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_11
       (.I0(Q[9]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[9]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_12
       (.I0(Q[11]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[11]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_13
       (.I0(Q[7]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[7]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_14
       (.I0(Q[6]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[6]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_15
       (.I0(Q[8]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[8]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_16
       (.I0(Q[4]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[4]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_17
       (.I0(Q[3]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[3]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_18
       (.I0(Q[5]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_19
       (.I0(Q[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_2
       (.I0(ap_sig_allocacmp_x_1[13]),
        .I1(\icmp_ln1101_reg_727_reg[0] [13]),
        .I2(ap_sig_allocacmp_x_1[12]),
        .I3(\icmp_ln1101_reg_727_reg[0] [12]),
        .I4(ap_sig_allocacmp_x_1[14]),
        .I5(\icmp_ln1101_reg_727_reg[0] [14]),
        .O(S[4]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_20
       (.I0(Q[2]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_3
       (.I0(ap_sig_allocacmp_x_1[10]),
        .I1(\icmp_ln1101_reg_727_reg[0] [10]),
        .I2(ap_sig_allocacmp_x_1[9]),
        .I3(\icmp_ln1101_reg_727_reg[0] [9]),
        .I4(ap_sig_allocacmp_x_1[11]),
        .I5(\icmp_ln1101_reg_727_reg[0] [11]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_4
       (.I0(ap_sig_allocacmp_x_1[7]),
        .I1(\icmp_ln1101_reg_727_reg[0] [7]),
        .I2(ap_sig_allocacmp_x_1[6]),
        .I3(\icmp_ln1101_reg_727_reg[0] [6]),
        .I4(ap_sig_allocacmp_x_1[8]),
        .I5(\icmp_ln1101_reg_727_reg[0] [8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_5
       (.I0(ap_sig_allocacmp_x_1[4]),
        .I1(\icmp_ln1101_reg_727_reg[0] [4]),
        .I2(ap_sig_allocacmp_x_1[3]),
        .I3(\icmp_ln1101_reg_727_reg[0] [3]),
        .I4(ap_sig_allocacmp_x_1[5]),
        .I5(\icmp_ln1101_reg_727_reg[0] [5]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1101_fu_217_p2_carry_i_6
       (.I0(ap_sig_allocacmp_x_1[1]),
        .I1(\icmp_ln1101_reg_727_reg[0] [1]),
        .I2(ap_sig_allocacmp_x_1[0]),
        .I3(\icmp_ln1101_reg_727_reg[0] [0]),
        .I4(ap_sig_allocacmp_x_1[2]),
        .I5(\icmp_ln1101_reg_727_reg[0] [2]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_7
       (.I0(Q[13]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[13]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_8
       (.I0(Q[12]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[12]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    icmp_ln1101_fu_217_p2_carry_i_9
       (.I0(Q[14]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[14]));
  LUT3 #(
    .INIT(8'h8F)) 
    icmp_ln1107_fu_229_p2_carry__0_i_1
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(Q[16]),
        .O(ap_loop_init_int_reg_2));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln1107_fu_229_p2_carry_i_1
       (.I0(icmp_ln1107_fu_229_p2_carry[14]),
        .I1(Q[14]),
        .I2(Q[15]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln1107_fu_229_p2_carry[15]),
        .O(DI[7]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1107_fu_229_p2_carry_i_10
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(Q[13]),
        .I3(icmp_ln1107_fu_229_p2_carry[13]),
        .I4(Q[12]),
        .I5(icmp_ln1107_fu_229_p2_carry[12]),
        .O(ap_loop_init_int_reg_3[6]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1107_fu_229_p2_carry_i_11
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(Q[11]),
        .I3(icmp_ln1107_fu_229_p2_carry[11]),
        .I4(Q[10]),
        .I5(icmp_ln1107_fu_229_p2_carry[10]),
        .O(ap_loop_init_int_reg_3[5]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1107_fu_229_p2_carry_i_12
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(Q[9]),
        .I3(icmp_ln1107_fu_229_p2_carry[9]),
        .I4(Q[8]),
        .I5(icmp_ln1107_fu_229_p2_carry[8]),
        .O(ap_loop_init_int_reg_3[4]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1107_fu_229_p2_carry_i_13
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(Q[7]),
        .I3(icmp_ln1107_fu_229_p2_carry[7]),
        .I4(Q[6]),
        .I5(icmp_ln1107_fu_229_p2_carry[6]),
        .O(ap_loop_init_int_reg_3[3]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1107_fu_229_p2_carry_i_14
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(Q[5]),
        .I3(icmp_ln1107_fu_229_p2_carry[5]),
        .I4(Q[4]),
        .I5(icmp_ln1107_fu_229_p2_carry[4]),
        .O(ap_loop_init_int_reg_3[2]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1107_fu_229_p2_carry_i_15
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(Q[3]),
        .I3(icmp_ln1107_fu_229_p2_carry[3]),
        .I4(Q[2]),
        .I5(icmp_ln1107_fu_229_p2_carry[2]),
        .O(ap_loop_init_int_reg_3[1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1107_fu_229_p2_carry_i_16
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(Q[1]),
        .I3(icmp_ln1107_fu_229_p2_carry[1]),
        .I4(Q[0]),
        .I5(icmp_ln1107_fu_229_p2_carry[0]),
        .O(ap_loop_init_int_reg_3[0]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln1107_fu_229_p2_carry_i_2
       (.I0(icmp_ln1107_fu_229_p2_carry[12]),
        .I1(Q[12]),
        .I2(Q[13]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln1107_fu_229_p2_carry[13]),
        .O(DI[6]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln1107_fu_229_p2_carry_i_3
       (.I0(icmp_ln1107_fu_229_p2_carry[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln1107_fu_229_p2_carry[11]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln1107_fu_229_p2_carry_i_4
       (.I0(icmp_ln1107_fu_229_p2_carry[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln1107_fu_229_p2_carry[9]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln1107_fu_229_p2_carry_i_5
       (.I0(icmp_ln1107_fu_229_p2_carry[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln1107_fu_229_p2_carry[7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln1107_fu_229_p2_carry_i_6
       (.I0(icmp_ln1107_fu_229_p2_carry[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln1107_fu_229_p2_carry[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln1107_fu_229_p2_carry_i_7
       (.I0(icmp_ln1107_fu_229_p2_carry[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln1107_fu_229_p2_carry[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln1107_fu_229_p2_carry_i_8
       (.I0(icmp_ln1107_fu_229_p2_carry[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln1107_fu_229_p2_carry[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln1107_fu_229_p2_carry_i_9
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .I2(Q[15]),
        .I3(icmp_ln1107_fu_229_p2_carry[15]),
        .I4(Q[14]),
        .I5(icmp_ln1107_fu_229_p2_carry[14]),
        .O(ap_loop_init_int_reg_3[7]));
  LUT6 #(
    .INIT(64'hFFFF000080008000)) 
    \icmp_ln1159_reg_735[0]_i_1 
       (.I0(\icmp_ln1159_reg_735[0]_i_2_n_5 ),
        .I1(\icmp_ln1159_reg_735[0]_i_3_n_5 ),
        .I2(\icmp_ln1159_reg_735[0]_i_4_n_5 ),
        .I3(\icmp_ln1159_reg_735[0]_i_5_n_5 ),
        .I4(\icmp_ln1159_reg_735_reg[0]_0 ),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(\icmp_ln1159_reg_735_reg[0] ));
  LUT6 #(
    .INIT(64'hAA0AAA0200000000)) 
    \icmp_ln1159_reg_735[0]_i_2 
       (.I0(\icmp_ln1159_reg_735[0]_i_6_n_5 ),
        .I1(Q[12]),
        .I2(Q[14]),
        .I3(ap_loop_init),
        .I4(Q[13]),
        .I5(\icmp_ln1159_reg_735[0]_i_8_n_5 ),
        .O(\icmp_ln1159_reg_735[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \icmp_ln1159_reg_735[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0),
        .I5(Q[7]),
        .O(\icmp_ln1159_reg_735[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hC0D5)) 
    \icmp_ln1159_reg_735[0]_i_4 
       (.I0(Q[1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .I3(Q[0]),
        .O(\icmp_ln1159_reg_735[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hC0C0C0D500000000)) 
    \icmp_ln1159_reg_735[0]_i_5 
       (.I0(Q[16]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .I3(Q[15]),
        .I4(Q[14]),
        .I5(\icmp_ln1159_reg_735[0]_i_9_n_5 ),
        .O(\icmp_ln1159_reg_735[0]_i_5_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT5 #(
    .INIT(32'hF333F111)) 
    \icmp_ln1159_reg_735[0]_i_6 
       (.I0(Q[9]),
        .I1(Q[11]),
        .I2(ap_done_cache_reg_0),
        .I3(ap_loop_init_int_reg_0),
        .I4(Q[10]),
        .O(\icmp_ln1159_reg_735[0]_i_6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1159_reg_735[0]_i_7 
       (.I0(ap_loop_init_int_reg_0),
        .I1(ap_done_cache_reg_0),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \icmp_ln1159_reg_735[0]_i_8 
       (.I0(ap_sig_allocacmp_x_1[7]),
        .I1(ap_sig_allocacmp_x_1[8]),
        .I2(ap_sig_allocacmp_x_1[6]),
        .I3(ap_sig_allocacmp_x_1[4]),
        .I4(ap_sig_allocacmp_x_1[5]),
        .I5(ap_sig_allocacmp_x_1[3]),
        .O(\icmp_ln1159_reg_735[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF000000FF010101)) 
    \icmp_ln1159_reg_735[0]_i_9 
       (.I0(Q[8]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(ap_done_cache_reg_0),
        .I4(ap_loop_init_int_reg_0),
        .I5(Q[13]),
        .O(\icmp_ln1159_reg_735[0]_i_9_n_5 ));
  LUT6 #(
    .INIT(64'h00FF002000200020)) 
    \p_0_0_0482_1653_fu_118[7]_i_1 
       (.I0(icmp_ln1107_reg_731),
        .I1(icmp_ln1101_reg_727),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_loop_init_int_reg_0),
        .I5(ap_done_cache_reg_0),
        .O(\icmp_ln1107_reg_731_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1652_fu_114[0]_i_1 
       (.I0(\p_0_0_0483_1652_fu_114_reg[4] [0]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .I3(trunc_ln1_fu_407_p4[0]),
        .O(\conv2_i_i_lcssa679_load_reg_289_reg[4] [0]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1652_fu_114[1]_i_1 
       (.I0(\p_0_0_0483_1652_fu_114_reg[4] [1]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .I3(trunc_ln1_fu_407_p4[1]),
        .O(\conv2_i_i_lcssa679_load_reg_289_reg[4] [1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1652_fu_114[2]_i_1 
       (.I0(\p_0_0_0483_1652_fu_114_reg[4] [2]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .I3(trunc_ln1_fu_407_p4[2]),
        .O(\conv2_i_i_lcssa679_load_reg_289_reg[4] [2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1652_fu_114[3]_i_1 
       (.I0(\p_0_0_0483_1652_fu_114_reg[4] [3]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .I3(trunc_ln1_fu_407_p4[3]),
        .O(\conv2_i_i_lcssa679_load_reg_289_reg[4] [3]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h3222)) 
    \p_0_0_0483_1652_fu_114[4]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_loop_init_int_reg_0),
        .I3(ap_done_cache_reg_0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0483_1652_fu_114[4]_i_2 
       (.I0(\p_0_0_0483_1652_fu_114_reg[4] [4]),
        .I1(ap_loop_init_int_reg_0),
        .I2(ap_done_cache_reg_0),
        .I3(trunc_ln1_fu_407_p4[4]),
        .O(\conv2_i_i_lcssa679_load_reg_289_reg[4] [4]));
  LUT2 #(
    .INIT(4'hB)) 
    \x_fu_110[0]_i_1 
       (.I0(ap_loop_init_int_reg_0),
        .I1(Q[0]),
        .O(\x_fu_110_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \x_fu_110[16]_i_1 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(ap_loop_init_int_reg_0),
        .I2(CO),
        .I3(ap_done_cache_reg_0),
        .O(ap_loop_init_int_reg_1));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_10 
       (.I0(Q[11]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[16]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_11 
       (.I0(Q[10]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[16]_i_11_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_12 
       (.I0(Q[9]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[16]_i_12_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \x_fu_110[16]_i_13 
       (.I0(icmp_ln1107_reg_731),
        .I1(icmp_ln1101_reg_727),
        .O(p_9_in_0));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \x_fu_110[16]_i_2 
       (.I0(CO),
        .I1(ap_done_cache_reg_0),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'h0808080808FF0808)) 
    \x_fu_110[16]_i_4 
       (.I0(p_9_in_0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(imgRgb_empty_n),
        .I3(imgUnzip_full_n),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(icmp_ln1159_reg_735_pp0_iter1_reg),
        .O(ap_block_pp0_stage0_11001__0));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_5 
       (.I0(Q[16]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[16]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_6 
       (.I0(Q[15]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[15]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_7 
       (.I0(Q[14]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[16]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_8 
       (.I0(Q[13]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[16]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[16]_i_9 
       (.I0(Q[12]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[16]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_10 
       (.I0(Q[1]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[8]_i_10_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_2 
       (.I0(Q[0]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(ap_sig_allocacmp_x_1[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_3 
       (.I0(Q[8]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[8]_i_3_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_4 
       (.I0(Q[7]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[8]_i_4_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_5 
       (.I0(Q[6]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[8]_i_5_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_6 
       (.I0(Q[5]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[8]_i_6_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_7 
       (.I0(Q[4]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[8]_i_7_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_8 
       (.I0(Q[3]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[8]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_110[8]_i_9 
       (.I0(Q[2]),
        .I1(ap_done_cache_reg_0),
        .I2(ap_loop_init_int_reg_0),
        .O(\x_fu_110[8]_i_9_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_110_reg[16]_i_3 
       (.CI(\x_fu_110_reg[8]_i_1_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED [7],\x_fu_110_reg[16]_i_3_n_6 ,\x_fu_110_reg[16]_i_3_n_7 ,\x_fu_110_reg[16]_i_3_n_8 ,\x_fu_110_reg[16]_i_3_n_9 ,\x_fu_110_reg[16]_i_3_n_10 ,\x_fu_110_reg[16]_i_3_n_11 ,\x_fu_110_reg[16]_i_3_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_110_reg[16] [16:9]),
        .S({ap_sig_allocacmp_x_1[16:15],\x_fu_110[16]_i_7_n_5 ,\x_fu_110[16]_i_8_n_5 ,\x_fu_110[16]_i_9_n_5 ,\x_fu_110[16]_i_10_n_5 ,\x_fu_110[16]_i_11_n_5 ,\x_fu_110[16]_i_12_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_fu_110_reg[8]_i_1 
       (.CI(ap_sig_allocacmp_x_1[0]),
        .CI_TOP(1'b0),
        .CO({\x_fu_110_reg[8]_i_1_n_5 ,\x_fu_110_reg[8]_i_1_n_6 ,\x_fu_110_reg[8]_i_1_n_7 ,\x_fu_110_reg[8]_i_1_n_8 ,\x_fu_110_reg[8]_i_1_n_9 ,\x_fu_110_reg[8]_i_1_n_10 ,\x_fu_110_reg[8]_i_1_n_11 ,\x_fu_110_reg[8]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_110_reg[16] [8:1]),
        .S({\x_fu_110[8]_i_3_n_5 ,\x_fu_110[8]_i_4_n_5 ,\x_fu_110[8]_i_5_n_5 ,\x_fu_110[8]_i_6_n_5 ,\x_fu_110[8]_i_7_n_5 ,\x_fu_110[8]_i_8_n_5 ,\x_fu_110[8]_i_9_n_5 ,\x_fu_110[8]_i_10_n_5 }));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10
   (\cmp161_i_reg_1993_reg[0] ,
    E,
    SR,
    \icmp_ln881_reg_1974_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter2_reg,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready,
    D,
    \cmp161_i_reg_1993_pp0_iter1_reg_reg[0] ,
    \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] ,
    \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] ,
    \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] ,
    \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] ,
    \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] ,
    \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] ,
    \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] ,
    \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 ,
    \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] ,
    \cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 ,
    \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] ,
    and_ln1052_fu_638_p2,
    S,
    DI,
    lineBuffer_address1,
    icmp_ln881_fu_576_p2,
    icmp_ln1014_fu_626_p2,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1,
    \x_fu_156_reg[10] ,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2,
    ap_done_cache_reg_0,
    ap_clk,
    \cmp161_i_reg_1993_reg[0]_0 ,
    ap_block_pp0_stage0_11001__0,
    ap_enable_reg_pp0_iter1,
    icmp_ln891_reg_1978,
    \right_fu_172_reg[0] ,
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
    \p_0_0_0_0_011551678_i_fu_196_reg[0] ,
    ap_enable_reg_pp0_iter2,
    icmp_ln891_reg_1978_pp0_iter1_reg,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter2_reg,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[3] ,
    cmp161_i_reg_1993_pp0_iter1_reg,
    Q,
    \p_0_0_0_0_011551678_i_fu_196_reg[7] ,
    \p_0_0_0_0_011551678_i_fu_196_reg[7]_0 ,
    \right_fu_172_reg[7] ,
    DOUTBDOUT,
    \p_0_0_0116317541765_i_fu_160_reg[7] ,
    q0,
    \p_0_0_01185_217481777_i_fu_184_reg[7] ,
    \p_0_0_01185_217481777_i_fu_184_reg[7]_0 ,
    \p_0_0_0116117581769_i_fu_168_reg[7] ,
    \p_0_0_01183_217521781_i_fu_192_reg[7] ,
    \p_0_0_01183_217521781_i_fu_192_reg[7]_0 ,
    \p_0_0_0116217561767_i_fu_164_reg[7] ,
    \p_0_0_01184_217501779_i_fu_188_reg[7] ,
    \p_0_0_01184_217501779_i_fu_188_reg[7]_0 ,
    \p_0_1_0_0_011561681_i_fu_200_reg[7] ,
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_0 ,
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_1 ,
    \right_1_fu_176_reg[7] ,
    \p_0_2_0_0_011571684_i_fu_204_reg[7] ,
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_0 ,
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_1 ,
    \right_2_fu_180_reg[7] ,
    cmp203_i_reg_470,
    ram_reg_bram_2,
    \icmp_ln891_reg_1978_reg[0] ,
    \x_fu_156[11]_i_3_0 ,
    \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0 ,
    x_phase_reg_387,
    \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0_0 );
  output \cmp161_i_reg_1993_reg[0] ;
  output [0:0]E;
  output [0:0]SR;
  output [0:0]\icmp_ln881_reg_1974_pp0_iter1_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter2_reg;
  output [0:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready;
  output [1:0]D;
  output [7:0]\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] ;
  output [7:0]\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] ;
  output [7:0]\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] ;
  output [7:0]\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] ;
  output [7:0]\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] ;
  output [7:0]\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] ;
  output [7:0]\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] ;
  output [7:0]\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] ;
  output [7:0]\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 ;
  output [7:0]\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] ;
  output [7:0]\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 ;
  output [7:0]\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] ;
  output and_ln1052_fu_638_p2;
  output [5:0]S;
  output [5:0]DI;
  output [11:0]lineBuffer_address1;
  output icmp_ln881_fu_576_p2;
  output icmp_ln1014_fu_626_p2;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1;
  output \x_fu_156_reg[10] ;
  output grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \cmp161_i_reg_1993_reg[0]_0 ;
  input ap_block_pp0_stage0_11001__0;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln891_reg_1978;
  input \right_fu_172_reg[0] ;
  input grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  input \p_0_0_0_0_011551678_i_fu_196_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln891_reg_1978_pp0_iter1_reg;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input cmp161_i_reg_1993_pp0_iter1_reg;
  input [7:0]Q;
  input [7:0]\p_0_0_0_0_011551678_i_fu_196_reg[7] ;
  input [7:0]\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 ;
  input [7:0]\right_fu_172_reg[7] ;
  input [15:0]DOUTBDOUT;
  input [7:0]\p_0_0_0116317541765_i_fu_160_reg[7] ;
  input [23:0]q0;
  input [7:0]\p_0_0_01185_217481777_i_fu_184_reg[7] ;
  input [7:0]\p_0_0_01185_217481777_i_fu_184_reg[7]_0 ;
  input [7:0]\p_0_0_0116117581769_i_fu_168_reg[7] ;
  input [7:0]\p_0_0_01183_217521781_i_fu_192_reg[7] ;
  input [7:0]\p_0_0_01183_217521781_i_fu_192_reg[7]_0 ;
  input [7:0]\p_0_0_0116217561767_i_fu_164_reg[7] ;
  input [7:0]\p_0_0_01184_217501779_i_fu_188_reg[7] ;
  input [7:0]\p_0_0_01184_217501779_i_fu_188_reg[7]_0 ;
  input [7:0]\p_0_1_0_0_011561681_i_fu_200_reg[7] ;
  input [7:0]\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 ;
  input [7:0]\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 ;
  input [7:0]\right_1_fu_176_reg[7] ;
  input [7:0]\p_0_2_0_0_011571684_i_fu_204_reg[7] ;
  input [7:0]\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 ;
  input [7:0]\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 ;
  input [7:0]\right_2_fu_180_reg[7] ;
  input cmp203_i_reg_470;
  input [11:0]ram_reg_bram_2;
  input [11:0]\icmp_ln891_reg_1978_reg[0] ;
  input [11:0]\x_fu_156[11]_i_3_0 ;
  input \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0 ;
  input x_phase_reg_387;
  input [0:0]\icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0_0 ;

  wire [1:0]D;
  wire [5:0]DI;
  wire [15:0]DOUTBDOUT;
  wire [0:0]E;
  wire [7:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire and_ln1052_fu_638_p2;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire [0:0]ap_enable_reg_pp0_iter2_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__1_n_5;
  wire ap_rst_n;
  wire [10:6]ap_sig_allocacmp_z;
  wire \cmp161_i_reg_1993[0]_i_2_n_5 ;
  wire \cmp161_i_reg_1993[0]_i_3_n_5 ;
  wire \cmp161_i_reg_1993[0]_i_4_n_5 ;
  wire cmp161_i_reg_1993_pp0_iter1_reg;
  wire [7:0]\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] ;
  wire [7:0]\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 ;
  wire [7:0]\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 ;
  wire \cmp161_i_reg_1993_reg[0] ;
  wire \cmp161_i_reg_1993_reg[0]_0 ;
  wire cmp203_i_reg_470;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg;
  wire [0:0]grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1;
  wire grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2;
  wire icmp_ln1014_fu_626_p2;
  wire \icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0 ;
  wire [0:0]\icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0_0 ;
  wire icmp_ln881_fu_576_p2;
  wire [0:0]\icmp_ln881_reg_1974_pp0_iter1_reg_reg[0] ;
  wire icmp_ln891_reg_1978;
  wire icmp_ln891_reg_1978_pp0_iter1_reg;
  wire [11:0]\icmp_ln891_reg_1978_reg[0] ;
  wire [11:0]lineBuffer_address1;
  wire [7:0]\p_0_0_0116117581769_i_fu_168_reg[7] ;
  wire [7:0]\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] ;
  wire [7:0]\p_0_0_0116217561767_i_fu_164_reg[7] ;
  wire [7:0]\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] ;
  wire [7:0]\p_0_0_0116317541765_i_fu_160_reg[7] ;
  wire [7:0]\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] ;
  wire [7:0]\p_0_0_01183_217521781_i_fu_192_reg[7] ;
  wire [7:0]\p_0_0_01183_217521781_i_fu_192_reg[7]_0 ;
  wire [7:0]\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] ;
  wire [7:0]\p_0_0_01184_217501779_i_fu_188_reg[7] ;
  wire [7:0]\p_0_0_01184_217501779_i_fu_188_reg[7]_0 ;
  wire [7:0]\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] ;
  wire [7:0]\p_0_0_01185_217481777_i_fu_184_reg[7] ;
  wire [7:0]\p_0_0_01185_217481777_i_fu_184_reg[7]_0 ;
  wire [7:0]\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] ;
  wire [7:0]\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] ;
  wire \p_0_0_0_0_011551678_i_fu_196_reg[0] ;
  wire [7:0]\p_0_0_0_0_011551678_i_fu_196_reg[7] ;
  wire [7:0]\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] ;
  wire [7:0]\p_0_1_0_0_011561681_i_fu_200_reg[7] ;
  wire [7:0]\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 ;
  wire [7:0]\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 ;
  wire [7:0]\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] ;
  wire [7:0]\p_0_2_0_0_011571684_i_fu_204_reg[7] ;
  wire [7:0]\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 ;
  wire [7:0]\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 ;
  wire [23:0]q0;
  wire ram_reg_bram_0_i_33__1_n_5;
  wire ram_reg_bram_0_i_34__1_n_5;
  wire ram_reg_bram_0_i_36__1_n_5;
  wire ram_reg_bram_0_i_37__1_n_5;
  wire ram_reg_bram_0_i_38__1_n_5;
  wire [11:0]ram_reg_bram_2;
  wire ram_reg_bram_2_i_10_n_5;
  wire [7:0]\right_1_fu_176_reg[7] ;
  wire [7:0]\right_2_fu_180_reg[7] ;
  wire \right_fu_172_reg[0] ;
  wire [7:0]\right_fu_172_reg[7] ;
  wire \x_fu_156[11]_i_11_n_5 ;
  wire [11:0]\x_fu_156[11]_i_3_0 ;
  wire \x_fu_156[11]_i_3_n_5 ;
  wire \x_fu_156[11]_i_4_n_5 ;
  wire \x_fu_156[11]_i_5_n_5 ;
  wire \x_fu_156[11]_i_6_n_5 ;
  wire \x_fu_156[11]_i_7_n_5 ;
  wire \x_fu_156_reg[10] ;
  wire x_phase_reg_387;

  LUT2 #(
    .INIT(4'h8)) 
    \and_ln1052_reg_2016_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(\cmp161_i_reg_1993[0]_i_2_n_5 ),
        .I1(cmp203_i_reg_470),
        .O(and_ln1052_fu_638_p2));
  LUT6 #(
    .INIT(64'hAEAAAEAAEEEEAEAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\ap_CS_fsm_reg[3] [1]),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ap_done_cache),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBB0B0000)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I1(ap_done_cache),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[3] [1]),
        .I5(\ap_CS_fsm_reg[3] [0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1__0
       (.I0(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_5),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(\x_fu_156[11]_i_3_n_5 ),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready));
  LUT5 #(
    .INIT(32'hDDDDFF5D)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \cmp161_i_reg_1993[0]_i_1 
       (.I0(\cmp161_i_reg_1993[0]_i_2_n_5 ),
        .I1(\cmp161_i_reg_1993_reg[0]_0 ),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(\cmp161_i_reg_1993_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0F0E)) 
    \cmp161_i_reg_1993[0]_i_2 
       (.I0(ram_reg_bram_2[6]),
        .I1(ram_reg_bram_2[7]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[5]),
        .I4(\cmp161_i_reg_1993[0]_i_3_n_5 ),
        .I5(\cmp161_i_reg_1993[0]_i_4_n_5 ),
        .O(\cmp161_i_reg_1993[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \cmp161_i_reg_1993[0]_i_3 
       (.I0(ram_reg_bram_2[9]),
        .I1(ram_reg_bram_2[8]),
        .I2(ram_reg_bram_2[10]),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ram_reg_bram_2[11]),
        .O(\cmp161_i_reg_1993[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h00FF00FF00FF00FE)) 
    \cmp161_i_reg_1993[0]_i_4 
       (.I0(ram_reg_bram_2[2]),
        .I1(ram_reg_bram_2[4]),
        .I2(ram_reg_bram_2[1]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_2[0]),
        .I5(ram_reg_bram_2[3]),
        .O(\cmp161_i_reg_1993[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hFFC8)) 
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_i_1
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(\x_fu_156[11]_i_3_n_5 ),
        .I3(\ap_CS_fsm_reg[3] [0]),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'h0888A222A2220888)) 
    \icmp_ln1014_reg_2009_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(\icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0 ),
        .I1(ram_reg_bram_2[0]),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ap_loop_init_int),
        .I4(x_phase_reg_387),
        .I5(\icmp_ln1014_reg_2009_pp0_iter2_reg_reg[0]__0_0 ),
        .O(icmp_ln1014_fu_626_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln881_reg_1974[0]_i_2 
       (.I0(\x_fu_156[11]_i_3_n_5 ),
        .O(icmp_ln881_fu_576_p2));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln891_fu_598_p2_carry_i_1
       (.I0(\icmp_ln891_reg_1978_reg[0] [10]),
        .I1(ram_reg_bram_2[10]),
        .I2(ram_reg_bram_2[11]),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln891_reg_1978_reg[0] [11]),
        .O(DI[5]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln891_fu_598_p2_carry_i_10
       (.I0(\icmp_ln891_reg_1978_reg[0] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ram_reg_bram_2[4]),
        .I4(ram_reg_bram_2[5]),
        .I5(\icmp_ln891_reg_1978_reg[0] [5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln891_fu_598_p2_carry_i_11
       (.I0(\icmp_ln891_reg_1978_reg[0] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ram_reg_bram_2[3]),
        .I4(ram_reg_bram_2[2]),
        .I5(\icmp_ln891_reg_1978_reg[0] [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h1182828211414141)) 
    icmp_ln891_fu_598_p2_carry_i_12
       (.I0(\icmp_ln891_reg_1978_reg[0] [1]),
        .I1(\icmp_ln891_reg_1978_reg[0] [0]),
        .I2(ram_reg_bram_2[0]),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(ram_reg_bram_2[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln891_fu_598_p2_carry_i_2
       (.I0(\icmp_ln891_reg_1978_reg[0] [8]),
        .I1(ram_reg_bram_2[8]),
        .I2(ram_reg_bram_2[9]),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln891_reg_1978_reg[0] [9]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln891_fu_598_p2_carry_i_3
       (.I0(\icmp_ln891_reg_1978_reg[0] [6]),
        .I1(ram_reg_bram_2[6]),
        .I2(ram_reg_bram_2[7]),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln891_reg_1978_reg[0] [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln891_fu_598_p2_carry_i_4
       (.I0(\icmp_ln891_reg_1978_reg[0] [4]),
        .I1(ram_reg_bram_2[4]),
        .I2(ram_reg_bram_2[5]),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln891_reg_1978_reg[0] [5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln891_fu_598_p2_carry_i_5
       (.I0(\icmp_ln891_reg_1978_reg[0] [2]),
        .I1(ram_reg_bram_2[2]),
        .I2(ram_reg_bram_2[3]),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln891_reg_1978_reg[0] [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF222FBBBA222A222)) 
    icmp_ln891_fu_598_p2_carry_i_6
       (.I0(\icmp_ln891_reg_1978_reg[0] [1]),
        .I1(ram_reg_bram_2[1]),
        .I2(ap_loop_init_int),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ram_reg_bram_2[0]),
        .I5(\icmp_ln891_reg_1978_reg[0] [0]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln891_fu_598_p2_carry_i_7
       (.I0(\icmp_ln891_reg_1978_reg[0] [10]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ram_reg_bram_2[10]),
        .I4(ram_reg_bram_2[11]),
        .I5(\icmp_ln891_reg_1978_reg[0] [11]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln891_fu_598_p2_carry_i_8
       (.I0(\icmp_ln891_reg_1978_reg[0] [9]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ram_reg_bram_2[9]),
        .I4(ram_reg_bram_2[8]),
        .I5(\icmp_ln891_reg_1978_reg[0] [8]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h2A15000040406A55)) 
    icmp_ln891_fu_598_p2_carry_i_9
       (.I0(\icmp_ln891_reg_1978_reg[0] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ram_reg_bram_2[6]),
        .I4(ram_reg_bram_2[7]),
        .I5(\icmp_ln891_reg_1978_reg[0] [7]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116117581769_i_fu_168[0]_i_1 
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[16]),
        .O(\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116117581769_i_fu_168[1]_i_1 
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[17]),
        .O(\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116117581769_i_fu_168[2]_i_1 
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[18]),
        .O(\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116117581769_i_fu_168[3]_i_1 
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[19]),
        .O(\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116117581769_i_fu_168[4]_i_1 
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[20]),
        .O(\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116117581769_i_fu_168[5]_i_1 
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[21]),
        .O(\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116117581769_i_fu_168[6]_i_1 
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[22]),
        .O(\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116117581769_i_fu_168[7]_i_1 
       (.I0(\p_0_0_0116117581769_i_fu_168_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[23]),
        .O(\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116217561767_i_fu_164[0]_i_1 
       (.I0(\p_0_0_0116217561767_i_fu_164_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[8]),
        .O(\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116217561767_i_fu_164[1]_i_1 
       (.I0(\p_0_0_0116217561767_i_fu_164_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[9]),
        .O(\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116217561767_i_fu_164[2]_i_1 
       (.I0(\p_0_0_0116217561767_i_fu_164_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[10]),
        .O(\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116217561767_i_fu_164[3]_i_1 
       (.I0(\p_0_0_0116217561767_i_fu_164_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[11]),
        .O(\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116217561767_i_fu_164[4]_i_1 
       (.I0(\p_0_0_0116217561767_i_fu_164_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[12]),
        .O(\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116217561767_i_fu_164[5]_i_1 
       (.I0(\p_0_0_0116217561767_i_fu_164_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[13]),
        .O(\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116217561767_i_fu_164[6]_i_1 
       (.I0(\p_0_0_0116217561767_i_fu_164_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[14]),
        .O(\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116217561767_i_fu_164[7]_i_1 
       (.I0(\p_0_0_0116217561767_i_fu_164_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[15]),
        .O(\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116317541765_i_fu_160[0]_i_1 
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[0]),
        .O(\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116317541765_i_fu_160[1]_i_1 
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[1]),
        .O(\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116317541765_i_fu_160[2]_i_1 
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[2]),
        .O(\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116317541765_i_fu_160[3]_i_1 
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[3]),
        .O(\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116317541765_i_fu_160[4]_i_1 
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[4]),
        .O(\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116317541765_i_fu_160[5]_i_1 
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[5]),
        .O(\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116317541765_i_fu_160[6]_i_1 
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[6]),
        .O(\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_0116317541765_i_fu_160[7]_i_1 
       (.I0(\p_0_0_0116317541765_i_fu_160_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(q0[7]),
        .O(\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01183_217521781_i_fu_192[0]_i_1 
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [0]),
        .O(\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01183_217521781_i_fu_192[1]_i_1 
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [1]),
        .O(\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01183_217521781_i_fu_192[2]_i_1 
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [2]),
        .O(\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01183_217521781_i_fu_192[3]_i_1 
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [3]),
        .O(\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01183_217521781_i_fu_192[4]_i_1 
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [4]),
        .O(\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01183_217521781_i_fu_192[5]_i_1 
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [5]),
        .O(\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01183_217521781_i_fu_192[6]_i_1 
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [6]),
        .O(\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01183_217521781_i_fu_192[7]_i_1 
       (.I0(\p_0_0_01183_217521781_i_fu_192_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01183_217521781_i_fu_192_reg[7]_0 [7]),
        .O(\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01184_217501779_i_fu_188[0]_i_1 
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [0]),
        .O(\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01184_217501779_i_fu_188[1]_i_1 
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [1]),
        .O(\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01184_217501779_i_fu_188[2]_i_1 
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [2]),
        .O(\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01184_217501779_i_fu_188[3]_i_1 
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [3]),
        .O(\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01184_217501779_i_fu_188[4]_i_1 
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [4]),
        .O(\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01184_217501779_i_fu_188[5]_i_1 
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [5]),
        .O(\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01184_217501779_i_fu_188[6]_i_1 
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [6]),
        .O(\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01184_217501779_i_fu_188[7]_i_1 
       (.I0(\p_0_0_01184_217501779_i_fu_188_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01184_217501779_i_fu_188_reg[7]_0 [7]),
        .O(\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01185_217481777_i_fu_184[0]_i_1 
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [0]),
        .O(\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01185_217481777_i_fu_184[1]_i_1 
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [1]),
        .O(\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01185_217481777_i_fu_184[2]_i_1 
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [2]),
        .O(\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01185_217481777_i_fu_184[3]_i_1 
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [3]),
        .O(\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01185_217481777_i_fu_184[4]_i_1 
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [4]),
        .O(\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01185_217481777_i_fu_184[5]_i_1 
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [5]),
        .O(\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01185_217481777_i_fu_184[6]_i_1 
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [6]),
        .O(\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \p_0_0_01185_217481777_i_fu_184[7]_i_1 
       (.I0(\p_0_0_01185_217481777_i_fu_184_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_0_01185_217481777_i_fu_184_reg[7]_0 [7]),
        .O(\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7] [7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_0_0_0_011551678_i_fu_196[0]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(Q[0]),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7] [0]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [0]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] [0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_0_0_0_011551678_i_fu_196[1]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(Q[1]),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7] [1]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [1]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] [1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_0_0_0_011551678_i_fu_196[2]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(Q[2]),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7] [2]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [2]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] [2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_0_0_0_011551678_i_fu_196[3]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(Q[3]),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7] [3]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [3]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] [3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_0_0_0_011551678_i_fu_196[4]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(Q[4]),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7] [4]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [4]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] [4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_0_0_0_011551678_i_fu_196[5]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(Q[5]),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7] [5]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [5]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] [5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_0_0_0_011551678_i_fu_196[6]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(Q[6]),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7] [6]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [6]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] [6]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_0_0_0_011551678_i_fu_196[7]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(Q[7]),
        .I3(\p_0_0_0_0_011551678_i_fu_196_reg[7] [7]),
        .I4(ap_loop_init),
        .I5(\p_0_0_0_0_011551678_i_fu_196_reg[7]_0 [7]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0] [7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_1_0_0_011561681_i_fu_200[0]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_1_0_0_011561681_i_fu_200_reg[7] [0]),
        .I3(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [0]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 [0]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_1_0_0_011561681_i_fu_200[1]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_1_0_0_011561681_i_fu_200_reg[7] [1]),
        .I3(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [1]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 [1]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_1_0_0_011561681_i_fu_200[2]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_1_0_0_011561681_i_fu_200_reg[7] [2]),
        .I3(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [2]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 [2]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_1_0_0_011561681_i_fu_200[3]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_1_0_0_011561681_i_fu_200_reg[7] [3]),
        .I3(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [3]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 [3]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_1_0_0_011561681_i_fu_200[4]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_1_0_0_011561681_i_fu_200_reg[7] [4]),
        .I3(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [4]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 [4]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_1_0_0_011561681_i_fu_200[5]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_1_0_0_011561681_i_fu_200_reg[7] [5]),
        .I3(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [5]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 [5]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_1_0_0_011561681_i_fu_200[6]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_1_0_0_011561681_i_fu_200_reg[7] [6]),
        .I3(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [6]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 [6]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_1_0_0_011561681_i_fu_200[7]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_1_0_0_011561681_i_fu_200_reg[7] [7]),
        .I3(\p_0_1_0_0_011561681_i_fu_200_reg[7]_0 [7]),
        .I4(ap_loop_init),
        .I5(\p_0_1_0_0_011561681_i_fu_200_reg[7]_1 [7]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_0 [7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_2_0_0_011571684_i_fu_204[0]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_2_0_0_011571684_i_fu_204_reg[7] [0]),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [0]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 [0]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_2_0_0_011571684_i_fu_204[1]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_2_0_0_011571684_i_fu_204_reg[7] [1]),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [1]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 [1]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_2_0_0_011571684_i_fu_204[2]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_2_0_0_011571684_i_fu_204_reg[7] [2]),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [2]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 [2]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_2_0_0_011571684_i_fu_204[3]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_2_0_0_011571684_i_fu_204_reg[7] [3]),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [3]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 [3]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_2_0_0_011571684_i_fu_204[4]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_2_0_0_011571684_i_fu_204_reg[7] [4]),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [4]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 [4]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 [4]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_2_0_0_011571684_i_fu_204[5]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_2_0_0_011571684_i_fu_204_reg[7] [5]),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [5]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 [5]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_2_0_0_011571684_i_fu_204[6]_i_1 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_2_0_0_011571684_i_fu_204_reg[7] [6]),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [6]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 [6]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'h0F040404)) 
    \p_0_2_0_0_011571684_i_fu_204[7]_i_1 
       (.I0(\p_0_0_0_0_011551678_i_fu_196_reg[0] ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_loop_init_int),
        .I4(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .O(\icmp_ln881_reg_1974_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \p_0_2_0_0_011571684_i_fu_204[7]_i_2 
       (.I0(cmp161_i_reg_1993_pp0_iter1_reg),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_2_0_0_011571684_i_fu_204_reg[7] [7]),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7]_0 [7]),
        .I4(ap_loop_init),
        .I5(\p_0_2_0_0_011571684_i_fu_204_reg[7]_1 [7]),
        .O(\cmp161_i_reg_1993_pp0_iter1_reg_reg[0]_1 [7]));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    ram_reg_bram_0_i_10__1
       (.I0(ram_reg_bram_2[2]),
        .I1(ram_reg_bram_2[1]),
        .I2(ram_reg_bram_2[0]),
        .I3(ap_loop_init_int),
        .I4(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I5(ram_reg_bram_2[3]),
        .O(lineBuffer_address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h07770888)) 
    ram_reg_bram_0_i_11__1
       (.I0(ram_reg_bram_2[0]),
        .I1(ram_reg_bram_2[1]),
        .I2(ap_loop_init_int),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ram_reg_bram_2[2]),
        .O(lineBuffer_address1[2]));
  LUT4 #(
    .INIT(16'h152A)) 
    ram_reg_bram_0_i_12__1
       (.I0(ram_reg_bram_2[0]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ram_reg_bram_2[1]),
        .O(lineBuffer_address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ram_reg_bram_0_i_13__1
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(ram_reg_bram_2[0]),
        .O(lineBuffer_address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h04)) 
    ram_reg_bram_0_i_2__3
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(lineBuffer_address1[11]),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    ram_reg_bram_0_i_33__1
       (.I0(ram_reg_bram_2[6]),
        .I1(ram_reg_bram_0_i_36__1_n_5),
        .I2(ram_reg_bram_2[5]),
        .I3(ap_loop_init_int),
        .I4(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I5(ram_reg_bram_2[7]),
        .O(ram_reg_bram_0_i_33__1_n_5));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    ram_reg_bram_0_i_34__1
       (.I0(ram_reg_bram_2[2]),
        .I1(ram_reg_bram_0_i_38__1_n_5),
        .I2(ram_reg_bram_2[3]),
        .I3(ram_reg_bram_2[4]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_2[5]),
        .O(ram_reg_bram_0_i_34__1_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_35__1
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ram_reg_bram_0_i_36__1
       (.I0(ram_reg_bram_2[4]),
        .I1(ram_reg_bram_2[3]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[0]),
        .I4(ram_reg_bram_2[1]),
        .I5(ram_reg_bram_2[2]),
        .O(ram_reg_bram_0_i_36__1_n_5));
  LUT6 #(
    .INIT(64'hFF7F7F7FFFFFFFFF)) 
    ram_reg_bram_0_i_37__1
       (.I0(ram_reg_bram_2[2]),
        .I1(ram_reg_bram_2[1]),
        .I2(ram_reg_bram_2[0]),
        .I3(ap_loop_init_int),
        .I4(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I5(ram_reg_bram_2[3]),
        .O(ram_reg_bram_0_i_37__1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    ram_reg_bram_0_i_38__1
       (.I0(ram_reg_bram_2[1]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(ram_reg_bram_2[0]),
        .O(ram_reg_bram_0_i_38__1_n_5));
  LUT6 #(
    .INIT(64'h00F7F7F700080808)) 
    ram_reg_bram_0_i_3__3
       (.I0(ram_reg_bram_2[9]),
        .I1(ram_reg_bram_2[8]),
        .I2(ram_reg_bram_0_i_33__1_n_5),
        .I3(ap_loop_init_int),
        .I4(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I5(ram_reg_bram_2[10]),
        .O(lineBuffer_address1[10]));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    ram_reg_bram_0_i_4__3
       (.I0(ram_reg_bram_2[6]),
        .I1(ram_reg_bram_0_i_34__1_n_5),
        .I2(ram_reg_bram_2[7]),
        .I3(ram_reg_bram_2[8]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_2[9]),
        .O(lineBuffer_address1[9]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    ram_reg_bram_0_i_5__3
       (.I0(ram_reg_bram_2[7]),
        .I1(ram_reg_bram_2[5]),
        .I2(ram_reg_bram_0_i_36__1_n_5),
        .I3(ram_reg_bram_2[6]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_2[8]),
        .O(lineBuffer_address1[8]));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    ram_reg_bram_0_i_6__3
       (.I0(ram_reg_bram_2[6]),
        .I1(ram_reg_bram_0_i_36__1_n_5),
        .I2(ram_reg_bram_2[5]),
        .I3(ap_loop_init_int),
        .I4(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I5(ram_reg_bram_2[7]),
        .O(lineBuffer_address1[7]));
  LUT6 #(
    .INIT(64'h00F7F7F700080808)) 
    ram_reg_bram_0_i_7__3
       (.I0(ram_reg_bram_2[5]),
        .I1(ram_reg_bram_2[4]),
        .I2(ram_reg_bram_0_i_37__1_n_5),
        .I3(ap_loop_init_int),
        .I4(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I5(ram_reg_bram_2[6]),
        .O(lineBuffer_address1[6]));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    ram_reg_bram_0_i_8__3
       (.I0(ram_reg_bram_2[2]),
        .I1(ram_reg_bram_0_i_38__1_n_5),
        .I2(ram_reg_bram_2[3]),
        .I3(ram_reg_bram_2[4]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_2[5]),
        .O(lineBuffer_address1[5]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    ram_reg_bram_0_i_9__1
       (.I0(ram_reg_bram_2[3]),
        .I1(ram_reg_bram_2[0]),
        .I2(ram_reg_bram_2[1]),
        .I3(ram_reg_bram_2[2]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_2[4]),
        .O(lineBuffer_address1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_1_i_1__1
       (.I0(lineBuffer_address1[11]),
        .O(\x_fu_156_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_bram_1_i_4
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(lineBuffer_address1[11]),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ram_reg_bram_2_i_10
       (.I0(ram_reg_bram_2[8]),
        .I1(ram_reg_bram_2[7]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[5]),
        .I4(ram_reg_bram_0_i_36__1_n_5),
        .I5(ram_reg_bram_2[6]),
        .O(ram_reg_bram_2_i_10_n_5));
  LUT6 #(
    .INIT(64'h007F7F7F00808080)) 
    ram_reg_bram_2_i_2__0
       (.I0(ram_reg_bram_2[10]),
        .I1(ram_reg_bram_2_i_10_n_5),
        .I2(ram_reg_bram_2[9]),
        .I3(ap_loop_init_int),
        .I4(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I5(ram_reg_bram_2[11]),
        .O(lineBuffer_address1[11]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_1_fu_176[0]_i_1 
       (.I0(\right_1_fu_176_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[8]),
        .O(\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_1_fu_176[1]_i_1 
       (.I0(\right_1_fu_176_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[9]),
        .O(\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_1_fu_176[2]_i_1 
       (.I0(\right_1_fu_176_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[10]),
        .O(\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_1_fu_176[3]_i_1 
       (.I0(\right_1_fu_176_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[11]),
        .O(\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_1_fu_176[4]_i_1 
       (.I0(\right_1_fu_176_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[12]),
        .O(\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_1_fu_176[5]_i_1 
       (.I0(\right_1_fu_176_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[13]),
        .O(\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_1_fu_176[6]_i_1 
       (.I0(\right_1_fu_176_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[14]),
        .O(\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] [6]));
  LUT6 #(
    .INIT(64'h00FF000800080008)) 
    \right_1_fu_176[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln891_reg_1978),
        .I2(\right_fu_172_reg[0] ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_loop_init_int),
        .I5(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .O(E));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_1_fu_176[7]_i_2 
       (.I0(\right_1_fu_176_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[15]),
        .O(\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7] [7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_2_fu_180[0]_i_1 
       (.I0(\right_2_fu_180_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7] [0]),
        .O(\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_2_fu_180[1]_i_1 
       (.I0(\right_2_fu_180_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7] [1]),
        .O(\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_2_fu_180[2]_i_1 
       (.I0(\right_2_fu_180_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7] [2]),
        .O(\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_2_fu_180[3]_i_1 
       (.I0(\right_2_fu_180_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7] [3]),
        .O(\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_2_fu_180[4]_i_1 
       (.I0(\right_2_fu_180_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7] [4]),
        .O(\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_2_fu_180[5]_i_1 
       (.I0(\right_2_fu_180_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7] [5]),
        .O(\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_2_fu_180[6]_i_1 
       (.I0(\right_2_fu_180_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7] [6]),
        .O(\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] [6]));
  LUT6 #(
    .INIT(64'h00FF000800080008)) 
    \right_2_fu_180[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln891_reg_1978_pp0_iter1_reg),
        .I2(\p_0_0_0_0_011551678_i_fu_196_reg[0] ),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(ap_loop_init_int),
        .I5(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_2_fu_180[7]_i_2 
       (.I0(\right_2_fu_180_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(\p_0_2_0_0_011571684_i_fu_204_reg[7] [7]),
        .O(\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_fu_172[0]_i_1 
       (.I0(\right_fu_172_reg[7] [0]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[0]),
        .O(\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] [0]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_fu_172[1]_i_1 
       (.I0(\right_fu_172_reg[7] [1]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[1]),
        .O(\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] [1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_fu_172[2]_i_1 
       (.I0(\right_fu_172_reg[7] [2]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[2]),
        .O(\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] [2]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_fu_172[3]_i_1 
       (.I0(\right_fu_172_reg[7] [3]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[3]),
        .O(\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] [3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_fu_172[4]_i_1 
       (.I0(\right_fu_172_reg[7] [4]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[4]),
        .O(\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] [4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_fu_172[5]_i_1 
       (.I0(\right_fu_172_reg[7] [5]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[5]),
        .O(\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] [5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_fu_172[6]_i_1 
       (.I0(\right_fu_172_reg[7] [6]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[6]),
        .O(\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] [6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    \right_fu_172[7]_i_1 
       (.I0(\right_fu_172_reg[7] [7]),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I3(DOUTBDOUT[7]),
        .O(\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \x_fu_156[11]_i_1 
       (.I0(\x_fu_156[11]_i_3_n_5 ),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_156[11]_i_10 
       (.I0(ram_reg_bram_2[8]),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_z[8]));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \x_fu_156[11]_i_11 
       (.I0(ram_reg_bram_2[0]),
        .I1(\x_fu_156[11]_i_3_0 [0]),
        .I2(ram_reg_bram_2[1]),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\x_fu_156[11]_i_3_0 [1]),
        .O(\x_fu_156[11]_i_11_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \x_fu_156[11]_i_2 
       (.I0(ap_block_pp0_stage0_11001__0),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(\x_fu_156[11]_i_3_n_5 ),
        .O(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFD2)) 
    \x_fu_156[11]_i_3 
       (.I0(ram_reg_bram_2[7]),
        .I1(ap_loop_init),
        .I2(\x_fu_156[11]_i_3_0 [7]),
        .I3(\x_fu_156[11]_i_4_n_5 ),
        .I4(\x_fu_156[11]_i_5_n_5 ),
        .I5(\x_fu_156[11]_i_6_n_5 ),
        .O(\x_fu_156[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFBFEEFEFFFFFEBEE)) 
    \x_fu_156[11]_i_4 
       (.I0(\x_fu_156[11]_i_7_n_5 ),
        .I1(\x_fu_156[11]_i_3_0 [5]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[5]),
        .I4(\x_fu_156[11]_i_3_0 [2]),
        .I5(ram_reg_bram_2[2]),
        .O(\x_fu_156[11]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \x_fu_156[11]_i_5 
       (.I0(ram_reg_bram_2[11]),
        .I1(\x_fu_156[11]_i_3_0 [11]),
        .I2(ram_reg_bram_2[9]),
        .I3(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\x_fu_156[11]_i_3_0 [9]),
        .O(\x_fu_156[11]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_fu_156[11]_i_6 
       (.I0(\x_fu_156[11]_i_3_0 [6]),
        .I1(ap_sig_allocacmp_z[6]),
        .I2(\x_fu_156[11]_i_3_0 [10]),
        .I3(ap_sig_allocacmp_z[10]),
        .I4(ap_sig_allocacmp_z[8]),
        .I5(\x_fu_156[11]_i_3_0 [8]),
        .O(\x_fu_156[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \x_fu_156[11]_i_7 
       (.I0(\x_fu_156[11]_i_3_0 [4]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[4]),
        .I3(\x_fu_156[11]_i_3_0 [3]),
        .I4(ram_reg_bram_2[3]),
        .I5(\x_fu_156[11]_i_11_n_5 ),
        .O(\x_fu_156[11]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_156[11]_i_8 
       (.I0(ram_reg_bram_2[6]),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_z[6]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \x_fu_156[11]_i_9 
       (.I0(ram_reg_bram_2[10]),
        .I1(grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_z[10]));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_12
   (ap_done_cache,
    ap_rst_n_0,
    D,
    ap_loop_init,
    \p_lcssa49765011_load_reg_586_reg[7] ,
    \p_lcssa49775013_load_reg_591_reg[7] ,
    \p_lcssa49825021_load_reg_611_reg[7] ,
    \p_lcssa49845023_load_reg_616_reg[7] ,
    \p_lcssa49855025_load_reg_621_reg[7] ,
    \p_lcssa49865027_load_reg_626_reg[7] ,
    \p_lcssa49885029_load_reg_631_reg[7] ,
    \p_lcssa49895031_load_reg_636_reg[7] ,
    \p_lcssa51495159_load_reg_661_reg[7] ,
    \p_lcssa49785015_load_reg_596_reg[7] ,
    \p_lcssa49805017_load_reg_601_reg[7] ,
    \p_lcssa49705003_load_reg_566_reg[7] ,
    \p_lcssa49725005_load_reg_571_reg[7] ,
    \p_lcssa49735007_load_reg_576_reg[7] ,
    \p_lcssa49815019_load_reg_606_reg[7] ,
    \cmp147_reg_3848_reg[0] ,
    icmp_ln439_fu_1006_p2,
    \x_fu_228_reg[16] ,
    or_ln585_fu_1012_p2,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready,
    CO,
    \cmp147_reg_3848_reg[0]_0 ,
    \x_fu_228_reg[16]_0 ,
    \x_fu_228_reg[16]_1 ,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg,
    E,
    ap_enable_reg_pp0_iter1_reg,
    SR,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0,
    \ap_CS_fsm_reg[2] ,
    ap_done_cache_reg_0,
    ap_clk,
    Q,
    DOUTBDOUT,
    \empty_134_fu_264_reg[0] ,
    icmp_ln328_reg_3820,
    \empty_134_fu_264_reg[7] ,
    \empty_135_fu_268_reg[7] ,
    \empty_138_fu_280_reg[7] ,
    \empty_135_fu_268_reg[7]_0 ,
    \empty_136_fu_272_reg[7] ,
    \empty_136_fu_272_reg[7]_0 ,
    \empty_140_fu_288_reg[7] ,
    \empty_142_fu_296_reg[7] ,
    \empty_140_fu_288_reg[7]_0 ,
    \empty_141_fu_292_reg[7] ,
    \empty_141_fu_292_reg[7]_0 ,
    \empty_142_fu_296_reg[7]_0 ,
    \empty_142_fu_296_reg[7]_1 ,
    \empty_143_fu_300_reg[7] ,
    \empty_130_fu_248_reg[0] ,
    \empty_143_fu_300_reg[7]_0 ,
    \empty_130_fu_248_reg[1] ,
    \empty_130_fu_248_reg[2] ,
    \empty_130_fu_248_reg[3] ,
    \empty_130_fu_248_reg[4] ,
    \empty_130_fu_248_reg[5] ,
    \empty_130_fu_248_reg[6] ,
    \empty_130_fu_248_reg[7] ,
    \empty_144_fu_304_reg[7] ,
    \empty_144_fu_304_reg[7]_0 ,
    \empty_145_fu_308_reg[7] ,
    \empty_145_fu_308_reg[7]_0 ,
    \empty_130_fu_248_reg[7]_0 ,
    \empty_137_fu_276_reg[7] ,
    \empty_137_fu_276_reg[7]_0 ,
    \empty_137_fu_276_reg[7]_1 ,
    \empty_138_fu_280_reg[7]_0 ,
    \empty_138_fu_280_reg[7]_1 ,
    \empty_131_fu_252_reg[7] ,
    \empty_131_fu_252_reg[7]_0 ,
    \empty_131_fu_252_reg[7]_1 ,
    \empty_132_fu_256_reg[7] ,
    \empty_132_fu_256_reg[7]_0 ,
    \empty_133_fu_260_reg[7] ,
    \empty_133_fu_260_reg[7]_0 ,
    \empty_139_fu_284_reg[7] ,
    \empty_139_fu_284_reg[7]_0 ,
    \icmp_ln328_reg_3820_reg[0]_i_3_0 ,
    \cmp147_reg_3848_reg[0]_1 ,
    \cmp147_reg_3848_reg[0]_rep ,
    \icmp_ln318_reg_3816_reg[0] ,
    \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0 ,
    \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0_0 ,
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 ,
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_1 ,
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
    ap_rst_n,
    \ap_CS_fsm_reg[1] ,
    out_y_reg_671,
    \ap_CS_fsm_reg[1]_0 ,
    ap_enable_reg_pp0_iter1,
    \empty_128_fu_240_reg[7] ,
    clear);
  output ap_done_cache;
  output ap_rst_n_0;
  output [7:0]D;
  output ap_loop_init;
  output [7:0]\p_lcssa49765011_load_reg_586_reg[7] ;
  output [7:0]\p_lcssa49775013_load_reg_591_reg[7] ;
  output [7:0]\p_lcssa49825021_load_reg_611_reg[7] ;
  output [7:0]\p_lcssa49845023_load_reg_616_reg[7] ;
  output [7:0]\p_lcssa49855025_load_reg_621_reg[7] ;
  output [7:0]\p_lcssa49865027_load_reg_626_reg[7] ;
  output [7:0]\p_lcssa49885029_load_reg_631_reg[7] ;
  output [7:0]\p_lcssa49895031_load_reg_636_reg[7] ;
  output [7:0]\p_lcssa51495159_load_reg_661_reg[7] ;
  output [7:0]\p_lcssa49785015_load_reg_596_reg[7] ;
  output [7:0]\p_lcssa49805017_load_reg_601_reg[7] ;
  output [7:0]\p_lcssa49705003_load_reg_566_reg[7] ;
  output [7:0]\p_lcssa49725005_load_reg_571_reg[7] ;
  output [7:0]\p_lcssa49735007_load_reg_576_reg[7] ;
  output [7:0]\p_lcssa49815019_load_reg_606_reg[7] ;
  output \cmp147_reg_3848_reg[0] ;
  output icmp_ln439_fu_1006_p2;
  output [11:0]\x_fu_228_reg[16] ;
  output [0:0]or_ln585_fu_1012_p2;
  output grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready;
  output [0:0]CO;
  output \cmp147_reg_3848_reg[0]_0 ;
  output [4:0]\x_fu_228_reg[16]_0 ;
  output [0:0]\x_fu_228_reg[16]_1 ;
  output grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg;
  output [0:0]E;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  output [0:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0;
  output [1:0]\ap_CS_fsm_reg[2] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input [7:0]Q;
  input [7:0]DOUTBDOUT;
  input \empty_134_fu_264_reg[0] ;
  input icmp_ln328_reg_3820;
  input [7:0]\empty_134_fu_264_reg[7] ;
  input [7:0]\empty_135_fu_268_reg[7] ;
  input \empty_138_fu_280_reg[7] ;
  input [7:0]\empty_135_fu_268_reg[7]_0 ;
  input [7:0]\empty_136_fu_272_reg[7] ;
  input [7:0]\empty_136_fu_272_reg[7]_0 ;
  input [7:0]\empty_140_fu_288_reg[7] ;
  input [7:0]\empty_142_fu_296_reg[7] ;
  input [7:0]\empty_140_fu_288_reg[7]_0 ;
  input [7:0]\empty_141_fu_292_reg[7] ;
  input [7:0]\empty_141_fu_292_reg[7]_0 ;
  input [7:0]\empty_142_fu_296_reg[7]_0 ;
  input [7:0]\empty_142_fu_296_reg[7]_1 ;
  input [7:0]\empty_143_fu_300_reg[7] ;
  input \empty_130_fu_248_reg[0] ;
  input [7:0]\empty_143_fu_300_reg[7]_0 ;
  input \empty_130_fu_248_reg[1] ;
  input \empty_130_fu_248_reg[2] ;
  input \empty_130_fu_248_reg[3] ;
  input \empty_130_fu_248_reg[4] ;
  input \empty_130_fu_248_reg[5] ;
  input \empty_130_fu_248_reg[6] ;
  input \empty_130_fu_248_reg[7] ;
  input [7:0]\empty_144_fu_304_reg[7] ;
  input [7:0]\empty_144_fu_304_reg[7]_0 ;
  input [7:0]\empty_145_fu_308_reg[7] ;
  input [7:0]\empty_145_fu_308_reg[7]_0 ;
  input [7:0]\empty_130_fu_248_reg[7]_0 ;
  input [7:0]\empty_137_fu_276_reg[7] ;
  input [7:0]\empty_137_fu_276_reg[7]_0 ;
  input [7:0]\empty_137_fu_276_reg[7]_1 ;
  input [7:0]\empty_138_fu_280_reg[7]_0 ;
  input [7:0]\empty_138_fu_280_reg[7]_1 ;
  input [7:0]\empty_131_fu_252_reg[7] ;
  input [7:0]\empty_131_fu_252_reg[7]_0 ;
  input [7:0]\empty_131_fu_252_reg[7]_1 ;
  input [7:0]\empty_132_fu_256_reg[7] ;
  input [7:0]\empty_132_fu_256_reg[7]_0 ;
  input [7:0]\empty_133_fu_260_reg[7] ;
  input [7:0]\empty_133_fu_260_reg[7]_0 ;
  input [7:0]\empty_139_fu_284_reg[7] ;
  input [7:0]\empty_139_fu_284_reg[7]_0 ;
  input [15:0]\icmp_ln328_reg_3820_reg[0]_i_3_0 ;
  input [16:0]\cmp147_reg_3848_reg[0]_1 ;
  input \cmp147_reg_3848_reg[0]_rep ;
  input [16:0]\icmp_ln318_reg_3816_reg[0] ;
  input \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0 ;
  input \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0_0 ;
  input [2:0]\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 ;
  input [0:0]\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_1 ;
  input grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]out_y_reg_671;
  input [1:0]\ap_CS_fsm_reg[1]_0 ;
  input ap_enable_reg_pp0_iter1;
  input \empty_128_fu_240_reg[7] ;
  input clear;

  wire [0:0]CO;
  wire [7:0]D;
  wire [7:0]DOUTBDOUT;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_5;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire [16:0]ap_sig_allocacmp_z;
  wire clear;
  wire \cmp147_reg_3848[0]_i_2_n_5 ;
  wire \cmp147_reg_3848[0]_i_3_n_5 ;
  wire \cmp147_reg_3848[0]_i_4_n_5 ;
  wire \cmp147_reg_3848[0]_i_5_n_5 ;
  wire \cmp147_reg_3848_reg[0] ;
  wire \cmp147_reg_3848_reg[0]_0 ;
  wire [16:0]\cmp147_reg_3848_reg[0]_1 ;
  wire \cmp147_reg_3848_reg[0]_rep ;
  wire \empty_128_fu_240_reg[7] ;
  wire \empty_130_fu_248_reg[0] ;
  wire \empty_130_fu_248_reg[1] ;
  wire \empty_130_fu_248_reg[2] ;
  wire \empty_130_fu_248_reg[3] ;
  wire \empty_130_fu_248_reg[4] ;
  wire \empty_130_fu_248_reg[5] ;
  wire \empty_130_fu_248_reg[6] ;
  wire \empty_130_fu_248_reg[7] ;
  wire [7:0]\empty_130_fu_248_reg[7]_0 ;
  wire [7:0]\empty_131_fu_252_reg[7] ;
  wire [7:0]\empty_131_fu_252_reg[7]_0 ;
  wire [7:0]\empty_131_fu_252_reg[7]_1 ;
  wire [7:0]\empty_132_fu_256_reg[7] ;
  wire [7:0]\empty_132_fu_256_reg[7]_0 ;
  wire [7:0]\empty_133_fu_260_reg[7] ;
  wire [7:0]\empty_133_fu_260_reg[7]_0 ;
  wire \empty_134_fu_264_reg[0] ;
  wire [7:0]\empty_134_fu_264_reg[7] ;
  wire [7:0]\empty_135_fu_268_reg[7] ;
  wire [7:0]\empty_135_fu_268_reg[7]_0 ;
  wire [7:0]\empty_136_fu_272_reg[7] ;
  wire [7:0]\empty_136_fu_272_reg[7]_0 ;
  wire [7:0]\empty_137_fu_276_reg[7] ;
  wire [7:0]\empty_137_fu_276_reg[7]_0 ;
  wire [7:0]\empty_137_fu_276_reg[7]_1 ;
  wire \empty_138_fu_280_reg[7] ;
  wire [7:0]\empty_138_fu_280_reg[7]_0 ;
  wire [7:0]\empty_138_fu_280_reg[7]_1 ;
  wire [7:0]\empty_139_fu_284_reg[7] ;
  wire [7:0]\empty_139_fu_284_reg[7]_0 ;
  wire [7:0]\empty_140_fu_288_reg[7] ;
  wire [7:0]\empty_140_fu_288_reg[7]_0 ;
  wire [7:0]\empty_141_fu_292_reg[7] ;
  wire [7:0]\empty_141_fu_292_reg[7]_0 ;
  wire [7:0]\empty_142_fu_296_reg[7] ;
  wire [7:0]\empty_142_fu_296_reg[7]_0 ;
  wire [7:0]\empty_142_fu_296_reg[7]_1 ;
  wire [7:0]\empty_143_fu_300_reg[7] ;
  wire [7:0]\empty_143_fu_300_reg[7]_0 ;
  wire [7:0]\empty_144_fu_304_reg[7] ;
  wire [7:0]\empty_144_fu_304_reg[7]_0 ;
  wire [7:0]\empty_145_fu_308_reg[7] ;
  wire [7:0]\empty_145_fu_308_reg[7]_0 ;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
  wire grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg;
  wire [0:0]grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0;
  wire \icmp_ln318_reg_3816[0]_i_2_n_5 ;
  wire \icmp_ln318_reg_3816[0]_i_3_n_5 ;
  wire \icmp_ln318_reg_3816[0]_i_4_n_5 ;
  wire \icmp_ln318_reg_3816[0]_i_5_n_5 ;
  wire \icmp_ln318_reg_3816[0]_i_6_n_5 ;
  wire \icmp_ln318_reg_3816[0]_i_7_n_5 ;
  wire [16:0]\icmp_ln318_reg_3816_reg[0] ;
  wire \icmp_ln318_reg_3816_reg[0]_i_1_n_10 ;
  wire \icmp_ln318_reg_3816_reg[0]_i_1_n_11 ;
  wire \icmp_ln318_reg_3816_reg[0]_i_1_n_12 ;
  wire \icmp_ln318_reg_3816_reg[0]_i_1_n_8 ;
  wire \icmp_ln318_reg_3816_reg[0]_i_1_n_9 ;
  wire icmp_ln328_reg_3820;
  wire \icmp_ln328_reg_3820[0]_i_10_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_11_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_12_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_13_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_14_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_15_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_16_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_17_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_18_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_19_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_20_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_4_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_5_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_6_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_7_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_8_n_5 ;
  wire \icmp_ln328_reg_3820[0]_i_9_n_5 ;
  wire [15:0]\icmp_ln328_reg_3820_reg[0]_i_3_0 ;
  wire \icmp_ln328_reg_3820_reg[0]_i_3_n_10 ;
  wire \icmp_ln328_reg_3820_reg[0]_i_3_n_11 ;
  wire \icmp_ln328_reg_3820_reg[0]_i_3_n_12 ;
  wire \icmp_ln328_reg_3820_reg[0]_i_3_n_5 ;
  wire \icmp_ln328_reg_3820_reg[0]_i_3_n_6 ;
  wire \icmp_ln328_reg_3820_reg[0]_i_3_n_7 ;
  wire \icmp_ln328_reg_3820_reg[0]_i_3_n_8 ;
  wire \icmp_ln328_reg_3820_reg[0]_i_3_n_9 ;
  wire icmp_ln439_fu_1006_p2;
  wire [2:0]\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 ;
  wire [0:0]\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_1 ;
  wire \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_2_n_5 ;
  wire \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0 ;
  wire \icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0_0 ;
  wire [0:0]or_ln585_fu_1012_p2;
  wire [0:0]out_y_reg_671;
  wire [7:0]\p_lcssa49705003_load_reg_566_reg[7] ;
  wire [7:0]\p_lcssa49725005_load_reg_571_reg[7] ;
  wire [7:0]\p_lcssa49735007_load_reg_576_reg[7] ;
  wire [7:0]\p_lcssa49765011_load_reg_586_reg[7] ;
  wire [7:0]\p_lcssa49775013_load_reg_591_reg[7] ;
  wire [7:0]\p_lcssa49785015_load_reg_596_reg[7] ;
  wire [7:0]\p_lcssa49805017_load_reg_601_reg[7] ;
  wire [7:0]\p_lcssa49815019_load_reg_606_reg[7] ;
  wire [7:0]\p_lcssa49825021_load_reg_611_reg[7] ;
  wire [7:0]\p_lcssa49845023_load_reg_616_reg[7] ;
  wire [7:0]\p_lcssa49855025_load_reg_621_reg[7] ;
  wire [7:0]\p_lcssa49865027_load_reg_626_reg[7] ;
  wire [7:0]\p_lcssa49885029_load_reg_631_reg[7] ;
  wire [7:0]\p_lcssa49895031_load_reg_636_reg[7] ;
  wire [7:0]\p_lcssa51495159_load_reg_661_reg[7] ;
  wire ram_reg_bram_0_i_18_n_5;
  wire ram_reg_bram_0_i_19_n_5;
  wire ram_reg_bram_0_i_20_n_5;
  wire ram_reg_bram_0_i_21_n_5;
  wire ram_reg_bram_0_i_22_n_5;
  wire ram_reg_bram_0_i_23_n_5;
  wire ram_reg_bram_0_i_25_n_5;
  wire ram_reg_bram_0_i_26_n_5;
  wire ram_reg_bram_0_i_27_n_5;
  wire ram_reg_bram_0_i_28_n_5;
  wire ram_reg_bram_0_i_29_n_5;
  wire ram_reg_bram_0_i_30_n_5;
  wire ram_reg_bram_0_i_31_n_5;
  wire ram_reg_bram_0_i_32_n_5;
  wire ram_reg_bram_0_i_3__1_n_10;
  wire ram_reg_bram_0_i_3__1_n_11;
  wire ram_reg_bram_0_i_3__1_n_12;
  wire ram_reg_bram_0_i_3__1_n_6;
  wire ram_reg_bram_0_i_3__1_n_7;
  wire ram_reg_bram_0_i_3__1_n_8;
  wire ram_reg_bram_0_i_3__1_n_9;
  wire ram_reg_bram_0_i_4__1_n_10;
  wire ram_reg_bram_0_i_4__1_n_11;
  wire ram_reg_bram_0_i_4__1_n_12;
  wire ram_reg_bram_0_i_4__1_n_5;
  wire ram_reg_bram_0_i_4__1_n_6;
  wire ram_reg_bram_0_i_4__1_n_7;
  wire ram_reg_bram_0_i_4__1_n_8;
  wire ram_reg_bram_0_i_4__1_n_9;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_10_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_11_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_12_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_13_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_14_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_15_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_16_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_17_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_18_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_19_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_20_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_21_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_n_20 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_10 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_11 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_12 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_6 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_7 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_8 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_9 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_4_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_10 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_11 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_12 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_6 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_7 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_8 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_9 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_6_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_7_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_8_n_5 ;
  wire \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_9_n_5 ;
  wire [11:0]\x_fu_228_reg[16] ;
  wire [4:0]\x_fu_228_reg[16]_0 ;
  wire [0:0]\x_fu_228_reg[16]_1 ;
  wire [7:6]\NLW_icmp_ln318_reg_3816_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln318_reg_3816_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_icmp_ln328_reg_3820_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln328_reg_3820_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln328_reg_3820_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:7]NLW_ram_reg_bram_0_i_3__1_CO_UNCONNECTED;
  wire [7:0]\NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hAEAAEEEEAEAAAEAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(clear),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(\cmp147_reg_3848_reg[0]_rep ),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(\cmp147_reg_3848_reg[0]_rep ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[1]_0 [1]),
        .O(\ap_CS_fsm_reg[2] [1]));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_i_1
       (.I0(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I1(CO),
        .O(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready));
  LUT5 #(
    .INIT(32'hCFCFFF4F)) 
    ap_loop_init_int_i_1
       (.I0(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[1] ),
        .I4(\cmp147_reg_3848_reg[0]_rep ),
        .O(ap_loop_init_int_i_1_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB888B8B8)) 
    \cmp147_reg_3848[0]_i_1 
       (.I0(\empty_134_fu_264_reg[0] ),
        .I1(\cmp147_reg_3848_reg[0]_rep ),
        .I2(\cmp147_reg_3848[0]_i_2_n_5 ),
        .I3(ap_loop_init),
        .I4(\cmp147_reg_3848_reg[0]_1 [16]),
        .O(\cmp147_reg_3848_reg[0] ));
  LUT6 #(
    .INIT(64'hF0F00000F0F00010)) 
    \cmp147_reg_3848[0]_i_2 
       (.I0(\cmp147_reg_3848_reg[0]_1 [13]),
        .I1(\cmp147_reg_3848_reg[0]_1 [14]),
        .I2(\cmp147_reg_3848[0]_i_3_n_5 ),
        .I3(\cmp147_reg_3848_reg[0]_1 [12]),
        .I4(ap_loop_init),
        .I5(\cmp147_reg_3848_reg[0]_1 [15]),
        .O(\cmp147_reg_3848[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hCC00CC04)) 
    \cmp147_reg_3848[0]_i_3 
       (.I0(\cmp147_reg_3848_reg[0]_1 [9]),
        .I1(\cmp147_reg_3848[0]_i_4_n_5 ),
        .I2(\cmp147_reg_3848_reg[0]_1 [11]),
        .I3(ap_loop_init),
        .I4(\cmp147_reg_3848_reg[0]_1 [10]),
        .O(\cmp147_reg_3848[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'hCC00CC04)) 
    \cmp147_reg_3848[0]_i_4 
       (.I0(\cmp147_reg_3848_reg[0]_1 [6]),
        .I1(\cmp147_reg_3848[0]_i_5_n_5 ),
        .I2(\cmp147_reg_3848_reg[0]_1 [8]),
        .I3(ap_loop_init),
        .I4(\cmp147_reg_3848_reg[0]_1 [7]),
        .O(\cmp147_reg_3848[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cmp147_reg_3848[0]_i_5 
       (.I0(ap_sig_allocacmp_z[3]),
        .I1(ap_sig_allocacmp_z[0]),
        .I2(ap_sig_allocacmp_z[1]),
        .I3(ap_sig_allocacmp_z[2]),
        .I4(ap_sig_allocacmp_z[5]),
        .I5(ap_sig_allocacmp_z[4]),
        .O(\cmp147_reg_3848[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hB888B8B8)) 
    \cmp147_reg_3848[0]_rep_i_1 
       (.I0(\empty_134_fu_264_reg[0] ),
        .I1(\cmp147_reg_3848_reg[0]_rep ),
        .I2(\cmp147_reg_3848[0]_i_2_n_5 ),
        .I3(ap_loop_init),
        .I4(\cmp147_reg_3848_reg[0]_1 [16]),
        .O(\cmp147_reg_3848_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h0000FF20)) 
    \empty_128_fu_240[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\empty_128_fu_240_reg[7] ),
        .I2(icmp_ln328_reg_3820),
        .I3(ap_loop_init),
        .I4(\cmp147_reg_3848_reg[0]_rep ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_130_fu_248[0]_i_1 
       (.I0(\empty_130_fu_248_reg[7]_0 [0]),
        .I1(\empty_130_fu_248_reg[0] ),
        .I2(ap_loop_init),
        .O(\p_lcssa51495159_load_reg_661_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_130_fu_248[1]_i_1 
       (.I0(\empty_130_fu_248_reg[7]_0 [1]),
        .I1(\empty_130_fu_248_reg[1] ),
        .I2(ap_loop_init),
        .O(\p_lcssa51495159_load_reg_661_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_130_fu_248[2]_i_1 
       (.I0(\empty_130_fu_248_reg[7]_0 [2]),
        .I1(\empty_130_fu_248_reg[2] ),
        .I2(ap_loop_init),
        .O(\p_lcssa51495159_load_reg_661_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_130_fu_248[3]_i_1 
       (.I0(\empty_130_fu_248_reg[7]_0 [3]),
        .I1(\empty_130_fu_248_reg[3] ),
        .I2(ap_loop_init),
        .O(\p_lcssa51495159_load_reg_661_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_130_fu_248[4]_i_1 
       (.I0(\empty_130_fu_248_reg[7]_0 [4]),
        .I1(\empty_130_fu_248_reg[4] ),
        .I2(ap_loop_init),
        .O(\p_lcssa51495159_load_reg_661_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_130_fu_248[5]_i_1 
       (.I0(\empty_130_fu_248_reg[7]_0 [5]),
        .I1(\empty_130_fu_248_reg[5] ),
        .I2(ap_loop_init),
        .O(\p_lcssa51495159_load_reg_661_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_130_fu_248[6]_i_1 
       (.I0(\empty_130_fu_248_reg[7]_0 [6]),
        .I1(\empty_130_fu_248_reg[6] ),
        .I2(ap_loop_init),
        .O(\p_lcssa51495159_load_reg_661_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \empty_130_fu_248[7]_i_1 
       (.I0(\empty_130_fu_248_reg[7]_0 [7]),
        .I1(\empty_130_fu_248_reg[7] ),
        .I2(ap_loop_init),
        .O(\p_lcssa51495159_load_reg_661_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_131_fu_252[0]_i_1 
       (.I0(\empty_131_fu_252_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [0]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_131_fu_252_reg[7]_1 [0]),
        .O(\p_lcssa49705003_load_reg_566_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_131_fu_252[1]_i_1 
       (.I0(\empty_131_fu_252_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [1]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_131_fu_252_reg[7]_1 [1]),
        .O(\p_lcssa49705003_load_reg_566_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_131_fu_252[2]_i_1 
       (.I0(\empty_131_fu_252_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [2]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_131_fu_252_reg[7]_1 [2]),
        .O(\p_lcssa49705003_load_reg_566_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_131_fu_252[3]_i_1 
       (.I0(\empty_131_fu_252_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [3]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_131_fu_252_reg[7]_1 [3]),
        .O(\p_lcssa49705003_load_reg_566_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_131_fu_252[4]_i_1 
       (.I0(\empty_131_fu_252_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [4]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_131_fu_252_reg[7]_1 [4]),
        .O(\p_lcssa49705003_load_reg_566_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_131_fu_252[5]_i_1 
       (.I0(\empty_131_fu_252_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [5]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_131_fu_252_reg[7]_1 [5]),
        .O(\p_lcssa49705003_load_reg_566_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_131_fu_252[6]_i_1 
       (.I0(\empty_131_fu_252_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [6]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_131_fu_252_reg[7]_1 [6]),
        .O(\p_lcssa49705003_load_reg_566_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_131_fu_252[7]_i_1 
       (.I0(\empty_131_fu_252_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [7]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_131_fu_252_reg[7]_1 [7]),
        .O(\p_lcssa49705003_load_reg_566_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_132_fu_256[0]_i_1 
       (.I0(\empty_132_fu_256_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [0]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_132_fu_256_reg[7]_0 [0]),
        .O(\p_lcssa49725005_load_reg_571_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_132_fu_256[1]_i_1 
       (.I0(\empty_132_fu_256_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [1]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_132_fu_256_reg[7]_0 [1]),
        .O(\p_lcssa49725005_load_reg_571_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_132_fu_256[2]_i_1 
       (.I0(\empty_132_fu_256_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [2]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_132_fu_256_reg[7]_0 [2]),
        .O(\p_lcssa49725005_load_reg_571_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_132_fu_256[3]_i_1 
       (.I0(\empty_132_fu_256_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [3]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_132_fu_256_reg[7]_0 [3]),
        .O(\p_lcssa49725005_load_reg_571_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_132_fu_256[4]_i_1 
       (.I0(\empty_132_fu_256_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [4]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_132_fu_256_reg[7]_0 [4]),
        .O(\p_lcssa49725005_load_reg_571_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_132_fu_256[5]_i_1 
       (.I0(\empty_132_fu_256_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [5]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_132_fu_256_reg[7]_0 [5]),
        .O(\p_lcssa49725005_load_reg_571_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_132_fu_256[6]_i_1 
       (.I0(\empty_132_fu_256_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [6]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_132_fu_256_reg[7]_0 [6]),
        .O(\p_lcssa49725005_load_reg_571_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_132_fu_256[7]_i_1 
       (.I0(\empty_132_fu_256_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [7]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_132_fu_256_reg[7]_0 [7]),
        .O(\p_lcssa49725005_load_reg_571_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_133_fu_260[0]_i_1 
       (.I0(\empty_133_fu_260_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [0]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_133_fu_260_reg[7]_0 [0]),
        .O(\p_lcssa49735007_load_reg_576_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_133_fu_260[1]_i_1 
       (.I0(\empty_133_fu_260_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [1]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_133_fu_260_reg[7]_0 [1]),
        .O(\p_lcssa49735007_load_reg_576_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_133_fu_260[2]_i_1 
       (.I0(\empty_133_fu_260_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [2]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_133_fu_260_reg[7]_0 [2]),
        .O(\p_lcssa49735007_load_reg_576_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_133_fu_260[3]_i_1 
       (.I0(\empty_133_fu_260_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [3]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_133_fu_260_reg[7]_0 [3]),
        .O(\p_lcssa49735007_load_reg_576_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_133_fu_260[4]_i_1 
       (.I0(\empty_133_fu_260_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [4]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_133_fu_260_reg[7]_0 [4]),
        .O(\p_lcssa49735007_load_reg_576_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_133_fu_260[5]_i_1 
       (.I0(\empty_133_fu_260_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [5]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_133_fu_260_reg[7]_0 [5]),
        .O(\p_lcssa49735007_load_reg_576_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_133_fu_260[6]_i_1 
       (.I0(\empty_133_fu_260_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [6]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_133_fu_260_reg[7]_0 [6]),
        .O(\p_lcssa49735007_load_reg_576_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_133_fu_260[7]_i_1 
       (.I0(\empty_133_fu_260_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(\empty_131_fu_252_reg[7]_0 [7]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_133_fu_260_reg[7]_0 [7]),
        .O(\p_lcssa49735007_load_reg_576_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_134_fu_264[0]_i_1 
       (.I0(Q[0]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[0]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_134_fu_264_reg[7] [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_134_fu_264[1]_i_1 
       (.I0(Q[1]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[1]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_134_fu_264_reg[7] [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_134_fu_264[2]_i_1 
       (.I0(Q[2]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[2]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_134_fu_264_reg[7] [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_134_fu_264[3]_i_1 
       (.I0(Q[3]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[3]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_134_fu_264_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_134_fu_264[4]_i_1 
       (.I0(Q[4]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[4]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_134_fu_264_reg[7] [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_134_fu_264[5]_i_1 
       (.I0(Q[5]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[5]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_134_fu_264_reg[7] [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_134_fu_264[6]_i_1 
       (.I0(Q[6]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[6]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_134_fu_264_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_134_fu_264[7]_i_1 
       (.I0(Q[7]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[7]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_134_fu_264_reg[7] [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_135_fu_268[0]_i_1 
       (.I0(\empty_135_fu_268_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[0]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_135_fu_268_reg[7]_0 [0]),
        .O(\p_lcssa49765011_load_reg_586_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_135_fu_268[1]_i_1 
       (.I0(\empty_135_fu_268_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[1]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_135_fu_268_reg[7]_0 [1]),
        .O(\p_lcssa49765011_load_reg_586_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_135_fu_268[2]_i_1 
       (.I0(\empty_135_fu_268_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[2]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_135_fu_268_reg[7]_0 [2]),
        .O(\p_lcssa49765011_load_reg_586_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_135_fu_268[3]_i_1 
       (.I0(\empty_135_fu_268_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[3]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_135_fu_268_reg[7]_0 [3]),
        .O(\p_lcssa49765011_load_reg_586_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_135_fu_268[4]_i_1 
       (.I0(\empty_135_fu_268_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[4]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_135_fu_268_reg[7]_0 [4]),
        .O(\p_lcssa49765011_load_reg_586_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_135_fu_268[5]_i_1 
       (.I0(\empty_135_fu_268_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[5]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_135_fu_268_reg[7]_0 [5]),
        .O(\p_lcssa49765011_load_reg_586_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_135_fu_268[6]_i_1 
       (.I0(\empty_135_fu_268_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[6]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_135_fu_268_reg[7]_0 [6]),
        .O(\p_lcssa49765011_load_reg_586_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_135_fu_268[7]_i_1 
       (.I0(\empty_135_fu_268_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[7]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_135_fu_268_reg[7]_0 [7]),
        .O(\p_lcssa49765011_load_reg_586_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_136_fu_272[0]_i_1 
       (.I0(\empty_136_fu_272_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[0]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_136_fu_272_reg[7]_0 [0]),
        .O(\p_lcssa49775013_load_reg_591_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_136_fu_272[1]_i_1 
       (.I0(\empty_136_fu_272_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[1]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_136_fu_272_reg[7]_0 [1]),
        .O(\p_lcssa49775013_load_reg_591_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_136_fu_272[2]_i_1 
       (.I0(\empty_136_fu_272_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[2]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_136_fu_272_reg[7]_0 [2]),
        .O(\p_lcssa49775013_load_reg_591_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_136_fu_272[3]_i_1 
       (.I0(\empty_136_fu_272_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[3]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_136_fu_272_reg[7]_0 [3]),
        .O(\p_lcssa49775013_load_reg_591_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_136_fu_272[4]_i_1 
       (.I0(\empty_136_fu_272_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[4]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_136_fu_272_reg[7]_0 [4]),
        .O(\p_lcssa49775013_load_reg_591_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_136_fu_272[5]_i_1 
       (.I0(\empty_136_fu_272_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[5]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_136_fu_272_reg[7]_0 [5]),
        .O(\p_lcssa49775013_load_reg_591_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_136_fu_272[6]_i_1 
       (.I0(\empty_136_fu_272_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[6]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_136_fu_272_reg[7]_0 [6]),
        .O(\p_lcssa49775013_load_reg_591_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_136_fu_272[7]_i_1 
       (.I0(\empty_136_fu_272_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(DOUTBDOUT[7]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_136_fu_272_reg[7]_0 [7]),
        .O(\p_lcssa49775013_load_reg_591_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_137_fu_276[0]_i_1 
       (.I0(\empty_137_fu_276_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [0]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_137_fu_276_reg[7]_1 [0]),
        .O(\p_lcssa49785015_load_reg_596_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_137_fu_276[1]_i_1 
       (.I0(\empty_137_fu_276_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [1]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_137_fu_276_reg[7]_1 [1]),
        .O(\p_lcssa49785015_load_reg_596_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_137_fu_276[2]_i_1 
       (.I0(\empty_137_fu_276_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [2]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_137_fu_276_reg[7]_1 [2]),
        .O(\p_lcssa49785015_load_reg_596_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_137_fu_276[3]_i_1 
       (.I0(\empty_137_fu_276_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [3]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_137_fu_276_reg[7]_1 [3]),
        .O(\p_lcssa49785015_load_reg_596_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_137_fu_276[4]_i_1 
       (.I0(\empty_137_fu_276_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [4]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_137_fu_276_reg[7]_1 [4]),
        .O(\p_lcssa49785015_load_reg_596_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_137_fu_276[5]_i_1 
       (.I0(\empty_137_fu_276_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [5]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_137_fu_276_reg[7]_1 [5]),
        .O(\p_lcssa49785015_load_reg_596_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_137_fu_276[6]_i_1 
       (.I0(\empty_137_fu_276_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [6]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_137_fu_276_reg[7]_1 [6]),
        .O(\p_lcssa49785015_load_reg_596_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_137_fu_276[7]_i_1 
       (.I0(\empty_137_fu_276_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [7]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_137_fu_276_reg[7]_1 [7]),
        .O(\p_lcssa49785015_load_reg_596_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_138_fu_280[0]_i_1 
       (.I0(\empty_138_fu_280_reg[7]_0 [0]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [0]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_138_fu_280_reg[7]_1 [0]),
        .O(\p_lcssa49805017_load_reg_601_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_138_fu_280[1]_i_1 
       (.I0(\empty_138_fu_280_reg[7]_0 [1]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [1]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_138_fu_280_reg[7]_1 [1]),
        .O(\p_lcssa49805017_load_reg_601_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_138_fu_280[2]_i_1 
       (.I0(\empty_138_fu_280_reg[7]_0 [2]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [2]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_138_fu_280_reg[7]_1 [2]),
        .O(\p_lcssa49805017_load_reg_601_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_138_fu_280[3]_i_1 
       (.I0(\empty_138_fu_280_reg[7]_0 [3]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [3]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_138_fu_280_reg[7]_1 [3]),
        .O(\p_lcssa49805017_load_reg_601_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_138_fu_280[4]_i_1 
       (.I0(\empty_138_fu_280_reg[7]_0 [4]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [4]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_138_fu_280_reg[7]_1 [4]),
        .O(\p_lcssa49805017_load_reg_601_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_138_fu_280[5]_i_1 
       (.I0(\empty_138_fu_280_reg[7]_0 [5]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [5]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_138_fu_280_reg[7]_1 [5]),
        .O(\p_lcssa49805017_load_reg_601_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_138_fu_280[6]_i_1 
       (.I0(\empty_138_fu_280_reg[7]_0 [6]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [6]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_138_fu_280_reg[7]_1 [6]),
        .O(\p_lcssa49805017_load_reg_601_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_138_fu_280[7]_i_1 
       (.I0(\empty_138_fu_280_reg[7]_0 [7]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [7]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_138_fu_280_reg[7]_1 [7]),
        .O(\p_lcssa49805017_load_reg_601_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_139_fu_284[0]_i_1 
       (.I0(\empty_139_fu_284_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [0]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_139_fu_284_reg[7]_0 [0]),
        .O(\p_lcssa49815019_load_reg_606_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_139_fu_284[1]_i_1 
       (.I0(\empty_139_fu_284_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [1]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_139_fu_284_reg[7]_0 [1]),
        .O(\p_lcssa49815019_load_reg_606_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_139_fu_284[2]_i_1 
       (.I0(\empty_139_fu_284_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [2]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_139_fu_284_reg[7]_0 [2]),
        .O(\p_lcssa49815019_load_reg_606_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_139_fu_284[3]_i_1 
       (.I0(\empty_139_fu_284_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [3]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_139_fu_284_reg[7]_0 [3]),
        .O(\p_lcssa49815019_load_reg_606_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_139_fu_284[4]_i_1 
       (.I0(\empty_139_fu_284_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [4]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_139_fu_284_reg[7]_0 [4]),
        .O(\p_lcssa49815019_load_reg_606_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_139_fu_284[5]_i_1 
       (.I0(\empty_139_fu_284_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [5]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_139_fu_284_reg[7]_0 [5]),
        .O(\p_lcssa49815019_load_reg_606_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_139_fu_284[6]_i_1 
       (.I0(\empty_139_fu_284_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [6]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_139_fu_284_reg[7]_0 [6]),
        .O(\p_lcssa49815019_load_reg_606_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \empty_139_fu_284[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\empty_128_fu_240_reg[7] ),
        .I2(ap_loop_init),
        .I3(\cmp147_reg_3848_reg[0]_rep ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_139_fu_284[7]_i_2 
       (.I0(\empty_139_fu_284_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(\empty_137_fu_276_reg[7]_0 [7]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_139_fu_284_reg[7]_0 [7]),
        .O(\p_lcssa49815019_load_reg_606_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_140_fu_288[0]_i_1 
       (.I0(\empty_140_fu_288_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [0]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_140_fu_288_reg[7]_0 [0]),
        .O(\p_lcssa49825021_load_reg_611_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_140_fu_288[1]_i_1 
       (.I0(\empty_140_fu_288_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [1]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_140_fu_288_reg[7]_0 [1]),
        .O(\p_lcssa49825021_load_reg_611_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_140_fu_288[2]_i_1 
       (.I0(\empty_140_fu_288_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [2]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_140_fu_288_reg[7]_0 [2]),
        .O(\p_lcssa49825021_load_reg_611_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_140_fu_288[3]_i_1 
       (.I0(\empty_140_fu_288_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [3]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_140_fu_288_reg[7]_0 [3]),
        .O(\p_lcssa49825021_load_reg_611_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_140_fu_288[4]_i_1 
       (.I0(\empty_140_fu_288_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [4]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_140_fu_288_reg[7]_0 [4]),
        .O(\p_lcssa49825021_load_reg_611_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_140_fu_288[5]_i_1 
       (.I0(\empty_140_fu_288_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [5]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_140_fu_288_reg[7]_0 [5]),
        .O(\p_lcssa49825021_load_reg_611_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_140_fu_288[6]_i_1 
       (.I0(\empty_140_fu_288_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [6]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_140_fu_288_reg[7]_0 [6]),
        .O(\p_lcssa49825021_load_reg_611_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_140_fu_288[7]_i_1 
       (.I0(\empty_140_fu_288_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [7]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_140_fu_288_reg[7]_0 [7]),
        .O(\p_lcssa49825021_load_reg_611_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_141_fu_292[0]_i_1 
       (.I0(\empty_141_fu_292_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [0]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_141_fu_292_reg[7]_0 [0]),
        .O(\p_lcssa49845023_load_reg_616_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_141_fu_292[1]_i_1 
       (.I0(\empty_141_fu_292_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [1]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_141_fu_292_reg[7]_0 [1]),
        .O(\p_lcssa49845023_load_reg_616_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_141_fu_292[2]_i_1 
       (.I0(\empty_141_fu_292_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [2]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_141_fu_292_reg[7]_0 [2]),
        .O(\p_lcssa49845023_load_reg_616_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_141_fu_292[3]_i_1 
       (.I0(\empty_141_fu_292_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [3]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_141_fu_292_reg[7]_0 [3]),
        .O(\p_lcssa49845023_load_reg_616_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_141_fu_292[4]_i_1 
       (.I0(\empty_141_fu_292_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [4]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_141_fu_292_reg[7]_0 [4]),
        .O(\p_lcssa49845023_load_reg_616_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_141_fu_292[5]_i_1 
       (.I0(\empty_141_fu_292_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [5]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_141_fu_292_reg[7]_0 [5]),
        .O(\p_lcssa49845023_load_reg_616_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_141_fu_292[6]_i_1 
       (.I0(\empty_141_fu_292_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [6]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_141_fu_292_reg[7]_0 [6]),
        .O(\p_lcssa49845023_load_reg_616_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_141_fu_292[7]_i_1 
       (.I0(\empty_141_fu_292_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [7]),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_141_fu_292_reg[7]_0 [7]),
        .O(\p_lcssa49845023_load_reg_616_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_142_fu_296[0]_i_1 
       (.I0(\empty_142_fu_296_reg[7]_0 [0]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [0]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_142_fu_296_reg[7]_1 [0]),
        .O(\p_lcssa49855025_load_reg_621_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_142_fu_296[1]_i_1 
       (.I0(\empty_142_fu_296_reg[7]_0 [1]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [1]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_142_fu_296_reg[7]_1 [1]),
        .O(\p_lcssa49855025_load_reg_621_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_142_fu_296[2]_i_1 
       (.I0(\empty_142_fu_296_reg[7]_0 [2]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [2]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_142_fu_296_reg[7]_1 [2]),
        .O(\p_lcssa49855025_load_reg_621_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_142_fu_296[3]_i_1 
       (.I0(\empty_142_fu_296_reg[7]_0 [3]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [3]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_142_fu_296_reg[7]_1 [3]),
        .O(\p_lcssa49855025_load_reg_621_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_142_fu_296[4]_i_1 
       (.I0(\empty_142_fu_296_reg[7]_0 [4]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [4]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_142_fu_296_reg[7]_1 [4]),
        .O(\p_lcssa49855025_load_reg_621_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_142_fu_296[5]_i_1 
       (.I0(\empty_142_fu_296_reg[7]_0 [5]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [5]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_142_fu_296_reg[7]_1 [5]),
        .O(\p_lcssa49855025_load_reg_621_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_142_fu_296[6]_i_1 
       (.I0(\empty_142_fu_296_reg[7]_0 [6]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [6]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_142_fu_296_reg[7]_1 [6]),
        .O(\p_lcssa49855025_load_reg_621_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_142_fu_296[7]_i_1 
       (.I0(\empty_142_fu_296_reg[7]_0 [7]),
        .I1(ap_loop_init),
        .I2(\empty_142_fu_296_reg[7] [7]),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_142_fu_296_reg[7]_1 [7]),
        .O(\p_lcssa49855025_load_reg_621_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_143_fu_300[0]_i_1 
       (.I0(\empty_143_fu_300_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[0] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_143_fu_300_reg[7]_0 [0]),
        .O(\p_lcssa49865027_load_reg_626_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_143_fu_300[1]_i_1 
       (.I0(\empty_143_fu_300_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[1] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_143_fu_300_reg[7]_0 [1]),
        .O(\p_lcssa49865027_load_reg_626_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_143_fu_300[2]_i_1 
       (.I0(\empty_143_fu_300_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[2] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_143_fu_300_reg[7]_0 [2]),
        .O(\p_lcssa49865027_load_reg_626_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_143_fu_300[3]_i_1 
       (.I0(\empty_143_fu_300_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[3] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_143_fu_300_reg[7]_0 [3]),
        .O(\p_lcssa49865027_load_reg_626_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_143_fu_300[4]_i_1 
       (.I0(\empty_143_fu_300_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[4] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_143_fu_300_reg[7]_0 [4]),
        .O(\p_lcssa49865027_load_reg_626_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_143_fu_300[5]_i_1 
       (.I0(\empty_143_fu_300_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[5] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_143_fu_300_reg[7]_0 [5]),
        .O(\p_lcssa49865027_load_reg_626_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_143_fu_300[6]_i_1 
       (.I0(\empty_143_fu_300_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[6] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_143_fu_300_reg[7]_0 [6]),
        .O(\p_lcssa49865027_load_reg_626_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_143_fu_300[7]_i_1 
       (.I0(\empty_143_fu_300_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[7] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_143_fu_300_reg[7]_0 [7]),
        .O(\p_lcssa49865027_load_reg_626_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_144_fu_304[0]_i_1 
       (.I0(\empty_144_fu_304_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[0] ),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_144_fu_304_reg[7]_0 [0]),
        .O(\p_lcssa49885029_load_reg_631_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_144_fu_304[1]_i_1 
       (.I0(\empty_144_fu_304_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[1] ),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_144_fu_304_reg[7]_0 [1]),
        .O(\p_lcssa49885029_load_reg_631_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_144_fu_304[2]_i_1 
       (.I0(\empty_144_fu_304_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[2] ),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_144_fu_304_reg[7]_0 [2]),
        .O(\p_lcssa49885029_load_reg_631_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_144_fu_304[3]_i_1 
       (.I0(\empty_144_fu_304_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[3] ),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_144_fu_304_reg[7]_0 [3]),
        .O(\p_lcssa49885029_load_reg_631_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_144_fu_304[4]_i_1 
       (.I0(\empty_144_fu_304_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[4] ),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_144_fu_304_reg[7]_0 [4]),
        .O(\p_lcssa49885029_load_reg_631_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_144_fu_304[5]_i_1 
       (.I0(\empty_144_fu_304_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[5] ),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_144_fu_304_reg[7]_0 [5]),
        .O(\p_lcssa49885029_load_reg_631_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_144_fu_304[6]_i_1 
       (.I0(\empty_144_fu_304_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[6] ),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_144_fu_304_reg[7]_0 [6]),
        .O(\p_lcssa49885029_load_reg_631_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_144_fu_304[7]_i_1 
       (.I0(\empty_144_fu_304_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[7] ),
        .I3(\empty_138_fu_280_reg[7] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_144_fu_304_reg[7]_0 [7]),
        .O(\p_lcssa49885029_load_reg_631_reg[7] [7]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_145_fu_308[0]_i_1 
       (.I0(\empty_145_fu_308_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[0] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_145_fu_308_reg[7]_0 [0]),
        .O(\p_lcssa49895031_load_reg_636_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_145_fu_308[1]_i_1 
       (.I0(\empty_145_fu_308_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[1] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_145_fu_308_reg[7]_0 [1]),
        .O(\p_lcssa49895031_load_reg_636_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_145_fu_308[2]_i_1 
       (.I0(\empty_145_fu_308_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[2] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_145_fu_308_reg[7]_0 [2]),
        .O(\p_lcssa49895031_load_reg_636_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_145_fu_308[3]_i_1 
       (.I0(\empty_145_fu_308_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[3] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_145_fu_308_reg[7]_0 [3]),
        .O(\p_lcssa49895031_load_reg_636_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_145_fu_308[4]_i_1 
       (.I0(\empty_145_fu_308_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[4] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_145_fu_308_reg[7]_0 [4]),
        .O(\p_lcssa49895031_load_reg_636_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_145_fu_308[5]_i_1 
       (.I0(\empty_145_fu_308_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[5] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_145_fu_308_reg[7]_0 [5]),
        .O(\p_lcssa49895031_load_reg_636_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_145_fu_308[6]_i_1 
       (.I0(\empty_145_fu_308_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[6] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_145_fu_308_reg[7]_0 [6]),
        .O(\p_lcssa49895031_load_reg_636_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBBBBBB8888888)) 
    \empty_145_fu_308[7]_i_1 
       (.I0(\empty_145_fu_308_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(\empty_130_fu_248_reg[7] ),
        .I3(\empty_134_fu_264_reg[0] ),
        .I4(icmp_ln328_reg_3820),
        .I5(\empty_145_fu_308_reg[7]_0 [7]),
        .O(\p_lcssa49895031_load_reg_636_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hFFC4)) 
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_i_1
       (.I0(CO),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\cmp147_reg_3848_reg[0]_rep ),
        .I3(\ap_CS_fsm_reg[1]_0 [0]),
        .O(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_10 
       (.I0(\cmp147_reg_3848_reg[0]_1 [13]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[13]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_11 
       (.I0(\cmp147_reg_3848_reg[0]_1 [9]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[9]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_12 
       (.I0(\cmp147_reg_3848_reg[0]_1 [11]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_13 
       (.I0(\cmp147_reg_3848_reg[0]_1 [10]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[10]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_14 
       (.I0(\cmp147_reg_3848_reg[0]_1 [6]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[6]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_15 
       (.I0(\cmp147_reg_3848_reg[0]_1 [8]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_16 
       (.I0(\cmp147_reg_3848_reg[0]_1 [7]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_17 
       (.I0(\cmp147_reg_3848_reg[0]_1 [3]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_18 
       (.I0(\cmp147_reg_3848_reg[0]_1 [5]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_19 
       (.I0(\cmp147_reg_3848_reg[0]_1 [4]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[4]));
  LUT5 #(
    .INIT(32'h00903309)) 
    \icmp_ln318_reg_3816[0]_i_2 
       (.I0(\cmp147_reg_3848_reg[0]_1 [15]),
        .I1(\icmp_ln318_reg_3816_reg[0] [15]),
        .I2(\cmp147_reg_3848_reg[0]_1 [16]),
        .I3(ap_loop_init),
        .I4(\icmp_ln318_reg_3816_reg[0] [16]),
        .O(\icmp_ln318_reg_3816[0]_i_2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_20 
       (.I0(\cmp147_reg_3848_reg[0]_1 [2]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[2]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_21 
       (.I0(\cmp147_reg_3848_reg[0]_1 [1]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln318_reg_3816[0]_i_3 
       (.I0(ap_sig_allocacmp_z[12]),
        .I1(\icmp_ln318_reg_3816_reg[0] [12]),
        .I2(\icmp_ln318_reg_3816_reg[0] [14]),
        .I3(ap_sig_allocacmp_z[14]),
        .I4(\icmp_ln318_reg_3816_reg[0] [13]),
        .I5(ap_sig_allocacmp_z[13]),
        .O(\icmp_ln318_reg_3816[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln318_reg_3816[0]_i_4 
       (.I0(ap_sig_allocacmp_z[9]),
        .I1(\icmp_ln318_reg_3816_reg[0] [9]),
        .I2(\icmp_ln318_reg_3816_reg[0] [11]),
        .I3(ap_sig_allocacmp_z[11]),
        .I4(\icmp_ln318_reg_3816_reg[0] [10]),
        .I5(ap_sig_allocacmp_z[10]),
        .O(\icmp_ln318_reg_3816[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln318_reg_3816[0]_i_5 
       (.I0(ap_sig_allocacmp_z[6]),
        .I1(\icmp_ln318_reg_3816_reg[0] [6]),
        .I2(\icmp_ln318_reg_3816_reg[0] [8]),
        .I3(ap_sig_allocacmp_z[8]),
        .I4(\icmp_ln318_reg_3816_reg[0] [7]),
        .I5(ap_sig_allocacmp_z[7]),
        .O(\icmp_ln318_reg_3816[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln318_reg_3816[0]_i_6 
       (.I0(ap_sig_allocacmp_z[3]),
        .I1(\icmp_ln318_reg_3816_reg[0] [3]),
        .I2(\icmp_ln318_reg_3816_reg[0] [5]),
        .I3(ap_sig_allocacmp_z[5]),
        .I4(\icmp_ln318_reg_3816_reg[0] [4]),
        .I5(ap_sig_allocacmp_z[4]),
        .O(\icmp_ln318_reg_3816[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln318_reg_3816[0]_i_7 
       (.I0(ap_sig_allocacmp_z[0]),
        .I1(\icmp_ln318_reg_3816_reg[0] [0]),
        .I2(\icmp_ln318_reg_3816_reg[0] [2]),
        .I3(ap_sig_allocacmp_z[2]),
        .I4(\icmp_ln318_reg_3816_reg[0] [1]),
        .I5(ap_sig_allocacmp_z[1]),
        .O(\icmp_ln318_reg_3816[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_8 
       (.I0(\cmp147_reg_3848_reg[0]_1 [12]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[12]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln318_reg_3816[0]_i_9 
       (.I0(\cmp147_reg_3848_reg[0]_1 [14]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[14]));
  CARRY8 \icmp_ln318_reg_3816_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln318_reg_3816_reg[0]_i_1_CO_UNCONNECTED [7:6],CO,\icmp_ln318_reg_3816_reg[0]_i_1_n_8 ,\icmp_ln318_reg_3816_reg[0]_i_1_n_9 ,\icmp_ln318_reg_3816_reg[0]_i_1_n_10 ,\icmp_ln318_reg_3816_reg[0]_i_1_n_11 ,\icmp_ln318_reg_3816_reg[0]_i_1_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln318_reg_3816_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\icmp_ln318_reg_3816[0]_i_2_n_5 ,\icmp_ln318_reg_3816[0]_i_3_n_5 ,\icmp_ln318_reg_3816[0]_i_4_n_5 ,\icmp_ln318_reg_3816[0]_i_5_n_5 ,\icmp_ln318_reg_3816[0]_i_6_n_5 ,\icmp_ln318_reg_3816[0]_i_7_n_5 }));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln328_reg_3820[0]_i_10 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [4]),
        .I1(\cmp147_reg_3848_reg[0]_1 [4]),
        .I2(\cmp147_reg_3848_reg[0]_1 [5]),
        .I3(ap_loop_init),
        .I4(\icmp_ln328_reg_3820_reg[0]_i_3_0 [5]),
        .O(\icmp_ln328_reg_3820[0]_i_10_n_5 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln328_reg_3820[0]_i_11 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [2]),
        .I1(\cmp147_reg_3848_reg[0]_1 [2]),
        .I2(\cmp147_reg_3848_reg[0]_1 [3]),
        .I3(ap_loop_init),
        .I4(\icmp_ln328_reg_3820_reg[0]_i_3_0 [3]),
        .O(\icmp_ln328_reg_3820[0]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln328_reg_3820[0]_i_12 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [0]),
        .I1(\cmp147_reg_3848_reg[0]_1 [0]),
        .I2(\cmp147_reg_3848_reg[0]_1 [1]),
        .I3(ap_loop_init),
        .I4(\icmp_ln328_reg_3820_reg[0]_i_3_0 [1]),
        .O(\icmp_ln328_reg_3820[0]_i_12_n_5 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln328_reg_3820[0]_i_13 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [14]),
        .I1(\cmp147_reg_3848_reg[0]_1 [14]),
        .I2(\icmp_ln328_reg_3820_reg[0]_i_3_0 [15]),
        .I3(\cmp147_reg_3848_reg[0]_1 [15]),
        .I4(ap_loop_init),
        .O(\icmp_ln328_reg_3820[0]_i_13_n_5 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln328_reg_3820[0]_i_14 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [12]),
        .I1(\cmp147_reg_3848_reg[0]_1 [12]),
        .I2(\icmp_ln328_reg_3820_reg[0]_i_3_0 [13]),
        .I3(\cmp147_reg_3848_reg[0]_1 [13]),
        .I4(ap_loop_init),
        .O(\icmp_ln328_reg_3820[0]_i_14_n_5 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln328_reg_3820[0]_i_15 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [10]),
        .I1(\cmp147_reg_3848_reg[0]_1 [10]),
        .I2(\icmp_ln328_reg_3820_reg[0]_i_3_0 [11]),
        .I3(\cmp147_reg_3848_reg[0]_1 [11]),
        .I4(ap_loop_init),
        .O(\icmp_ln328_reg_3820[0]_i_15_n_5 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln328_reg_3820[0]_i_16 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [8]),
        .I1(\cmp147_reg_3848_reg[0]_1 [8]),
        .I2(\icmp_ln328_reg_3820_reg[0]_i_3_0 [9]),
        .I3(\cmp147_reg_3848_reg[0]_1 [9]),
        .I4(ap_loop_init),
        .O(\icmp_ln328_reg_3820[0]_i_16_n_5 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln328_reg_3820[0]_i_17 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [6]),
        .I1(\cmp147_reg_3848_reg[0]_1 [6]),
        .I2(\icmp_ln328_reg_3820_reg[0]_i_3_0 [7]),
        .I3(\cmp147_reg_3848_reg[0]_1 [7]),
        .I4(ap_loop_init),
        .O(\icmp_ln328_reg_3820[0]_i_17_n_5 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln328_reg_3820[0]_i_18 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [4]),
        .I1(\cmp147_reg_3848_reg[0]_1 [4]),
        .I2(\icmp_ln328_reg_3820_reg[0]_i_3_0 [5]),
        .I3(\cmp147_reg_3848_reg[0]_1 [5]),
        .I4(ap_loop_init),
        .O(\icmp_ln328_reg_3820[0]_i_18_n_5 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln328_reg_3820[0]_i_19 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [2]),
        .I1(\cmp147_reg_3848_reg[0]_1 [2]),
        .I2(\icmp_ln328_reg_3820_reg[0]_i_3_0 [3]),
        .I3(\cmp147_reg_3848_reg[0]_1 [3]),
        .I4(ap_loop_init),
        .O(\icmp_ln328_reg_3820[0]_i_19_n_5 ));
  LUT5 #(
    .INIT(32'h05059009)) 
    \icmp_ln328_reg_3820[0]_i_20 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [0]),
        .I1(\cmp147_reg_3848_reg[0]_1 [0]),
        .I2(\icmp_ln328_reg_3820_reg[0]_i_3_0 [1]),
        .I3(\cmp147_reg_3848_reg[0]_1 [1]),
        .I4(ap_loop_init),
        .O(\icmp_ln328_reg_3820[0]_i_20_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln328_reg_3820[0]_i_4 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [16]),
        .O(\icmp_ln328_reg_3820[0]_i_4_n_5 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln328_reg_3820[0]_i_5 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [14]),
        .I1(\cmp147_reg_3848_reg[0]_1 [14]),
        .I2(\cmp147_reg_3848_reg[0]_1 [15]),
        .I3(ap_loop_init),
        .I4(\icmp_ln328_reg_3820_reg[0]_i_3_0 [15]),
        .O(\icmp_ln328_reg_3820[0]_i_5_n_5 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln328_reg_3820[0]_i_6 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [12]),
        .I1(\cmp147_reg_3848_reg[0]_1 [12]),
        .I2(\cmp147_reg_3848_reg[0]_1 [13]),
        .I3(ap_loop_init),
        .I4(\icmp_ln328_reg_3820_reg[0]_i_3_0 [13]),
        .O(\icmp_ln328_reg_3820[0]_i_6_n_5 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln328_reg_3820[0]_i_7 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [10]),
        .I1(\cmp147_reg_3848_reg[0]_1 [10]),
        .I2(\cmp147_reg_3848_reg[0]_1 [11]),
        .I3(ap_loop_init),
        .I4(\icmp_ln328_reg_3820_reg[0]_i_3_0 [11]),
        .O(\icmp_ln328_reg_3820[0]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln328_reg_3820[0]_i_8 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [8]),
        .I1(\cmp147_reg_3848_reg[0]_1 [8]),
        .I2(\cmp147_reg_3848_reg[0]_1 [9]),
        .I3(ap_loop_init),
        .I4(\icmp_ln328_reg_3820_reg[0]_i_3_0 [9]),
        .O(\icmp_ln328_reg_3820[0]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'hFF2FAA02)) 
    \icmp_ln328_reg_3820[0]_i_9 
       (.I0(\icmp_ln328_reg_3820_reg[0]_i_3_0 [6]),
        .I1(\cmp147_reg_3848_reg[0]_1 [6]),
        .I2(\cmp147_reg_3848_reg[0]_1 [7]),
        .I3(ap_loop_init),
        .I4(\icmp_ln328_reg_3820_reg[0]_i_3_0 [7]),
        .O(\icmp_ln328_reg_3820[0]_i_9_n_5 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln328_reg_3820_reg[0]_i_2 
       (.CI(\icmp_ln328_reg_3820_reg[0]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln328_reg_3820_reg[0]_i_2_CO_UNCONNECTED [7:1],\x_fu_228_reg[16]_1 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_icmp_ln328_reg_3820_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\icmp_ln328_reg_3820[0]_i_4_n_5 }));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln328_reg_3820_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln328_reg_3820_reg[0]_i_3_n_5 ,\icmp_ln328_reg_3820_reg[0]_i_3_n_6 ,\icmp_ln328_reg_3820_reg[0]_i_3_n_7 ,\icmp_ln328_reg_3820_reg[0]_i_3_n_8 ,\icmp_ln328_reg_3820_reg[0]_i_3_n_9 ,\icmp_ln328_reg_3820_reg[0]_i_3_n_10 ,\icmp_ln328_reg_3820_reg[0]_i_3_n_11 ,\icmp_ln328_reg_3820_reg[0]_i_3_n_12 }),
        .DI({\icmp_ln328_reg_3820[0]_i_5_n_5 ,\icmp_ln328_reg_3820[0]_i_6_n_5 ,\icmp_ln328_reg_3820[0]_i_7_n_5 ,\icmp_ln328_reg_3820[0]_i_8_n_5 ,\icmp_ln328_reg_3820[0]_i_9_n_5 ,\icmp_ln328_reg_3820[0]_i_10_n_5 ,\icmp_ln328_reg_3820[0]_i_11_n_5 ,\icmp_ln328_reg_3820[0]_i_12_n_5 }),
        .O(\NLW_icmp_ln328_reg_3820_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\icmp_ln328_reg_3820[0]_i_13_n_5 ,\icmp_ln328_reg_3820[0]_i_14_n_5 ,\icmp_ln328_reg_3820[0]_i_15_n_5 ,\icmp_ln328_reg_3820[0]_i_16_n_5 ,\icmp_ln328_reg_3820[0]_i_17_n_5 ,\icmp_ln328_reg_3820[0]_i_18_n_5 ,\icmp_ln328_reg_3820[0]_i_19_n_5 ,\icmp_ln328_reg_3820[0]_i_20_n_5 }));
  LUT3 #(
    .INIT(8'h02)) 
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1 
       (.I0(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_2_n_5 ),
        .I1(\icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0 ),
        .I2(\icmp_ln439_reg_3872_pp0_iter7_reg_reg[0]__0_0 ),
        .O(icmp_ln439_fu_1006_p2));
  LUT6 #(
    .INIT(64'h0000000000009699)) 
    \icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_2 
       (.I0(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 [0]),
        .I1(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_1 ),
        .I2(ap_loop_init),
        .I3(\cmp147_reg_3848_reg[0]_1 [0]),
        .I4(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 [2]),
        .I5(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_1_0 [1]),
        .O(\icmp_ln439_reg_3872_pp0_iter6_reg_reg[0]_srl7_i_2_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_16
       (.I0(\cmp147_reg_3848_reg[0]_1 [16]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[16]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_17
       (.I0(\cmp147_reg_3848_reg[0]_1 [15]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[15]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_18
       (.I0(\cmp147_reg_3848_reg[0]_1 [14]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_18_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_19
       (.I0(\cmp147_reg_3848_reg[0]_1 [13]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_19_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_20
       (.I0(\cmp147_reg_3848_reg[0]_1 [12]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_20_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_21
       (.I0(\cmp147_reg_3848_reg[0]_1 [11]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_21_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_22
       (.I0(\cmp147_reg_3848_reg[0]_1 [10]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_22_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_23
       (.I0(\cmp147_reg_3848_reg[0]_1 [9]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_23_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_24
       (.I0(\cmp147_reg_3848_reg[0]_1 [0]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_25
       (.I0(\cmp147_reg_3848_reg[0]_1 [8]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_25_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_26
       (.I0(\cmp147_reg_3848_reg[0]_1 [7]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_26_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_27
       (.I0(\cmp147_reg_3848_reg[0]_1 [6]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_27_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_28
       (.I0(\cmp147_reg_3848_reg[0]_1 [5]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_28_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_29
       (.I0(\cmp147_reg_3848_reg[0]_1 [4]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_29_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_30
       (.I0(\cmp147_reg_3848_reg[0]_1 [3]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_30_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_31
       (.I0(\cmp147_reg_3848_reg[0]_1 [2]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_31_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_32
       (.I0(\cmp147_reg_3848_reg[0]_1 [1]),
        .I1(ap_loop_init),
        .O(ram_reg_bram_0_i_32_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_33
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .O(ap_loop_init));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_3__1
       (.CI(ram_reg_bram_0_i_4__1_n_5),
        .CI_TOP(1'b0),
        .CO({NLW_ram_reg_bram_0_i_3__1_CO_UNCONNECTED[7],ram_reg_bram_0_i_3__1_n_6,ram_reg_bram_0_i_3__1_n_7,ram_reg_bram_0_i_3__1_n_8,ram_reg_bram_0_i_3__1_n_9,ram_reg_bram_0_i_3__1_n_10,ram_reg_bram_0_i_3__1_n_11,ram_reg_bram_0_i_3__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\x_fu_228_reg[16]_0 ,\x_fu_228_reg[16] [11:9]}),
        .S({ap_sig_allocacmp_z[16:15],ram_reg_bram_0_i_18_n_5,ram_reg_bram_0_i_19_n_5,ram_reg_bram_0_i_20_n_5,ram_reg_bram_0_i_21_n_5,ram_reg_bram_0_i_22_n_5,ram_reg_bram_0_i_23_n_5}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 ram_reg_bram_0_i_4__1
       (.CI(ap_sig_allocacmp_z[0]),
        .CI_TOP(1'b0),
        .CO({ram_reg_bram_0_i_4__1_n_5,ram_reg_bram_0_i_4__1_n_6,ram_reg_bram_0_i_4__1_n_7,ram_reg_bram_0_i_4__1_n_8,ram_reg_bram_0_i_4__1_n_9,ram_reg_bram_0_i_4__1_n_10,ram_reg_bram_0_i_4__1_n_11,ram_reg_bram_0_i_4__1_n_12}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\x_fu_228_reg[16] [8:1]),
        .S({ram_reg_bram_0_i_25_n_5,ram_reg_bram_0_i_26_n_5,ram_reg_bram_0_i_27_n_5,ram_reg_bram_0_i_28_n_5,ram_reg_bram_0_i_29_n_5,ram_reg_bram_0_i_30_n_5,ram_reg_bram_0_i_31_n_5,ram_reg_bram_0_i_32_n_5}));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_5
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [0]),
        .O(\x_fu_228_reg[16] [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_1 
       (.I0(out_y_reg_671),
        .I1(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_n_20 ),
        .O(or_ln585_fu_1012_p2));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_10 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [11]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_10_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_11 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [10]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_11_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_12 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [9]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_12_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_13 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [8]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_13_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_14 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [7]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_14_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_15 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [6]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_15_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_16 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [5]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_16_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_17 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [4]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_17_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_18 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [3]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_18_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_19 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [2]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_19_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2 
       (.CI(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO(\NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_O_UNCONNECTED [7:1],\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_2_n_20 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_4_n_5 }));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_20 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [1]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_20_n_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_21 
       (.I0(\cmp147_reg_3848_reg[0]_1 [0]),
        .I1(ap_loop_init),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_21_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3 
       (.CI(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_5 ),
        .CI_TOP(1'b0),
        .CO({\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_6 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_7 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_8 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_9 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_10 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_11 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_n_12 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_3_O_UNCONNECTED [7:0]),
        .S({\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_6_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_7_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_8_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_9_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_10_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_11_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_12_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_13_n_5 }));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_4 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [16]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_4_n_5 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_6 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_7 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_8 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_9 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_10 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_11 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_n_12 }),
        .DI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .O(\NLW_tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_5_O_UNCONNECTED [7:0]),
        .S({\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_14_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_15_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_16_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_17_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_18_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_19_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_20_n_5 ,\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_21_n_5 }));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_6 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [15]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_6_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_7 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [14]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_7_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_8 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [13]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_8_n_5 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_9 
       (.I0(ap_loop_init),
        .I1(\cmp147_reg_3848_reg[0]_1 [12]),
        .O(\tmp_53_reg_3879_pp0_iter7_reg_reg[0]_srl8_i_9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h00D0)) 
    \x_fu_228[16]_i_1 
       (.I0(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I1(CO),
        .I2(ap_loop_init),
        .I3(\cmp147_reg_3848_reg[0]_rep ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \x_fu_228[16]_i_2 
       (.I0(CO),
        .I1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg),
        .I2(\cmp147_reg_3848_reg[0]_rep ),
        .O(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23
   (\eol_reg_155_reg[0] ,
    E,
    p_9_in,
    p_6_in,
    s_axis_video_TREADY_int_regslice__1,
    \axi_last_fu_88_reg[0] ,
    \ap_CS_fsm_reg[5] ,
    ap_loop_init_int_reg_0,
    SR,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg,
    D,
    ap_sig_allocacmp_j_3,
    ap_loop_init_int_reg_1,
    \icmp_ln166_reg_269_reg[0] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1,
    ap_rst_n_inv,
    ap_clk,
    \eol_reg_155_reg[0]_0 ,
    \eol_reg_155_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    \eol_reg_155_reg[0]_2 ,
    \data_p1_reg[0] ,
    Q,
    imgBayer_full_n,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
    \axi_last_fu_88_reg[0]_0 ,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg,
    \j_fu_80_reg[11] ,
    \icmp_ln166_reg_269[0]_i_2_0 ,
    icmp_ln163_fu_248_p2__22,
    pop__0);
  output \eol_reg_155_reg[0] ;
  output [0:0]E;
  output p_9_in;
  output p_6_in;
  output s_axis_video_TREADY_int_regslice__1;
  output \axi_last_fu_88_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [0:0]ap_loop_init_int_reg_0;
  output [0:0]SR;
  output [0:0]grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  output [1:0]D;
  output [11:0]ap_sig_allocacmp_j_3;
  output [0:0]ap_loop_init_int_reg_1;
  output \icmp_ln166_reg_269_reg[0] ;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1;
  input ap_rst_n_inv;
  input ap_clk;
  input \eol_reg_155_reg[0]_0 ;
  input \eol_reg_155_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input \eol_reg_155_reg[0]_2 ;
  input \data_p1_reg[0] ;
  input [2:0]Q;
  input imgBayer_full_n;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  input \axi_last_fu_88_reg[0]_0 ;
  input ap_rst_n;
  input [0:0]ap_enable_reg_pp0_iter1_reg;
  input [11:0]\j_fu_80_reg[11] ;
  input [11:0]\icmp_ln166_reg_269[0]_i_2_0 ;
  input icmp_ln163_fu_248_p2__22;
  input pop__0;

  wire [1:0]D;
  wire [0:0]E;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_condition_234__0;
  wire ap_done_cache;
  wire ap_done_cache_i_1__1_n_5;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__3_n_5;
  wire [0:0]ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [11:0]ap_sig_allocacmp_j_3;
  wire \axi_last_fu_88_reg[0] ;
  wire \axi_last_fu_88_reg[0]_0 ;
  wire \data_p1_reg[0] ;
  wire \eol_reg_155_reg[0] ;
  wire \eol_reg_155_reg[0]_0 ;
  wire \eol_reg_155_reg[0]_1 ;
  wire \eol_reg_155_reg[0]_2 ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg;
  wire [0:0]grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1;
  wire icmp_ln163_fu_248_p2__22;
  wire icmp_ln166_fu_195_p2;
  wire [11:0]\icmp_ln166_reg_269[0]_i_2_0 ;
  wire \icmp_ln166_reg_269[0]_i_3_n_5 ;
  wire \icmp_ln166_reg_269[0]_i_4_n_5 ;
  wire \icmp_ln166_reg_269[0]_i_5_n_5 ;
  wire \icmp_ln166_reg_269[0]_i_6_n_5 ;
  wire \icmp_ln166_reg_269[0]_i_7_n_5 ;
  wire \icmp_ln166_reg_269[0]_i_8_n_5 ;
  wire \icmp_ln166_reg_269_reg[0] ;
  wire imgBayer_full_n;
  wire \j_fu_80[11]_i_3_n_5 ;
  wire [11:0]\j_fu_80_reg[11] ;
  wire or_ln170_fu_207_p2__3;
  wire p_13_in;
  wire p_6_in;
  wire p_9_in;
  wire pop__0;
  wire s_axis_video_TREADY_int_regslice__1;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(Q[1]),
        .I1(imgBayer_full_n),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\eol_reg_155_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[5] ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    ack_in_t_i_2
       (.I0(\data_p1_reg[0] ),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(\axi_last_fu_88_reg[0] ),
        .O(s_axis_video_TREADY_int_regslice__1));
  LUT6 #(
    .INIT(64'h4444FF4F44444444)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(icmp_ln163_fu_248_p2__22),
        .I1(Q[0]),
        .I2(ap_done_cache),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(p_13_in),
        .I5(Q[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(Q[1]),
        .I1(p_13_in),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[6]_i_2 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(icmp_ln166_fu_195_p2),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    ap_done_cache_i_1__1
       (.I0(p_13_in),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_done_cache),
        .O(ap_done_cache_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__1_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hF2020000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(icmp_ln166_fu_195_p2),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_rst_n),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFD5DD)) 
    ap_loop_init_int_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(p_13_in),
        .O(ap_loop_init_int_i_1__3_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__3_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    \axi_data_fu_84[7]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(\axi_last_fu_88_reg[0] ),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'h202A202A20202A2A)) 
    \axi_data_fu_84[7]_i_3 
       (.I0(\j_fu_80[11]_i_3_n_5 ),
        .I1(\eol_reg_155_reg[0]_1 ),
        .I2(ap_condition_234__0),
        .I3(\axi_last_fu_88_reg[0]_0 ),
        .I4(\eol_reg_155_reg[0]_0 ),
        .I5(ap_loop_init),
        .O(\axi_last_fu_88_reg[0] ));
  LUT6 #(
    .INIT(64'hA0AAA0AAACACA0AA)) 
    \eol_reg_155[0]_i_1 
       (.I0(\eol_reg_155_reg[0]_0 ),
        .I1(\eol_reg_155_reg[0]_1 ),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_loop_init),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\eol_reg_155_reg[0]_2 ),
        .O(\eol_reg_155_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \eol_reg_155[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .O(ap_loop_init));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hA2A2FFA2)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(icmp_ln166_fu_195_p2),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(Q[0]),
        .I4(icmp_ln163_fu_248_p2__22),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \icmp_ln166_reg_269[0]_i_1 
       (.I0(icmp_ln166_fu_195_p2),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\eol_reg_155_reg[0]_2 ),
        .O(\icmp_ln166_reg_269_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \icmp_ln166_reg_269[0]_i_2 
       (.I0(\icmp_ln166_reg_269[0]_i_3_n_5 ),
        .I1(\icmp_ln166_reg_269[0]_i_4_n_5 ),
        .I2(\icmp_ln166_reg_269[0]_i_5_n_5 ),
        .I3(\icmp_ln166_reg_269[0]_i_6_n_5 ),
        .I4(\icmp_ln166_reg_269[0]_i_7_n_5 ),
        .I5(\icmp_ln166_reg_269[0]_i_8_n_5 ),
        .O(icmp_ln166_fu_195_p2));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln166_reg_269[0]_i_3 
       (.I0(\j_fu_80_reg[11] [5]),
        .I1(\icmp_ln166_reg_269[0]_i_2_0 [5]),
        .I2(\j_fu_80_reg[11] [2]),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln166_reg_269[0]_i_2_0 [2]),
        .O(\icmp_ln166_reg_269[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln166_reg_269[0]_i_4 
       (.I0(\j_fu_80_reg[11] [1]),
        .I1(\icmp_ln166_reg_269[0]_i_2_0 [1]),
        .I2(\j_fu_80_reg[11] [0]),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln166_reg_269[0]_i_2_0 [0]),
        .O(\icmp_ln166_reg_269[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln166_reg_269[0]_i_5 
       (.I0(\j_fu_80_reg[11] [4]),
        .I1(\icmp_ln166_reg_269[0]_i_2_0 [4]),
        .I2(\j_fu_80_reg[11] [3]),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln166_reg_269[0]_i_2_0 [3]),
        .O(\icmp_ln166_reg_269[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln166_reg_269[0]_i_6 
       (.I0(\j_fu_80_reg[11] [11]),
        .I1(\icmp_ln166_reg_269[0]_i_2_0 [11]),
        .I2(\j_fu_80_reg[11] [8]),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln166_reg_269[0]_i_2_0 [8]),
        .O(\icmp_ln166_reg_269[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln166_reg_269[0]_i_7 
       (.I0(\j_fu_80_reg[11] [7]),
        .I1(\icmp_ln166_reg_269[0]_i_2_0 [7]),
        .I2(\j_fu_80_reg[11] [6]),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln166_reg_269[0]_i_2_0 [6]),
        .O(\icmp_ln166_reg_269[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln166_reg_269[0]_i_8 
       (.I0(\j_fu_80_reg[11] [10]),
        .I1(\icmp_ln166_reg_269[0]_i_2_0 [10]),
        .I2(\j_fu_80_reg[11] [9]),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln166_reg_269[0]_i_2_0 [9]),
        .O(\icmp_ln166_reg_269[0]_i_8_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry__0_i_1
       (.I0(\j_fu_80_reg[11] [11]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry__0_i_2
       (.I0(\j_fu_80_reg[11] [10]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry__0_i_3
       (.I0(\j_fu_80_reg[11] [9]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry_i_1
       (.I0(\j_fu_80_reg[11] [0]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry_i_2
       (.I0(\j_fu_80_reg[11] [8]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry_i_3
       (.I0(\j_fu_80_reg[11] [7]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry_i_4
       (.I0(\j_fu_80_reg[11] [6]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry_i_5
       (.I0(\j_fu_80_reg[11] [5]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[5]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry_i_6
       (.I0(\j_fu_80_reg[11] [4]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry_i_7
       (.I0(\j_fu_80_reg[11] [3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry_i_8
       (.I0(\j_fu_80_reg[11] [2]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_4_fu_201_p2_carry_i_9
       (.I0(\j_fu_80_reg[11] [1]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_3[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_80[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I2(\j_fu_80_reg[11] [0]),
        .O(ap_loop_init_int_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \j_fu_80[11]_i_1 
       (.I0(\j_fu_80[11]_i_3_n_5 ),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_80[11]_i_2 
       (.I0(\j_fu_80[11]_i_3_n_5 ),
        .I1(ap_block_pp0_stage0_11001__0),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_80[11]_i_3 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I1(icmp_ln166_fu_195_p2),
        .O(\j_fu_80[11]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100010)) 
    \j_fu_80[11]_i_4 
       (.I0(or_ln170_fu_207_p2__3),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg),
        .I3(icmp_ln166_fu_195_p2),
        .I4(imgBayer_full_n),
        .I5(ap_condition_234__0),
        .O(ap_block_pp0_stage0_11001__0));
  LUT6 #(
    .INIT(64'hE4E4FFE4E4E400E4)) 
    \j_fu_80[11]_i_5 
       (.I0(ap_loop_init),
        .I1(\eol_reg_155_reg[0]_0 ),
        .I2(\axi_last_fu_88_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\eol_reg_155_reg[0]_2 ),
        .I5(\eol_reg_155_reg[0]_1 ),
        .O(or_ln170_fu_207_p2__3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_80[11]_i_6 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\eol_reg_155_reg[0]_2 ),
        .O(ap_condition_234__0));
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[2]_i_1__3 
       (.I0(p_9_in),
        .I1(p_6_in),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \mOutPtr[2]_i_3__4 
       (.I0(Q[1]),
        .I1(imgBayer_full_n),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\eol_reg_155_reg[0]_2 ),
        .I5(pop__0),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'hFFFFF7FF00000000)) 
    \mOutPtr[2]_i_4 
       (.I0(Q[1]),
        .I1(imgBayer_full_n),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\eol_reg_155_reg[0]_2 ),
        .I5(pop__0),
        .O(p_6_in));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_24
   (E,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    D,
    \ap_CS_fsm_reg[1] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q,
    sof_reg_79,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
    axi_data_2_fu_781__0,
    \d_read_reg_22_reg[0] );
  output [0:0]E;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  output [1:0]D;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [0:0]Q;
  input sof_reg_79;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  input axi_data_2_fu_781__0;
  input [2:0]\d_read_reg_22_reg[0] ;

  wire [1:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__4_n_5;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__2_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_2_fu_781__0;
  wire [2:0]\d_read_reg_22_reg[0] ;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg;
  wire [0:0]grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire sof_reg_79;

  LUT6 #(
    .INIT(64'hFFFFFFFF8ADF0000)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(sof_reg_79),
        .I3(ap_done_cache),
        .I4(\d_read_reg_22_reg[0] [1]),
        .I5(\d_read_reg_22_reg[0] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h08AA0800)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(\d_read_reg_22_reg[0] [1]),
        .I1(sof_reg_79),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I4(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ap_done_cache_i_1__4
       (.I0(sof_reg_79),
        .I1(ap_loop_init_int),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__4_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h77F5FF55)) 
    ap_loop_init_int_i_1__2
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(sof_reg_79),
        .I3(ap_loop_init_int),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .O(ap_loop_init_int_i_1__2_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__2_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEFAAAAAAAAAAAAAA)) 
    \axi_data_2_fu_78[7]_i_1 
       (.I0(axi_data_2_fu_781__0),
        .I1(ap_loop_init_int),
        .I2(sof_reg_79),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I4(Q),
        .I5(\d_read_reg_22_reg[0] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'hFF75FF00FF20FF00)) 
    \d_read_reg_22[11]_i_1 
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(sof_reg_79),
        .I3(\d_read_reg_22_reg[0] [2]),
        .I4(\d_read_reg_22_reg[0] [1]),
        .I5(ap_done_cache),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg));
  LUT4 #(
    .INIT(16'hEAEE)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_i_1
       (.I0(\d_read_reg_22_reg[0] [0]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(sof_reg_79),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hA200)) 
    \sof_reg_79[0]_i_1 
       (.I0(Q),
        .I1(sof_reg_79),
        .I2(ap_loop_init_int),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_25
   (ap_loop_init_int_reg_0,
    \ap_CS_fsm_reg[5] ,
    axi_data_2_fu_781__0,
    D,
    \data_p1_reg[0] ,
    \select_ln188_reg_380_reg[0] ,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg,
    ap_rst_n_inv,
    ap_clk,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
    Q,
    ap_loop_init_int_reg_1,
    eol_1_reg_110,
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
    ap_rst_n,
    s_axis_video_TLAST_int_regslice,
    select_ln188_reg_380,
    axi_last_4_loc_fu_86);
  output ap_loop_init_int_reg_0;
  output \ap_CS_fsm_reg[5] ;
  output axi_data_2_fu_781__0;
  output [1:0]D;
  output \data_p1_reg[0] ;
  output \select_ln188_reg_380_reg[0] ;
  output grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  input [3:0]Q;
  input [0:0]ap_loop_init_int_reg_1;
  input eol_1_reg_110;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  input grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  input ap_rst_n;
  input s_axis_video_TLAST_int_regslice;
  input select_ln188_reg_380;
  input axi_last_4_loc_fu_86;

  wire [1:0]D;
  wire [3:0]Q;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__5_n_5;
  wire ap_loop_init_int_i_1__4_n_5;
  wire ap_loop_init_int_reg_0;
  wire [0:0]ap_loop_init_int_reg_1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_data_2_fu_781__0;
  wire axi_last_4_loc_fu_86;
  wire axi_last_4_loc_fu_860;
  wire \data_p1_reg[0] ;
  wire eol_1_reg_110;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY;
  wire grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out;
  wire p_3_in;
  wire s_axis_video_TLAST_int_regslice;
  wire select_ln188_reg_380;
  wire \select_ln188_reg_380_reg[0] ;

  LUT5 #(
    .INIT(32'hAAAA0C00)) 
    ack_in_t_i_3
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h0020A020)) 
    ack_in_t_i_4
       (.I0(ap_loop_init_int_reg_1),
        .I1(eol_1_reg_110),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFF0D00)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(p_3_in),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h8A88)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(Q[3]),
        .I1(p_3_in),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(ap_done_cache),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(eol_1_reg_110),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .O(p_3_in));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    ap_done_cache_i_1__5
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I1(ap_loop_init_int_reg_0),
        .I2(eol_1_reg_110),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1__5_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__5_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFF7FF5F5FF7F5555)) 
    ap_loop_init_int_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int_reg_1),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I4(ap_loop_init_int_reg_0),
        .I5(eol_1_reg_110),
        .O(ap_loop_init_int_i_1__4_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__4_n_5),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF020A02000000000)) 
    \axi_data_2_fu_78[7]_i_3 
       (.I0(ap_loop_init_int_reg_1),
        .I1(eol_1_reg_110),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I5(Q[3]),
        .O(axi_data_2_fu_781__0));
  LUT6 #(
    .INIT(64'hBF80FFFFBF800000)) 
    \axi_last_4_loc_fu_86[0]_i_1 
       (.I0(select_ln188_reg_380),
        .I1(ap_loop_init_int_reg_0),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I3(eol_1_reg_110),
        .I4(axi_last_4_loc_fu_860),
        .I5(axi_last_4_loc_fu_86),
        .O(\select_ln188_reg_380_reg[0] ));
  LUT5 #(
    .INIT(32'h80888000)) 
    \axi_last_4_loc_fu_86[0]_i_2 
       (.I0(Q[3]),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I2(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I3(ap_loop_init_int_reg_0),
        .I4(eol_1_reg_110),
        .O(axi_last_4_loc_fu_860));
  LUT6 #(
    .INIT(64'hF0F0F8F0B8F0F8F0)) 
    \axi_last_4_reg_99[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(ap_loop_init_int_reg_1),
        .I2(eol_1_reg_110),
        .I3(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .O(\data_p1_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF202A)) 
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_i_1
       (.I0(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg),
        .I1(grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out),
        .I2(ap_loop_init_int_reg_0),
        .I3(eol_1_reg_110),
        .I4(Q[2]),
        .O(grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3
   (empty_n_reg,
    \sof_2_reg_134_reg[0] ,
    ap_block_pp0_stage0_subdone,
    ap_done_cache_reg_0,
    E,
    SR,
    icmp_ln230_fu_154_p2,
    \j_fu_76_reg[11] ,
    axi_last_fu_170_p2,
    D,
    S,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_clk,
    MultiPixStream2AXIvideo_U0_ap_start,
    Q,
    \sof_2_reg_134_reg[0]_0 ,
    and_ln228_reg_207,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
    \sof_2_reg_134_reg[0]_1 ,
    ap_enable_reg_pp0_iter1,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
    ap_loop_exit_ready_pp0_iter1_reg,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1,
    ap_done_reg1,
    ap_rst_n,
    m_axis_video_TREADY_int_regslice,
    imgUnzip_empty_n,
    \icmp_ln230_reg_193_reg[0] ,
    \icmp_ln230_reg_193_reg[0]_0 ,
    \axi_last_reg_197_reg[0] );
  output empty_n_reg;
  output \sof_2_reg_134_reg[0] ;
  output ap_block_pp0_stage0_subdone;
  output [1:0]ap_done_cache_reg_0;
  output [0:0]E;
  output [0:0]SR;
  output icmp_ln230_fu_154_p2;
  output [9:0]\j_fu_76_reg[11] ;
  output axi_last_fu_170_p2;
  output [0:0]D;
  output [1:0]S;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  output grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input [1:0]Q;
  input \sof_2_reg_134_reg[0]_0 ;
  input and_ln228_reg_207;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  input \sof_2_reg_134_reg[0]_1 ;
  input ap_enable_reg_pp0_iter1;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1;
  input ap_done_reg1;
  input ap_rst_n;
  input m_axis_video_TREADY_int_regslice;
  input imgUnzip_empty_n;
  input [11:0]\icmp_ln230_reg_193_reg[0] ;
  input [11:0]\icmp_ln230_reg_193_reg[0]_0 ;
  input [12:0]\axi_last_reg_197_reg[0] ;

  wire [0:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire and_ln228_reg_207;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__3_n_5;
  wire [1:0]ap_done_cache_reg_0;
  wire ap_done_reg1;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__6_n_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [5:2]ap_sig_allocacmp_j_1;
  wire axi_last_fu_170_p2;
  wire \axi_last_reg_197[0]_i_2_n_5 ;
  wire \axi_last_reg_197[0]_i_3_n_5 ;
  wire \axi_last_reg_197[0]_i_4_n_5 ;
  wire \axi_last_reg_197[0]_i_5_n_5 ;
  wire \axi_last_reg_197[0]_i_6_n_5 ;
  wire \axi_last_reg_197[0]_i_7_n_5 ;
  wire [12:0]\axi_last_reg_197_reg[0] ;
  wire empty_n_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0;
  wire [0:0]grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire icmp_ln230_fu_154_p2;
  wire \icmp_ln230_reg_193[0]_i_5_n_5 ;
  wire \icmp_ln230_reg_193[0]_i_6_n_5 ;
  wire \icmp_ln230_reg_193[0]_i_7_n_5 ;
  wire \icmp_ln230_reg_193[0]_i_8_n_5 ;
  wire \icmp_ln230_reg_193[0]_i_9_n_5 ;
  wire [11:0]\icmp_ln230_reg_193_reg[0] ;
  wire [11:0]\icmp_ln230_reg_193_reg[0]_0 ;
  wire imgUnzip_empty_n;
  wire j_fu_760__0;
  wire [9:0]\j_fu_76_reg[11] ;
  wire m_axis_video_TREADY_int_regslice;
  wire \sof_2_reg_134_reg[0] ;
  wire \sof_2_reg_134_reg[0]_0 ;
  wire \sof_2_reg_134_reg[0]_1 ;

  LUT6 #(
    .INIT(64'hFFFFF200F200F200)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(ap_done_cache),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_done_reg1),
        .I3(Q[1]),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(Q[0]),
        .O(ap_done_cache_reg_0[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0DDD0000)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_done_cache),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1),
        .O(ap_done_cache_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    ap_done_cache_i_1__3
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_loop_exit_ready_pp0_iter1_reg),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__3_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__3_n_5),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hB380)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__2
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(icmp_ln230_fu_154_p2),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hFFDD5DDD)) 
    ap_loop_init_int_i_1__6
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(ap_loop_init_int_i_1__6_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__6_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_last_reg_197[0]_i_1 
       (.I0(\axi_last_reg_197_reg[0] [12]),
        .I1(\axi_last_reg_197[0]_i_2_n_5 ),
        .I2(\axi_last_reg_197[0]_i_3_n_5 ),
        .I3(\axi_last_reg_197[0]_i_4_n_5 ),
        .I4(\axi_last_reg_197[0]_i_5_n_5 ),
        .I5(\axi_last_reg_197[0]_i_6_n_5 ),
        .O(axi_last_fu_170_p2));
  LUT6 #(
    .INIT(64'hFAFA6FF66FF66FF6)) 
    \axi_last_reg_197[0]_i_2 
       (.I0(\axi_last_reg_197_reg[0] [10]),
        .I1(\icmp_ln230_reg_193_reg[0]_0 [10]),
        .I2(\axi_last_reg_197_reg[0] [9]),
        .I3(\icmp_ln230_reg_193_reg[0]_0 [9]),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\axi_last_reg_197[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFAFA6FF66FF66FF6)) 
    \axi_last_reg_197[0]_i_3 
       (.I0(\axi_last_reg_197_reg[0] [7]),
        .I1(\icmp_ln230_reg_193_reg[0]_0 [7]),
        .I2(\axi_last_reg_197_reg[0] [6]),
        .I3(\icmp_ln230_reg_193_reg[0]_0 [6]),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\axi_last_reg_197[0]_i_3_n_5 ));
  LUT6 #(
    .INIT(64'hFAFA6FF66FF66FF6)) 
    \axi_last_reg_197[0]_i_4 
       (.I0(\axi_last_reg_197_reg[0] [11]),
        .I1(\icmp_ln230_reg_193_reg[0]_0 [11]),
        .I2(\axi_last_reg_197_reg[0] [8]),
        .I3(\icmp_ln230_reg_193_reg[0]_0 [8]),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\axi_last_reg_197[0]_i_4_n_5 ));
  LUT6 #(
    .INIT(64'hFAFA6FF66FF66FF6)) 
    \axi_last_reg_197[0]_i_5 
       (.I0(\axi_last_reg_197_reg[0] [5]),
        .I1(\icmp_ln230_reg_193_reg[0]_0 [5]),
        .I2(\axi_last_reg_197_reg[0] [2]),
        .I3(\icmp_ln230_reg_193_reg[0]_0 [2]),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\axi_last_reg_197[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFF5B4)) 
    \axi_last_reg_197[0]_i_6 
       (.I0(ap_loop_init),
        .I1(\icmp_ln230_reg_193_reg[0]_0 [0]),
        .I2(\axi_last_reg_197_reg[0] [0]),
        .I3(\icmp_ln230_reg_193_reg[0]_0 [1]),
        .I4(\axi_last_reg_197_reg[0] [1]),
        .I5(\axi_last_reg_197[0]_i_7_n_5 ),
        .O(\axi_last_reg_197[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFAFA6FF66FF66FF6)) 
    \axi_last_reg_197[0]_i_7 
       (.I0(\axi_last_reg_197_reg[0] [4]),
        .I1(\icmp_ln230_reg_193_reg[0]_0 [4]),
        .I2(\axi_last_reg_197_reg[0] [3]),
        .I3(\icmp_ln230_reg_193_reg[0]_0 [3]),
        .I4(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I5(ap_loop_init_int),
        .O(\axi_last_reg_197[0]_i_7_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_i_1
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(icmp_ln230_fu_154_p2),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1),
        .O(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0));
  LUT5 #(
    .INIT(32'hFDDDDDDD)) 
    \icmp_ln230_reg_193[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\sof_2_reg_134_reg[0]_1 ),
        .I2(imgUnzip_empty_n),
        .I3(Q[1]),
        .I4(m_axis_video_TREADY_int_regslice),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h0000000000009009)) 
    \icmp_ln230_reg_193[0]_i_2 
       (.I0(ap_sig_allocacmp_j_1[5]),
        .I1(\icmp_ln230_reg_193_reg[0] [5]),
        .I2(ap_sig_allocacmp_j_1[2]),
        .I3(\icmp_ln230_reg_193_reg[0] [2]),
        .I4(\icmp_ln230_reg_193[0]_i_5_n_5 ),
        .I5(\icmp_ln230_reg_193[0]_i_6_n_5 ),
        .O(icmp_ln230_fu_154_p2));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln230_reg_193[0]_i_3 
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [5]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_1[5]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \icmp_ln230_reg_193[0]_i_4 
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [2]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(ap_sig_allocacmp_j_1[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \icmp_ln230_reg_193[0]_i_5 
       (.I0(\icmp_ln230_reg_193_reg[0] [0]),
        .I1(ap_loop_init),
        .I2(\icmp_ln230_reg_193_reg[0]_0 [0]),
        .I3(\icmp_ln230_reg_193_reg[0] [1]),
        .I4(\icmp_ln230_reg_193_reg[0]_0 [1]),
        .I5(\icmp_ln230_reg_193[0]_i_7_n_5 ),
        .O(\icmp_ln230_reg_193[0]_i_5_n_5 ));
  LUT6 #(
    .INIT(64'hFBFEEFEFFFFFEBEE)) 
    \icmp_ln230_reg_193[0]_i_6 
       (.I0(\icmp_ln230_reg_193[0]_i_8_n_5 ),
        .I1(\icmp_ln230_reg_193_reg[0] [8]),
        .I2(ap_loop_init),
        .I3(\icmp_ln230_reg_193_reg[0]_0 [8]),
        .I4(\icmp_ln230_reg_193_reg[0] [11]),
        .I5(\icmp_ln230_reg_193_reg[0]_0 [11]),
        .O(\icmp_ln230_reg_193[0]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln230_reg_193[0]_i_7 
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [4]),
        .I1(\icmp_ln230_reg_193_reg[0] [4]),
        .I2(\icmp_ln230_reg_193_reg[0]_0 [3]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln230_reg_193_reg[0] [3]),
        .O(\icmp_ln230_reg_193[0]_i_7_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \icmp_ln230_reg_193[0]_i_8 
       (.I0(\icmp_ln230_reg_193_reg[0] [6]),
        .I1(ap_loop_init),
        .I2(\icmp_ln230_reg_193_reg[0]_0 [6]),
        .I3(\icmp_ln230_reg_193_reg[0] [7]),
        .I4(\icmp_ln230_reg_193_reg[0]_0 [7]),
        .I5(\icmp_ln230_reg_193[0]_i_9_n_5 ),
        .O(\icmp_ln230_reg_193[0]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFF6F6F6FCCF6F6F6)) 
    \icmp_ln230_reg_193[0]_i_9 
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [10]),
        .I1(\icmp_ln230_reg_193_reg[0] [10]),
        .I2(\icmp_ln230_reg_193_reg[0]_0 [9]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(\icmp_ln230_reg_193_reg[0] [9]),
        .O(\icmp_ln230_reg_193[0]_i_9_n_5 ));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry__0_i_1
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [11]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_76_reg[11] [9]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry__0_i_2
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [10]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_76_reg[11] [8]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry__0_i_3
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [9]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_76_reg[11] [7]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry_i_1
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [0]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_76_reg[11] [0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry_i_2
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [8]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_76_reg[11] [6]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry_i_3
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [7]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_76_reg[11] [5]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry_i_4
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [6]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_76_reg[11] [4]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry_i_5
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [5]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry_i_6
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [4]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_76_reg[11] [3]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry_i_7
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [3]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_76_reg[11] [2]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry_i_8
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [2]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    j_2_fu_160_p2_carry_i_9
       (.I0(\icmp_ln230_reg_193_reg[0]_0 [1]),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(\j_fu_76_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_76[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(\icmp_ln230_reg_193_reg[0]_0 [0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \j_fu_76[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(j_fu_760__0),
        .O(SR));
  LUT6 #(
    .INIT(64'hFF80FFFF00000000)) 
    \j_fu_76[11]_i_2 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(Q[1]),
        .I2(imgUnzip_empty_n),
        .I3(\sof_2_reg_134_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(j_fu_760__0),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    \j_fu_76[11]_i_3 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I1(icmp_ln230_fu_154_p2),
        .O(j_fu_760__0));
  LUT6 #(
    .INIT(64'hE200E2E2AAAAAAAA)) 
    \sof_2_reg_134[0]_i_1 
       (.I0(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .I1(ap_loop_init),
        .I2(\sof_2_reg_134_reg[0]_0 ),
        .I3(\sof_2_reg_134_reg[0]_1 ),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\sof_2_reg_134_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sof_2_reg_134[0]_i_2 
       (.I0(ap_loop_init_int),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .O(ap_loop_init));
  LUT5 #(
    .INIT(32'hFFF800F8)) 
    \sof_reg_88[0]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q[0]),
        .I2(\sof_2_reg_134_reg[0]_0 ),
        .I3(ap_NS_fsm1),
        .I4(and_ln228_reg_207),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \sof_reg_88[0]_i_2 
       (.I0(ap_done_cache),
        .I1(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .O(ap_NS_fsm1));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8
   (\cmp161_i_reg_2178_reg[0] ,
    E,
    ap_loop_init,
    ap_enable_reg_pp0_iter1_reg,
    D,
    \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] ,
    \p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] ,
    \cmp161_i_reg_2178_reg[0]_0 ,
    \cmp161_i_reg_2178_reg[0]_1 ,
    \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] ,
    \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] ,
    \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] ,
    \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] ,
    \cmp161_i_reg_2178_reg[0]_2 ,
    \icmp_ln643_reg_2162_reg[0] ,
    S,
    DI,
    and_ln833_fu_904_p2,
    address1,
    icmp_ln633_fu_842_p2,
    icmp_ln772_fu_892_p2,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2,
    SR,
    \x_fu_222_reg[10] ,
    ap_done_cache_reg_0,
    ap_clk,
    \cmp161_i_reg_2178_reg[0]_3 ,
    ap_block_pp0_stage0_11001__0,
    \p_0_0_0948_21422_i_fu_282_reg[0] ,
    ap_enable_reg_pp0_iter1,
    icmp_ln643_reg_2162,
    ap_rst_n,
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
    ap_loop_exit_ready_pp0_iter2_reg,
    \ap_CS_fsm_reg[1] ,
    Q,
    \p_0_0_0950_114791490_i_fu_238_reg[7] ,
    q1,
    \p_0_0_0948_114831494_i_fu_246_reg[7] ,
    \p_0_0_0948_21422_i_fu_282_reg[0]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[7] ,
    \p_0_0_0948_21422_i_fu_282_reg[7]_0 ,
    \p_0_0_0948_21422_i_fu_282_reg[1] ,
    \p_0_0_0948_21422_i_fu_282_reg[2] ,
    \p_0_0_0948_21422_i_fu_282_reg[3] ,
    \p_0_0_0948_21422_i_fu_282_reg[4] ,
    \p_0_0_0948_21422_i_fu_282_reg[5] ,
    \p_0_0_0948_21422_i_fu_282_reg[6] ,
    \p_0_0_0948_21422_i_fu_282_reg[7]_1 ,
    \p_0_0_0950_21416_i_fu_274_reg[0] ,
    \p_0_0_0950_21416_i_fu_274_reg[7] ,
    \p_0_0_0950_21416_i_fu_274_reg[7]_0 ,
    \p_0_0_0950_21416_i_fu_274_reg[1] ,
    \p_0_0_0950_21416_i_fu_274_reg[2] ,
    \p_0_0_0950_21416_i_fu_274_reg[3] ,
    \p_0_0_0950_21416_i_fu_274_reg[4] ,
    \p_0_0_0950_21416_i_fu_274_reg[5] ,
    \p_0_0_0950_21416_i_fu_274_reg[6] ,
    \p_0_0_0950_21416_i_fu_274_reg[7]_1 ,
    \p_0_2_0_0_09161489_i_fu_234_reg[7] ,
    lineBuffer_1_q1,
    \p_0_0_0_0_09141485_i_fu_226_reg[7] ,
    \p_0_1_0_0_09151487_i_fu_230_reg[7] ,
    \p_0_0_0949_114811492_i_fu_242_reg[7] ,
    \p_0_0_0949_21419_i_fu_278_reg[0] ,
    \p_0_0_0949_21419_i_fu_278_reg[7] ,
    \p_0_0_0949_21419_i_fu_278_reg[7]_0 ,
    \p_0_0_0949_21419_i_fu_278_reg[1] ,
    \p_0_0_0949_21419_i_fu_278_reg[2] ,
    \p_0_0_0949_21419_i_fu_278_reg[3] ,
    \p_0_0_0949_21419_i_fu_278_reg[4] ,
    \p_0_0_0949_21419_i_fu_278_reg[5] ,
    \p_0_0_0949_21419_i_fu_278_reg[6] ,
    \p_0_0_0949_21419_i_fu_278_reg[7]_1 ,
    \icmp_ln643_reg_2162_reg[0]_0 ,
    ram_reg_bram_2,
    cmp203_i_reg_550,
    \x_fu_222[11]_i_3_0 ,
    \icmp_ln772_reg_2197_reg[0] ,
    \icmp_ln772_reg_2197_reg[0]_0 ,
    x_phase_reg_451);
  output \cmp161_i_reg_2178_reg[0] ;
  output [0:0]E;
  output ap_loop_init;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [1:0]D;
  output [7:0]\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] ;
  output [7:0]\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] ;
  output [7:0]\cmp161_i_reg_2178_reg[0]_0 ;
  output [7:0]\cmp161_i_reg_2178_reg[0]_1 ;
  output [7:0]\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] ;
  output [7:0]\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] ;
  output [7:0]\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] ;
  output [7:0]\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] ;
  output [7:0]\cmp161_i_reg_2178_reg[0]_2 ;
  output \icmp_ln643_reg_2162_reg[0] ;
  output [5:0]S;
  output [5:0]DI;
  output and_ln833_fu_904_p2;
  output [11:0]address1;
  output icmp_ln633_fu_842_p2;
  output icmp_ln772_fu_892_p2;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready;
  output grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1;
  output [0:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2;
  output [0:0]SR;
  output \x_fu_222_reg[10] ;
  input ap_done_cache_reg_0;
  input ap_clk;
  input \cmp161_i_reg_2178_reg[0]_3 ;
  input ap_block_pp0_stage0_11001__0;
  input \p_0_0_0948_21422_i_fu_282_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln643_reg_2162;
  input ap_rst_n;
  input grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  input ap_loop_exit_ready_pp0_iter2_reg;
  input [0:0]\ap_CS_fsm_reg[1] ;
  input [1:0]Q;
  input [7:0]\p_0_0_0950_114791490_i_fu_238_reg[7] ;
  input [23:0]q1;
  input [7:0]\p_0_0_0948_114831494_i_fu_246_reg[7] ;
  input \p_0_0_0948_21422_i_fu_282_reg[0]_0 ;
  input [7:0]\p_0_0_0948_21422_i_fu_282_reg[7] ;
  input [7:0]\p_0_0_0948_21422_i_fu_282_reg[7]_0 ;
  input \p_0_0_0948_21422_i_fu_282_reg[1] ;
  input \p_0_0_0948_21422_i_fu_282_reg[2] ;
  input \p_0_0_0948_21422_i_fu_282_reg[3] ;
  input \p_0_0_0948_21422_i_fu_282_reg[4] ;
  input \p_0_0_0948_21422_i_fu_282_reg[5] ;
  input \p_0_0_0948_21422_i_fu_282_reg[6] ;
  input \p_0_0_0948_21422_i_fu_282_reg[7]_1 ;
  input \p_0_0_0950_21416_i_fu_274_reg[0] ;
  input [7:0]\p_0_0_0950_21416_i_fu_274_reg[7] ;
  input [7:0]\p_0_0_0950_21416_i_fu_274_reg[7]_0 ;
  input \p_0_0_0950_21416_i_fu_274_reg[1] ;
  input \p_0_0_0950_21416_i_fu_274_reg[2] ;
  input \p_0_0_0950_21416_i_fu_274_reg[3] ;
  input \p_0_0_0950_21416_i_fu_274_reg[4] ;
  input \p_0_0_0950_21416_i_fu_274_reg[5] ;
  input \p_0_0_0950_21416_i_fu_274_reg[6] ;
  input \p_0_0_0950_21416_i_fu_274_reg[7]_1 ;
  input [7:0]\p_0_2_0_0_09161489_i_fu_234_reg[7] ;
  input [23:0]lineBuffer_1_q1;
  input [7:0]\p_0_0_0_0_09141485_i_fu_226_reg[7] ;
  input [7:0]\p_0_1_0_0_09151487_i_fu_230_reg[7] ;
  input [7:0]\p_0_0_0949_114811492_i_fu_242_reg[7] ;
  input \p_0_0_0949_21419_i_fu_278_reg[0] ;
  input [7:0]\p_0_0_0949_21419_i_fu_278_reg[7] ;
  input [7:0]\p_0_0_0949_21419_i_fu_278_reg[7]_0 ;
  input \p_0_0_0949_21419_i_fu_278_reg[1] ;
  input \p_0_0_0949_21419_i_fu_278_reg[2] ;
  input \p_0_0_0949_21419_i_fu_278_reg[3] ;
  input \p_0_0_0949_21419_i_fu_278_reg[4] ;
  input \p_0_0_0949_21419_i_fu_278_reg[5] ;
  input \p_0_0_0949_21419_i_fu_278_reg[6] ;
  input \p_0_0_0949_21419_i_fu_278_reg[7]_1 ;
  input [11:0]\icmp_ln643_reg_2162_reg[0]_0 ;
  input [11:0]ram_reg_bram_2;
  input cmp203_i_reg_550;
  input [11:0]\x_fu_222[11]_i_3_0 ;
  input \icmp_ln772_reg_2197_reg[0] ;
  input [0:0]\icmp_ln772_reg_2197_reg[0]_0 ;
  input x_phase_reg_451;

  wire [1:0]D;
  wire [5:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [5:0]S;
  wire [0:0]SR;
  wire [11:0]address1;
  wire and_ln833_fu_904_p2;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_5;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter2_reg;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_5;
  wire ap_rst_n;
  wire [5:2]ap_sig_allocacmp_z;
  wire \cmp161_i_reg_2178[0]_i_2_n_5 ;
  wire \cmp161_i_reg_2178[0]_i_3_n_5 ;
  wire \cmp161_i_reg_2178[0]_i_4_n_5 ;
  wire \cmp161_i_reg_2178_reg[0] ;
  wire [7:0]\cmp161_i_reg_2178_reg[0]_0 ;
  wire [7:0]\cmp161_i_reg_2178_reg[0]_1 ;
  wire [7:0]\cmp161_i_reg_2178_reg[0]_2 ;
  wire \cmp161_i_reg_2178_reg[0]_3 ;
  wire cmp203_i_reg_550;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0;
  wire grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1;
  wire [0:0]grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2;
  wire icmp_ln633_fu_842_p2;
  wire icmp_ln643_reg_2162;
  wire \icmp_ln643_reg_2162_reg[0] ;
  wire [11:0]\icmp_ln643_reg_2162_reg[0]_0 ;
  wire icmp_ln772_fu_892_p2;
  wire \icmp_ln772_reg_2197_reg[0] ;
  wire [0:0]\icmp_ln772_reg_2197_reg[0]_0 ;
  wire [23:0]lineBuffer_1_q1;
  wire [7:0]\p_0_0_0948_114831494_i_fu_246_reg[7] ;
  wire [7:0]\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[0] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[0]_0 ;
  wire \p_0_0_0948_21422_i_fu_282_reg[1] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[2] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[3] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[4] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[5] ;
  wire \p_0_0_0948_21422_i_fu_282_reg[6] ;
  wire [7:0]\p_0_0_0948_21422_i_fu_282_reg[7] ;
  wire [7:0]\p_0_0_0948_21422_i_fu_282_reg[7]_0 ;
  wire \p_0_0_0948_21422_i_fu_282_reg[7]_1 ;
  wire [7:0]\p_0_0_0949_114811492_i_fu_242_reg[7] ;
  wire [7:0]\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[0] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[1] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[2] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[3] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[4] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[5] ;
  wire \p_0_0_0949_21419_i_fu_278_reg[6] ;
  wire [7:0]\p_0_0_0949_21419_i_fu_278_reg[7] ;
  wire [7:0]\p_0_0_0949_21419_i_fu_278_reg[7]_0 ;
  wire \p_0_0_0949_21419_i_fu_278_reg[7]_1 ;
  wire [7:0]\p_0_0_0950_114791490_i_fu_238_reg[7] ;
  wire [7:0]\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[0] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[1] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[2] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[3] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[4] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[5] ;
  wire \p_0_0_0950_21416_i_fu_274_reg[6] ;
  wire [7:0]\p_0_0_0950_21416_i_fu_274_reg[7] ;
  wire [7:0]\p_0_0_0950_21416_i_fu_274_reg[7]_0 ;
  wire \p_0_0_0950_21416_i_fu_274_reg[7]_1 ;
  wire [7:0]\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] ;
  wire [7:0]\p_0_0_0_0_09141485_i_fu_226_reg[7] ;
  wire [7:0]\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] ;
  wire [7:0]\p_0_1_0_0_09151487_i_fu_230_reg[7] ;
  wire [7:0]\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] ;
  wire [7:0]\p_0_2_0_0_09161489_i_fu_234_reg[7] ;
  wire [23:0]q1;
  wire ram_reg_bram_0_i_34__0_n_5;
  wire ram_reg_bram_0_i_36__0_n_5;
  wire ram_reg_bram_0_i_37__0_n_5;
  wire ram_reg_bram_0_i_38__0_n_5;
  wire [11:0]ram_reg_bram_2;
  wire \x_fu_222[11]_i_10_n_5 ;
  wire [11:0]\x_fu_222[11]_i_3_0 ;
  wire \x_fu_222[11]_i_3_n_5 ;
  wire \x_fu_222[11]_i_6_n_5 ;
  wire \x_fu_222[11]_i_7_n_5 ;
  wire \x_fu_222[11]_i_8_n_5 ;
  wire \x_fu_222[11]_i_9_n_5 ;
  wire \x_fu_222_reg[10] ;
  wire x_phase_reg_451;

  LUT2 #(
    .INIT(4'h8)) 
    \and_ln833_reg_2201_pp0_iter1_reg_reg[0]_srl2_i_1 
       (.I0(\cmp161_i_reg_2178[0]_i_2_n_5 ),
        .I1(cmp203_i_reg_550),
        .O(and_ln833_fu_904_p2));
  LUT6 #(
    .INIT(64'hAAEAAAEAEEEEAAEA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q[1]),
        .I2(ap_done_cache),
        .I3(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I4(ap_loop_exit_ready_pp0_iter2_reg),
        .I5(ap_block_pp0_stage0_11001__0),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDD0D0000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_done_cache),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I2(ap_loop_exit_ready_pp0_iter2_reg),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h5D0C)) 
    ap_done_cache_i_1
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(ap_loop_exit_ready_pp0_iter2_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_5),
        .Q(ap_done_cache),
        .R(ap_done_cache_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ap_loop_exit_ready_pp0_iter1_reg_i_1__1
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\x_fu_222[11]_i_3_n_5 ),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready));
  LUT5 #(
    .INIT(32'hDDDDFF5D)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_loop_init_int),
        .I2(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I3(ap_loop_exit_ready_pp0_iter2_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1__0_n_5));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_5),
        .Q(ap_loop_init_int),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \cmp161_i_reg_2178[0]_i_1 
       (.I0(\cmp161_i_reg_2178[0]_i_2_n_5 ),
        .I1(\cmp161_i_reg_2178_reg[0]_3 ),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(\cmp161_i_reg_2178_reg[0] ));
  LUT6 #(
    .INIT(64'hAFAFAFAFAFAFAFAE)) 
    \cmp161_i_reg_2178[0]_i_2 
       (.I0(\cmp161_i_reg_2178[0]_i_3_n_5 ),
        .I1(ram_reg_bram_2[2]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[3]),
        .I4(ram_reg_bram_2[5]),
        .I5(ram_reg_bram_2[4]),
        .O(\cmp161_i_reg_2178[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \cmp161_i_reg_2178[0]_i_3 
       (.I0(ram_reg_bram_2[11]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[10]),
        .I3(ram_reg_bram_2[7]),
        .I4(ram_reg_bram_2[6]),
        .I5(\cmp161_i_reg_2178[0]_i_4_n_5 ),
        .O(\cmp161_i_reg_2178[0]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \cmp161_i_reg_2178[0]_i_4 
       (.I0(ram_reg_bram_2[9]),
        .I1(ram_reg_bram_2[8]),
        .I2(ram_reg_bram_2[0]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_2[1]),
        .O(\cmp161_i_reg_2178[0]_i_4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'hFFA8)) 
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_i_1
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(\x_fu_222[11]_i_3_n_5 ),
        .I3(Q[0]),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln633_reg_2158[0]_i_1 
       (.I0(\x_fu_222[11]_i_3_n_5 ),
        .O(icmp_ln633_fu_842_p2));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln643_fu_864_p2_carry_i_1
       (.I0(ram_reg_bram_2[11]),
        .I1(ram_reg_bram_2[10]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2162_reg[0]_0 [10]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [11]),
        .O(DI[5]));
  LUT5 #(
    .INIT(32'h21004465)) 
    icmp_ln643_fu_864_p2_carry_i_10
       (.I0(\icmp_ln643_reg_2162_reg[0]_0 [4]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[4]),
        .I3(ram_reg_bram_2[5]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [5]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h21004465)) 
    icmp_ln643_fu_864_p2_carry_i_11
       (.I0(\icmp_ln643_reg_2162_reg[0]_0 [3]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[3]),
        .I3(ram_reg_bram_2[2]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [2]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h11821141)) 
    icmp_ln643_fu_864_p2_carry_i_12
       (.I0(\icmp_ln643_reg_2162_reg[0]_0 [1]),
        .I1(\icmp_ln643_reg_2162_reg[0]_0 [0]),
        .I2(ram_reg_bram_2[0]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_2[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln643_fu_864_p2_carry_i_2
       (.I0(ram_reg_bram_2[9]),
        .I1(ram_reg_bram_2[8]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2162_reg[0]_0 [8]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [9]),
        .O(DI[4]));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln643_fu_864_p2_carry_i_3
       (.I0(ram_reg_bram_2[7]),
        .I1(ram_reg_bram_2[6]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2162_reg[0]_0 [6]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [7]),
        .O(DI[3]));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln643_fu_864_p2_carry_i_4
       (.I0(ram_reg_bram_2[5]),
        .I1(ram_reg_bram_2[4]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2162_reg[0]_0 [4]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [5]),
        .O(DI[2]));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln643_fu_864_p2_carry_i_5
       (.I0(ram_reg_bram_2[3]),
        .I1(ram_reg_bram_2[2]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2162_reg[0]_0 [2]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [3]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'hF7F5F100)) 
    icmp_ln643_fu_864_p2_carry_i_6
       (.I0(ram_reg_bram_2[1]),
        .I1(ram_reg_bram_2[0]),
        .I2(ap_loop_init),
        .I3(\icmp_ln643_reg_2162_reg[0]_0 [0]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [1]),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h21004465)) 
    icmp_ln643_fu_864_p2_carry_i_7
       (.I0(\icmp_ln643_reg_2162_reg[0]_0 [10]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[10]),
        .I3(ram_reg_bram_2[11]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [11]),
        .O(S[5]));
  LUT5 #(
    .INIT(32'h21004465)) 
    icmp_ln643_fu_864_p2_carry_i_8
       (.I0(\icmp_ln643_reg_2162_reg[0]_0 [9]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[9]),
        .I3(ram_reg_bram_2[8]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [8]),
        .O(S[4]));
  LUT5 #(
    .INIT(32'h21004465)) 
    icmp_ln643_fu_864_p2_carry_i_9
       (.I0(\icmp_ln643_reg_2162_reg[0]_0 [6]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[6]),
        .I3(ram_reg_bram_2[7]),
        .I4(\icmp_ln643_reg_2162_reg[0]_0 [7]),
        .O(S[3]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'h28822828)) 
    \icmp_ln772_reg_2197[0]_i_1 
       (.I0(\icmp_ln772_reg_2197_reg[0] ),
        .I1(\icmp_ln772_reg_2197_reg[0]_0 ),
        .I2(x_phase_reg_451),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_2[0]),
        .O(icmp_ln772_fu_892_p2));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114831494_i_fu_246[0]_i_1 
       (.I0(\p_0_0_0948_114831494_i_fu_246_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(q1[16]),
        .O(\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114831494_i_fu_246[1]_i_1 
       (.I0(\p_0_0_0948_114831494_i_fu_246_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(q1[17]),
        .O(\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114831494_i_fu_246[2]_i_1 
       (.I0(\p_0_0_0948_114831494_i_fu_246_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(q1[18]),
        .O(\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114831494_i_fu_246[3]_i_1 
       (.I0(\p_0_0_0948_114831494_i_fu_246_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(q1[19]),
        .O(\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114831494_i_fu_246[4]_i_1 
       (.I0(\p_0_0_0948_114831494_i_fu_246_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(q1[20]),
        .O(\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114831494_i_fu_246[5]_i_1 
       (.I0(\p_0_0_0948_114831494_i_fu_246_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(q1[21]),
        .O(\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114831494_i_fu_246[6]_i_1 
       (.I0(\p_0_0_0948_114831494_i_fu_246_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(q1[22]),
        .O(\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0948_114831494_i_fu_246[7]_i_1 
       (.I0(\p_0_0_0948_114831494_i_fu_246_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(q1[23]),
        .O(\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7] [7]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0948_21422_i_fu_282[0]_i_1 
       (.I0(\p_0_0_0948_21422_i_fu_282_reg[0]_0 ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0948_21422_i_fu_282_reg[7] [0]),
        .I5(\p_0_0_0948_21422_i_fu_282_reg[7]_0 [0]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [0]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0948_21422_i_fu_282[1]_i_1 
       (.I0(\p_0_0_0948_21422_i_fu_282_reg[1] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0948_21422_i_fu_282_reg[7] [1]),
        .I5(\p_0_0_0948_21422_i_fu_282_reg[7]_0 [1]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0948_21422_i_fu_282[2]_i_1 
       (.I0(\p_0_0_0948_21422_i_fu_282_reg[2] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0948_21422_i_fu_282_reg[7] [2]),
        .I5(\p_0_0_0948_21422_i_fu_282_reg[7]_0 [2]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [2]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0948_21422_i_fu_282[3]_i_1 
       (.I0(\p_0_0_0948_21422_i_fu_282_reg[3] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0948_21422_i_fu_282_reg[7] [3]),
        .I5(\p_0_0_0948_21422_i_fu_282_reg[7]_0 [3]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [3]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0948_21422_i_fu_282[4]_i_1 
       (.I0(\p_0_0_0948_21422_i_fu_282_reg[4] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0948_21422_i_fu_282_reg[7] [4]),
        .I5(\p_0_0_0948_21422_i_fu_282_reg[7]_0 [4]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [4]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0948_21422_i_fu_282[5]_i_1 
       (.I0(\p_0_0_0948_21422_i_fu_282_reg[5] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0948_21422_i_fu_282_reg[7] [5]),
        .I5(\p_0_0_0948_21422_i_fu_282_reg[7]_0 [5]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [5]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0948_21422_i_fu_282[6]_i_1 
       (.I0(\p_0_0_0948_21422_i_fu_282_reg[6] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0948_21422_i_fu_282_reg[7] [6]),
        .I5(\p_0_0_0948_21422_i_fu_282_reg[7]_0 [6]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [6]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0948_21422_i_fu_282[7]_i_1 
       (.I0(\p_0_0_0948_21422_i_fu_282_reg[7]_1 ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0948_21422_i_fu_282_reg[7] [7]),
        .I5(\p_0_0_0948_21422_i_fu_282_reg[7]_0 [7]),
        .O(\cmp161_i_reg_2178_reg[0]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114811492_i_fu_242[0]_i_1 
       (.I0(\p_0_0_0949_114811492_i_fu_242_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(q1[8]),
        .O(\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114811492_i_fu_242[1]_i_1 
       (.I0(\p_0_0_0949_114811492_i_fu_242_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(q1[9]),
        .O(\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114811492_i_fu_242[2]_i_1 
       (.I0(\p_0_0_0949_114811492_i_fu_242_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(q1[10]),
        .O(\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114811492_i_fu_242[3]_i_1 
       (.I0(\p_0_0_0949_114811492_i_fu_242_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(q1[11]),
        .O(\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114811492_i_fu_242[4]_i_1 
       (.I0(\p_0_0_0949_114811492_i_fu_242_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(q1[12]),
        .O(\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114811492_i_fu_242[5]_i_1 
       (.I0(\p_0_0_0949_114811492_i_fu_242_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(q1[13]),
        .O(\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114811492_i_fu_242[6]_i_1 
       (.I0(\p_0_0_0949_114811492_i_fu_242_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(q1[14]),
        .O(\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0949_114811492_i_fu_242[7]_i_1 
       (.I0(\p_0_0_0949_114811492_i_fu_242_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(q1[15]),
        .O(\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7] [7]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0949_21419_i_fu_278[0]_i_1 
       (.I0(\p_0_0_0949_21419_i_fu_278_reg[0] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] [0]),
        .I5(\p_0_0_0949_21419_i_fu_278_reg[7]_0 [0]),
        .O(\cmp161_i_reg_2178_reg[0]_2 [0]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0949_21419_i_fu_278[1]_i_1 
       (.I0(\p_0_0_0949_21419_i_fu_278_reg[1] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] [1]),
        .I5(\p_0_0_0949_21419_i_fu_278_reg[7]_0 [1]),
        .O(\cmp161_i_reg_2178_reg[0]_2 [1]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0949_21419_i_fu_278[2]_i_1 
       (.I0(\p_0_0_0949_21419_i_fu_278_reg[2] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] [2]),
        .I5(\p_0_0_0949_21419_i_fu_278_reg[7]_0 [2]),
        .O(\cmp161_i_reg_2178_reg[0]_2 [2]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0949_21419_i_fu_278[3]_i_1 
       (.I0(\p_0_0_0949_21419_i_fu_278_reg[3] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] [3]),
        .I5(\p_0_0_0949_21419_i_fu_278_reg[7]_0 [3]),
        .O(\cmp161_i_reg_2178_reg[0]_2 [3]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0949_21419_i_fu_278[4]_i_1 
       (.I0(\p_0_0_0949_21419_i_fu_278_reg[4] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] [4]),
        .I5(\p_0_0_0949_21419_i_fu_278_reg[7]_0 [4]),
        .O(\cmp161_i_reg_2178_reg[0]_2 [4]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0949_21419_i_fu_278[5]_i_1 
       (.I0(\p_0_0_0949_21419_i_fu_278_reg[5] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] [5]),
        .I5(\p_0_0_0949_21419_i_fu_278_reg[7]_0 [5]),
        .O(\cmp161_i_reg_2178_reg[0]_2 [5]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0949_21419_i_fu_278[6]_i_1 
       (.I0(\p_0_0_0949_21419_i_fu_278_reg[6] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] [6]),
        .I5(\p_0_0_0949_21419_i_fu_278_reg[7]_0 [6]),
        .O(\cmp161_i_reg_2178_reg[0]_2 [6]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'h0F04)) 
    \p_0_0_0949_21419_i_fu_278[7]_i_1 
       (.I0(\p_0_0_0948_21422_i_fu_282_reg[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_loop_init),
        .O(E));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0949_21419_i_fu_278[7]_i_2 
       (.I0(\p_0_0_0949_21419_i_fu_278_reg[7]_1 ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0949_21419_i_fu_278_reg[7] [7]),
        .I5(\p_0_0_0949_21419_i_fu_278_reg[7]_0 [7]),
        .O(\cmp161_i_reg_2178_reg[0]_2 [7]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \p_0_0_0949_21419_i_fu_278[7]_i_4 
       (.I0(icmp_ln643_reg_2162),
        .I1(\cmp161_i_reg_2178_reg[0]_3 ),
        .I2(ap_loop_init),
        .O(\icmp_ln643_reg_2162_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114791490_i_fu_238[0]_i_1 
       (.I0(\p_0_0_0950_114791490_i_fu_238_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(q1[0]),
        .O(\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114791490_i_fu_238[1]_i_1 
       (.I0(\p_0_0_0950_114791490_i_fu_238_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(q1[1]),
        .O(\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114791490_i_fu_238[2]_i_1 
       (.I0(\p_0_0_0950_114791490_i_fu_238_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(q1[2]),
        .O(\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114791490_i_fu_238[3]_i_1 
       (.I0(\p_0_0_0950_114791490_i_fu_238_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(q1[3]),
        .O(\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114791490_i_fu_238[4]_i_1 
       (.I0(\p_0_0_0950_114791490_i_fu_238_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(q1[4]),
        .O(\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114791490_i_fu_238[5]_i_1 
       (.I0(\p_0_0_0950_114791490_i_fu_238_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(q1[5]),
        .O(\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114791490_i_fu_238[6]_i_1 
       (.I0(\p_0_0_0950_114791490_i_fu_238_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(q1[6]),
        .O(\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0950_114791490_i_fu_238[7]_i_1 
       (.I0(\p_0_0_0950_114791490_i_fu_238_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(q1[7]),
        .O(\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7] [7]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0950_21416_i_fu_274[0]_i_1 
       (.I0(\p_0_0_0950_21416_i_fu_274_reg[0] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0950_21416_i_fu_274_reg[7] [0]),
        .I5(\p_0_0_0950_21416_i_fu_274_reg[7]_0 [0]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [0]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0950_21416_i_fu_274[1]_i_1 
       (.I0(\p_0_0_0950_21416_i_fu_274_reg[1] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0950_21416_i_fu_274_reg[7] [1]),
        .I5(\p_0_0_0950_21416_i_fu_274_reg[7]_0 [1]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0950_21416_i_fu_274[2]_i_1 
       (.I0(\p_0_0_0950_21416_i_fu_274_reg[2] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0950_21416_i_fu_274_reg[7] [2]),
        .I5(\p_0_0_0950_21416_i_fu_274_reg[7]_0 [2]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [2]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0950_21416_i_fu_274[3]_i_1 
       (.I0(\p_0_0_0950_21416_i_fu_274_reg[3] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0950_21416_i_fu_274_reg[7] [3]),
        .I5(\p_0_0_0950_21416_i_fu_274_reg[7]_0 [3]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [3]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0950_21416_i_fu_274[4]_i_1 
       (.I0(\p_0_0_0950_21416_i_fu_274_reg[4] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0950_21416_i_fu_274_reg[7] [4]),
        .I5(\p_0_0_0950_21416_i_fu_274_reg[7]_0 [4]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [4]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0950_21416_i_fu_274[5]_i_1 
       (.I0(\p_0_0_0950_21416_i_fu_274_reg[5] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0950_21416_i_fu_274_reg[7] [5]),
        .I5(\p_0_0_0950_21416_i_fu_274_reg[7]_0 [5]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [5]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0950_21416_i_fu_274[6]_i_1 
       (.I0(\p_0_0_0950_21416_i_fu_274_reg[6] ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0950_21416_i_fu_274_reg[7] [6]),
        .I5(\p_0_0_0950_21416_i_fu_274_reg[7]_0 [6]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [6]));
  LUT6 #(
    .INIT(64'hEFFFEEEEABBBAAAA)) 
    \p_0_0_0950_21416_i_fu_274[7]_i_1 
       (.I0(\p_0_0_0950_21416_i_fu_274_reg[7]_1 ),
        .I1(ap_loop_init),
        .I2(\cmp161_i_reg_2178_reg[0]_3 ),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0950_21416_i_fu_274_reg[7] [7]),
        .I5(\p_0_0_0950_21416_i_fu_274_reg[7]_0 [7]),
        .O(\cmp161_i_reg_2178_reg[0]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141485_i_fu_226[0]_i_1 
       (.I0(\p_0_0_0_0_09141485_i_fu_226_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[0]),
        .O(\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141485_i_fu_226[1]_i_1 
       (.I0(\p_0_0_0_0_09141485_i_fu_226_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[1]),
        .O(\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141485_i_fu_226[2]_i_1 
       (.I0(\p_0_0_0_0_09141485_i_fu_226_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[2]),
        .O(\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141485_i_fu_226[3]_i_1 
       (.I0(\p_0_0_0_0_09141485_i_fu_226_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[3]),
        .O(\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141485_i_fu_226[4]_i_1 
       (.I0(\p_0_0_0_0_09141485_i_fu_226_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[4]),
        .O(\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141485_i_fu_226[5]_i_1 
       (.I0(\p_0_0_0_0_09141485_i_fu_226_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[5]),
        .O(\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141485_i_fu_226[6]_i_1 
       (.I0(\p_0_0_0_0_09141485_i_fu_226_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[6]),
        .O(\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_0_0_0_09141485_i_fu_226[7]_i_1 
       (.I0(\p_0_0_0_0_09141485_i_fu_226_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[7]),
        .O(\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'h22223222)) 
    \p_0_1_0_0_09091499_i_fu_254[7]_i_1 
       (.I0(ap_loop_init),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(icmp_ln643_reg_2162),
        .I4(\p_0_0_0948_21422_i_fu_282_reg[0] ),
        .O(ap_enable_reg_pp0_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151487_i_fu_230[0]_i_1 
       (.I0(\p_0_1_0_0_09151487_i_fu_230_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[8]),
        .O(\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151487_i_fu_230[1]_i_1 
       (.I0(\p_0_1_0_0_09151487_i_fu_230_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[9]),
        .O(\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151487_i_fu_230[2]_i_1 
       (.I0(\p_0_1_0_0_09151487_i_fu_230_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[10]),
        .O(\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151487_i_fu_230[3]_i_1 
       (.I0(\p_0_1_0_0_09151487_i_fu_230_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[11]),
        .O(\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151487_i_fu_230[4]_i_1 
       (.I0(\p_0_1_0_0_09151487_i_fu_230_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[12]),
        .O(\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151487_i_fu_230[5]_i_1 
       (.I0(\p_0_1_0_0_09151487_i_fu_230_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[13]),
        .O(\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151487_i_fu_230[6]_i_1 
       (.I0(\p_0_1_0_0_09151487_i_fu_230_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[14]),
        .O(\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_1_0_0_09151487_i_fu_230[7]_i_1 
       (.I0(\p_0_1_0_0_09151487_i_fu_230_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[15]),
        .O(\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161489_i_fu_234[0]_i_1 
       (.I0(\p_0_2_0_0_09161489_i_fu_234_reg[7] [0]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[16]),
        .O(\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] [0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161489_i_fu_234[1]_i_1 
       (.I0(\p_0_2_0_0_09161489_i_fu_234_reg[7] [1]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[17]),
        .O(\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] [1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161489_i_fu_234[2]_i_1 
       (.I0(\p_0_2_0_0_09161489_i_fu_234_reg[7] [2]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[18]),
        .O(\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] [2]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161489_i_fu_234[3]_i_1 
       (.I0(\p_0_2_0_0_09161489_i_fu_234_reg[7] [3]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[19]),
        .O(\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] [3]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161489_i_fu_234[4]_i_1 
       (.I0(\p_0_2_0_0_09161489_i_fu_234_reg[7] [4]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[20]),
        .O(\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] [4]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161489_i_fu_234[5]_i_1 
       (.I0(\p_0_2_0_0_09161489_i_fu_234_reg[7] [5]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[21]),
        .O(\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] [5]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161489_i_fu_234[6]_i_1 
       (.I0(\p_0_2_0_0_09161489_i_fu_234_reg[7] [6]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[22]),
        .O(\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] [6]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \p_0_2_0_0_09161489_i_fu_234[7]_i_1 
       (.I0(\p_0_2_0_0_09161489_i_fu_234_reg[7] [7]),
        .I1(ap_loop_init),
        .I2(lineBuffer_1_q1[23]),
        .O(\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7] [7]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    ram_reg_bram_0_i_10__0
       (.I0(ram_reg_bram_2[2]),
        .I1(ram_reg_bram_2[1]),
        .I2(ram_reg_bram_2[0]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_2[3]),
        .O(address1[3]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    ram_reg_bram_0_i_11__0
       (.I0(ram_reg_bram_2[0]),
        .I1(ram_reg_bram_2[1]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[2]),
        .O(address1[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h12)) 
    ram_reg_bram_0_i_12__0
       (.I0(ram_reg_bram_2[0]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[1]),
        .O(address1[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_13__0
       (.I0(ap_loop_init),
        .I1(ram_reg_bram_2[0]),
        .O(address1[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'h02)) 
    ram_reg_bram_0_i_2__4
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(address1[11]),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ram_reg_bram_0_i_34__0
       (.I0(ram_reg_bram_2[8]),
        .I1(ram_reg_bram_2[7]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[5]),
        .I4(ram_reg_bram_0_i_37__0_n_5),
        .I5(ram_reg_bram_2[6]),
        .O(ram_reg_bram_0_i_34__0_n_5));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_bram_0_i_35__0
       (.I0(ap_loop_init_int),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    ram_reg_bram_0_i_36__0
       (.I0(ram_reg_bram_2[2]),
        .I1(ram_reg_bram_0_i_38__0_n_5),
        .I2(ram_reg_bram_2[3]),
        .I3(ram_reg_bram_2[4]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_2[5]),
        .O(ram_reg_bram_0_i_36__0_n_5));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ram_reg_bram_0_i_37__0
       (.I0(ram_reg_bram_2[4]),
        .I1(ram_reg_bram_2[3]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[0]),
        .I4(ram_reg_bram_2[1]),
        .I5(ram_reg_bram_2[2]),
        .O(ram_reg_bram_0_i_37__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_bram_0_i_38__0
       (.I0(ram_reg_bram_2[1]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[0]),
        .O(ram_reg_bram_0_i_38__0_n_5));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    ram_reg_bram_0_i_3__2
       (.I0(ram_reg_bram_2[9]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[10]),
        .O(address1[10]));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    ram_reg_bram_0_i_4__2
       (.I0(ram_reg_bram_2[6]),
        .I1(ram_reg_bram_0_i_36__0_n_5),
        .I2(ram_reg_bram_2[7]),
        .I3(ram_reg_bram_2[8]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_2[9]),
        .O(address1[9]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    ram_reg_bram_0_i_5__2
       (.I0(ram_reg_bram_2[7]),
        .I1(ram_reg_bram_2[5]),
        .I2(ram_reg_bram_0_i_37__0_n_5),
        .I3(ram_reg_bram_2[6]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_2[8]),
        .O(address1[8]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    ram_reg_bram_0_i_6__2
       (.I0(ram_reg_bram_2[6]),
        .I1(ram_reg_bram_0_i_37__0_n_5),
        .I2(ram_reg_bram_2[5]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_2[7]),
        .O(address1[7]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    ram_reg_bram_0_i_7__2
       (.I0(ram_reg_bram_2[5]),
        .I1(ram_reg_bram_0_i_37__0_n_5),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[6]),
        .O(address1[6]));
  LUT6 #(
    .INIT(64'h0000DFFF00002000)) 
    ram_reg_bram_0_i_8__2
       (.I0(ram_reg_bram_2[2]),
        .I1(ram_reg_bram_0_i_38__0_n_5),
        .I2(ram_reg_bram_2[3]),
        .I3(ram_reg_bram_2[4]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_2[5]),
        .O(address1[5]));
  LUT6 #(
    .INIT(64'h00007FFF00008000)) 
    ram_reg_bram_0_i_9__0
       (.I0(ram_reg_bram_2[3]),
        .I1(ram_reg_bram_2[0]),
        .I2(ram_reg_bram_2[1]),
        .I3(ram_reg_bram_2[2]),
        .I4(ap_loop_init),
        .I5(ram_reg_bram_2[4]),
        .O(address1[4]));
  LUT1 #(
    .INIT(2'h1)) 
    ram_reg_bram_1_i_1
       (.I0(address1[11]),
        .O(\x_fu_222_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_bram_1_i_4__0
       (.I0(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I1(ap_block_pp0_stage0_11001__0),
        .I2(address1[11]),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h007F0080)) 
    ram_reg_bram_2_i_2
       (.I0(ram_reg_bram_2[10]),
        .I1(ram_reg_bram_0_i_34__0_n_5),
        .I2(ram_reg_bram_2[9]),
        .I3(ap_loop_init),
        .I4(ram_reg_bram_2[11]),
        .O(address1[11]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT4 #(
    .INIT(16'h0700)) 
    \x_fu_222[11]_i_1 
       (.I0(\x_fu_222[11]_i_3_n_5 ),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .I3(ap_loop_init),
        .O(SR));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \x_fu_222[11]_i_10 
       (.I0(ram_reg_bram_2[10]),
        .I1(\x_fu_222[11]_i_3_0 [10]),
        .I2(ram_reg_bram_2[9]),
        .I3(ap_loop_init),
        .I4(\x_fu_222[11]_i_3_0 [9]),
        .O(\x_fu_222[11]_i_10_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \x_fu_222[11]_i_2 
       (.I0(\x_fu_222[11]_i_3_n_5 ),
        .I1(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg),
        .I2(ap_block_pp0_stage0_11001__0),
        .O(grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \x_fu_222[11]_i_3 
       (.I0(ap_sig_allocacmp_z[5]),
        .I1(\x_fu_222[11]_i_3_0 [5]),
        .I2(ap_sig_allocacmp_z[2]),
        .I3(\x_fu_222[11]_i_3_0 [2]),
        .I4(\x_fu_222[11]_i_6_n_5 ),
        .I5(\x_fu_222[11]_i_7_n_5 ),
        .O(\x_fu_222[11]_i_3_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_fu_222[11]_i_4 
       (.I0(ram_reg_bram_2[5]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[5]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \x_fu_222[11]_i_5 
       (.I0(ram_reg_bram_2[2]),
        .I1(ap_loop_init),
        .O(ap_sig_allocacmp_z[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \x_fu_222[11]_i_6 
       (.I0(\x_fu_222[11]_i_3_0 [0]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[0]),
        .I3(\x_fu_222[11]_i_3_0 [1]),
        .I4(ram_reg_bram_2[1]),
        .I5(\x_fu_222[11]_i_8_n_5 ),
        .O(\x_fu_222[11]_i_6_n_5 ));
  LUT6 #(
    .INIT(64'hFBFEEFEFFFFFEBEE)) 
    \x_fu_222[11]_i_7 
       (.I0(\x_fu_222[11]_i_9_n_5 ),
        .I1(\x_fu_222[11]_i_3_0 [8]),
        .I2(ap_loop_init),
        .I3(ram_reg_bram_2[8]),
        .I4(\x_fu_222[11]_i_3_0 [11]),
        .I5(ram_reg_bram_2[11]),
        .O(\x_fu_222[11]_i_7_n_5 ));
  LUT5 #(
    .INIT(32'hFF6FCCF6)) 
    \x_fu_222[11]_i_8 
       (.I0(ram_reg_bram_2[4]),
        .I1(\x_fu_222[11]_i_3_0 [4]),
        .I2(ram_reg_bram_2[3]),
        .I3(ap_loop_init),
        .I4(\x_fu_222[11]_i_3_0 [3]),
        .O(\x_fu_222[11]_i_8_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFDEBBFF9A)) 
    \x_fu_222[11]_i_9 
       (.I0(\x_fu_222[11]_i_3_0 [6]),
        .I1(ap_loop_init),
        .I2(ram_reg_bram_2[6]),
        .I3(\x_fu_222[11]_i_3_0 [7]),
        .I4(ram_reg_bram_2[7]),
        .I5(\x_fu_222[11]_i_10_n_5 ),
        .O(\x_fu_222[11]_i_9_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1
   (CEP,
    D,
    ap_clk,
    Q,
    P,
    DSP_ALU_INST,
    ap_loop_exit_ready_pp0_iter8_reg_reg__0,
    \select_ln510_reg_4223_reg[7]_i_19 ,
    \select_ln510_reg_4223_reg[7] ,
    icmp_ln439_reg_3872_pp0_iter7_reg);
  output CEP;
  output [7:0]D;
  input ap_clk;
  input [11:0]Q;
  input [9:0]P;
  input [21:0]DSP_ALU_INST;
  input ap_loop_exit_ready_pp0_iter8_reg_reg__0;
  input [22:0]\select_ln510_reg_4223_reg[7]_i_19 ;
  input [7:0]\select_ln510_reg_4223_reg[7] ;
  input icmp_ln439_reg_3872_pp0_iter7_reg;

  wire CEP;
  wire [7:0]D;
  wire [21:0]DSP_ALU_INST;
  wire [9:0]P;
  wire [11:0]Q;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter8_reg_reg__0;
  wire icmp_ln439_reg_3872_pp0_iter7_reg;
  wire [7:0]\select_ln510_reg_4223_reg[7] ;
  wire [22:0]\select_ln510_reg_4223_reg[7]_i_19 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_19 kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_U
       (.CEB1(CEP),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready_pp0_iter8_reg_reg__0(ap_loop_exit_ready_pp0_iter8_reg_reg__0),
        .icmp_ln439_reg_3872_pp0_iter7_reg(icmp_ln439_reg_3872_pp0_iter7_reg),
        .\select_ln510_reg_4223_reg[7] (\select_ln510_reg_4223_reg[7] ),
        .\select_ln510_reg_4223_reg[7]_i_19_0 (\select_ln510_reg_4223_reg[7]_i_19 ));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16
   (P,
    CEP,
    ap_clk,
    Q,
    DSP_ALU_INST,
    DSP_ALU_INST_0);
  output [22:0]P;
  input CEP;
  input ap_clk;
  input [11:0]Q;
  input [9:0]DSP_ALU_INST;
  input [21:0]DSP_ALU_INST_0;

  wire CEP;
  wire [9:0]DSP_ALU_INST;
  wire [21:0]DSP_ALU_INST_0;
  wire [22:0]P;
  wire [11:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0 kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_U
       (.CEP(CEP),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0
   (P,
    CEP,
    ap_clk,
    Q,
    DSP_ALU_INST,
    DSP_ALU_INST_0);
  output [22:0]P;
  input CEP;
  input ap_clk;
  input [11:0]Q;
  input [9:0]DSP_ALU_INST;
  input [21:0]DSP_ALU_INST_0;

  wire CEP;
  wire [9:0]DSP_ALU_INST;
  wire [21:0]DSP_ALU_INST_0;
  wire [22:0]P;
  wire [11:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0[21],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEP),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEP),
        .CEP(CEP),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_19
   (CEB1,
    D,
    ap_clk,
    Q,
    P,
    DSP_ALU_INST,
    ap_loop_exit_ready_pp0_iter8_reg_reg__0,
    \select_ln510_reg_4223_reg[7]_i_19_0 ,
    \select_ln510_reg_4223_reg[7] ,
    icmp_ln439_reg_3872_pp0_iter7_reg);
  output CEB1;
  output [7:0]D;
  input ap_clk;
  input [11:0]Q;
  input [9:0]P;
  input [21:0]DSP_ALU_INST;
  input ap_loop_exit_ready_pp0_iter8_reg_reg__0;
  input [22:0]\select_ln510_reg_4223_reg[7]_i_19_0 ;
  input [7:0]\select_ln510_reg_4223_reg[7] ;
  input icmp_ln439_reg_3872_pp0_iter7_reg;

  wire CEB1;
  wire [7:0]D;
  wire [21:0]DSP_ALU_INST;
  wire [9:0]P;
  wire [11:0]Q;
  wire [22:0]add_ln504_2_fu_3344_p2;
  wire ap_clk;
  wire ap_loop_exit_ready_pp0_iter8_reg_reg__0;
  wire [12:0]g_fu_3422_p2;
  wire icmp_ln439_reg_3872_pp0_iter7_reg;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \select_ln510_reg_4223[7]_i_10_n_5 ;
  wire \select_ln510_reg_4223[7]_i_11_n_5 ;
  wire \select_ln510_reg_4223[7]_i_12_n_5 ;
  wire \select_ln510_reg_4223[7]_i_13_n_5 ;
  wire \select_ln510_reg_4223[7]_i_15_n_5 ;
  wire \select_ln510_reg_4223[7]_i_20_n_5 ;
  wire \select_ln510_reg_4223[7]_i_22_n_5 ;
  wire \select_ln510_reg_4223[7]_i_23_n_5 ;
  wire \select_ln510_reg_4223[7]_i_24_n_5 ;
  wire \select_ln510_reg_4223[7]_i_27_n_5 ;
  wire \select_ln510_reg_4223[7]_i_28_n_5 ;
  wire \select_ln510_reg_4223[7]_i_29_n_5 ;
  wire \select_ln510_reg_4223[7]_i_2_n_5 ;
  wire \select_ln510_reg_4223[7]_i_30_n_5 ;
  wire \select_ln510_reg_4223[7]_i_31_n_5 ;
  wire \select_ln510_reg_4223[7]_i_32_n_5 ;
  wire \select_ln510_reg_4223[7]_i_33_n_5 ;
  wire \select_ln510_reg_4223[7]_i_34_n_5 ;
  wire \select_ln510_reg_4223[7]_i_35_n_5 ;
  wire \select_ln510_reg_4223[7]_i_36_n_5 ;
  wire \select_ln510_reg_4223[7]_i_37_n_5 ;
  wire \select_ln510_reg_4223[7]_i_38_n_5 ;
  wire \select_ln510_reg_4223[7]_i_39_n_5 ;
  wire \select_ln510_reg_4223[7]_i_40_n_5 ;
  wire \select_ln510_reg_4223[7]_i_41_n_5 ;
  wire \select_ln510_reg_4223[7]_i_42_n_5 ;
  wire \select_ln510_reg_4223[7]_i_43_n_5 ;
  wire \select_ln510_reg_4223[7]_i_45_n_5 ;
  wire \select_ln510_reg_4223[7]_i_46_n_5 ;
  wire \select_ln510_reg_4223[7]_i_47_n_5 ;
  wire \select_ln510_reg_4223[7]_i_48_n_5 ;
  wire \select_ln510_reg_4223[7]_i_49_n_5 ;
  wire \select_ln510_reg_4223[7]_i_50_n_5 ;
  wire \select_ln510_reg_4223[7]_i_51_n_5 ;
  wire \select_ln510_reg_4223[7]_i_52_n_5 ;
  wire \select_ln510_reg_4223[7]_i_54_n_5 ;
  wire \select_ln510_reg_4223[7]_i_55_n_5 ;
  wire \select_ln510_reg_4223[7]_i_56_n_5 ;
  wire \select_ln510_reg_4223[7]_i_57_n_5 ;
  wire \select_ln510_reg_4223[7]_i_58_n_5 ;
  wire \select_ln510_reg_4223[7]_i_59_n_5 ;
  wire \select_ln510_reg_4223[7]_i_5_n_5 ;
  wire \select_ln510_reg_4223[7]_i_60_n_5 ;
  wire \select_ln510_reg_4223[7]_i_61_n_5 ;
  wire \select_ln510_reg_4223[7]_i_62_n_5 ;
  wire \select_ln510_reg_4223[7]_i_63_n_5 ;
  wire \select_ln510_reg_4223[7]_i_64_n_5 ;
  wire \select_ln510_reg_4223[7]_i_65_n_5 ;
  wire \select_ln510_reg_4223[7]_i_66_n_5 ;
  wire \select_ln510_reg_4223[7]_i_67_n_5 ;
  wire \select_ln510_reg_4223[7]_i_68_n_5 ;
  wire \select_ln510_reg_4223[7]_i_69_n_5 ;
  wire \select_ln510_reg_4223[7]_i_6_n_5 ;
  wire \select_ln510_reg_4223[7]_i_70_n_5 ;
  wire \select_ln510_reg_4223[7]_i_71_n_5 ;
  wire \select_ln510_reg_4223[7]_i_72_n_5 ;
  wire \select_ln510_reg_4223[7]_i_73_n_5 ;
  wire \select_ln510_reg_4223[7]_i_74_n_5 ;
  wire \select_ln510_reg_4223[7]_i_75_n_5 ;
  wire \select_ln510_reg_4223[7]_i_76_n_5 ;
  wire \select_ln510_reg_4223[7]_i_7_n_5 ;
  wire \select_ln510_reg_4223[7]_i_8_n_5 ;
  wire \select_ln510_reg_4223[7]_i_9_n_5 ;
  wire [7:0]\select_ln510_reg_4223_reg[7] ;
  wire [22:0]\select_ln510_reg_4223_reg[7]_i_19_0 ;
  wire \select_ln510_reg_4223_reg[7]_i_19_n_10 ;
  wire \select_ln510_reg_4223_reg[7]_i_19_n_11 ;
  wire \select_ln510_reg_4223_reg[7]_i_19_n_12 ;
  wire \select_ln510_reg_4223_reg[7]_i_19_n_5 ;
  wire \select_ln510_reg_4223_reg[7]_i_19_n_7 ;
  wire \select_ln510_reg_4223_reg[7]_i_19_n_8 ;
  wire \select_ln510_reg_4223_reg[7]_i_19_n_9 ;
  wire \select_ln510_reg_4223_reg[7]_i_21_n_10 ;
  wire \select_ln510_reg_4223_reg[7]_i_21_n_11 ;
  wire \select_ln510_reg_4223_reg[7]_i_21_n_12 ;
  wire \select_ln510_reg_4223_reg[7]_i_21_n_6 ;
  wire \select_ln510_reg_4223_reg[7]_i_21_n_7 ;
  wire \select_ln510_reg_4223_reg[7]_i_21_n_8 ;
  wire \select_ln510_reg_4223_reg[7]_i_21_n_9 ;
  wire \select_ln510_reg_4223_reg[7]_i_25_n_10 ;
  wire \select_ln510_reg_4223_reg[7]_i_25_n_11 ;
  wire \select_ln510_reg_4223_reg[7]_i_25_n_12 ;
  wire \select_ln510_reg_4223_reg[7]_i_25_n_5 ;
  wire \select_ln510_reg_4223_reg[7]_i_25_n_6 ;
  wire \select_ln510_reg_4223_reg[7]_i_25_n_7 ;
  wire \select_ln510_reg_4223_reg[7]_i_25_n_8 ;
  wire \select_ln510_reg_4223_reg[7]_i_25_n_9 ;
  wire \select_ln510_reg_4223_reg[7]_i_26_n_10 ;
  wire \select_ln510_reg_4223_reg[7]_i_26_n_11 ;
  wire \select_ln510_reg_4223_reg[7]_i_26_n_12 ;
  wire \select_ln510_reg_4223_reg[7]_i_26_n_5 ;
  wire \select_ln510_reg_4223_reg[7]_i_26_n_6 ;
  wire \select_ln510_reg_4223_reg[7]_i_26_n_7 ;
  wire \select_ln510_reg_4223_reg[7]_i_26_n_8 ;
  wire \select_ln510_reg_4223_reg[7]_i_26_n_9 ;
  wire \select_ln510_reg_4223_reg[7]_i_3_n_10 ;
  wire \select_ln510_reg_4223_reg[7]_i_3_n_11 ;
  wire \select_ln510_reg_4223_reg[7]_i_3_n_12 ;
  wire \select_ln510_reg_4223_reg[7]_i_3_n_5 ;
  wire \select_ln510_reg_4223_reg[7]_i_3_n_6 ;
  wire \select_ln510_reg_4223_reg[7]_i_3_n_7 ;
  wire \select_ln510_reg_4223_reg[7]_i_3_n_8 ;
  wire \select_ln510_reg_4223_reg[7]_i_3_n_9 ;
  wire \select_ln510_reg_4223_reg[7]_i_44_n_10 ;
  wire \select_ln510_reg_4223_reg[7]_i_44_n_11 ;
  wire \select_ln510_reg_4223_reg[7]_i_44_n_12 ;
  wire \select_ln510_reg_4223_reg[7]_i_44_n_5 ;
  wire \select_ln510_reg_4223_reg[7]_i_44_n_6 ;
  wire \select_ln510_reg_4223_reg[7]_i_44_n_7 ;
  wire \select_ln510_reg_4223_reg[7]_i_44_n_8 ;
  wire \select_ln510_reg_4223_reg[7]_i_44_n_9 ;
  wire \select_ln510_reg_4223_reg[7]_i_4_n_10 ;
  wire \select_ln510_reg_4223_reg[7]_i_4_n_11 ;
  wire \select_ln510_reg_4223_reg[7]_i_4_n_12 ;
  wire \select_ln510_reg_4223_reg[7]_i_4_n_7 ;
  wire \select_ln510_reg_4223_reg[7]_i_4_n_9 ;
  wire \select_ln510_reg_4223_reg[7]_i_53_n_10 ;
  wire \select_ln510_reg_4223_reg[7]_i_53_n_11 ;
  wire \select_ln510_reg_4223_reg[7]_i_53_n_12 ;
  wire \select_ln510_reg_4223_reg[7]_i_53_n_5 ;
  wire \select_ln510_reg_4223_reg[7]_i_53_n_6 ;
  wire \select_ln510_reg_4223_reg[7]_i_53_n_7 ;
  wire \select_ln510_reg_4223_reg[7]_i_53_n_8 ;
  wire \select_ln510_reg_4223_reg[7]_i_53_n_9 ;
  wire [12:8]sext_ln504_7_fu_3418_p1;
  wire [23:13]sub_ln504_fu_3362_p2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [6:6]\NLW_select_ln510_reg_4223_reg[7]_i_19_CO_UNCONNECTED ;
  wire [7:7]\NLW_select_ln510_reg_4223_reg[7]_i_19_O_UNCONNECTED ;
  wire [7:7]\NLW_select_ln510_reg_4223_reg[7]_i_21_CO_UNCONNECTED ;
  wire [4:0]\NLW_select_ln510_reg_4223_reg[7]_i_26_O_UNCONNECTED ;
  wire [7:4]\NLW_select_ln510_reg_4223_reg[7]_i_4_CO_UNCONNECTED ;
  wire [7:5]\NLW_select_ln510_reg_4223_reg[7]_i_4_O_UNCONNECTED ;
  wire [7:0]\NLW_select_ln510_reg_4223_reg[7]_i_53_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln328_reg_3820[0]_i_1 
       (.I0(ap_loop_exit_ready_pp0_iter8_reg_reg__0),
        .O(CEB1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST[21],DSP_ALU_INST}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB1),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:23],p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hFAAAEEEE)) 
    \select_ln510_reg_4223[0]_i_1 
       (.I0(\select_ln510_reg_4223[7]_i_2_n_5 ),
        .I1(\select_ln510_reg_4223_reg[7] [0]),
        .I2(g_fu_3422_p2[0]),
        .I3(\select_ln510_reg_4223_reg[7]_i_4_n_7 ),
        .I4(icmp_ln439_reg_3872_pp0_iter7_reg),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFAAAEEEE)) 
    \select_ln510_reg_4223[1]_i_1 
       (.I0(\select_ln510_reg_4223[7]_i_2_n_5 ),
        .I1(\select_ln510_reg_4223_reg[7] [1]),
        .I2(g_fu_3422_p2[1]),
        .I3(\select_ln510_reg_4223_reg[7]_i_4_n_7 ),
        .I4(icmp_ln439_reg_3872_pp0_iter7_reg),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFAAAEEEE)) 
    \select_ln510_reg_4223[2]_i_1 
       (.I0(\select_ln510_reg_4223[7]_i_2_n_5 ),
        .I1(\select_ln510_reg_4223_reg[7] [2]),
        .I2(g_fu_3422_p2[2]),
        .I3(\select_ln510_reg_4223_reg[7]_i_4_n_7 ),
        .I4(icmp_ln439_reg_3872_pp0_iter7_reg),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hFAAAEEEE)) 
    \select_ln510_reg_4223[3]_i_1 
       (.I0(\select_ln510_reg_4223[7]_i_2_n_5 ),
        .I1(\select_ln510_reg_4223_reg[7] [3]),
        .I2(g_fu_3422_p2[3]),
        .I3(\select_ln510_reg_4223_reg[7]_i_4_n_7 ),
        .I4(icmp_ln439_reg_3872_pp0_iter7_reg),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hFAAAEEEE)) 
    \select_ln510_reg_4223[4]_i_1 
       (.I0(\select_ln510_reg_4223[7]_i_2_n_5 ),
        .I1(\select_ln510_reg_4223_reg[7] [4]),
        .I2(g_fu_3422_p2[4]),
        .I3(\select_ln510_reg_4223_reg[7]_i_4_n_7 ),
        .I4(icmp_ln439_reg_3872_pp0_iter7_reg),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hFAAAEEEE)) 
    \select_ln510_reg_4223[5]_i_1 
       (.I0(\select_ln510_reg_4223[7]_i_2_n_5 ),
        .I1(\select_ln510_reg_4223_reg[7] [5]),
        .I2(g_fu_3422_p2[5]),
        .I3(\select_ln510_reg_4223_reg[7]_i_4_n_7 ),
        .I4(icmp_ln439_reg_3872_pp0_iter7_reg),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hFAAAEEEE)) 
    \select_ln510_reg_4223[6]_i_1 
       (.I0(\select_ln510_reg_4223[7]_i_2_n_5 ),
        .I1(\select_ln510_reg_4223_reg[7] [6]),
        .I2(g_fu_3422_p2[6]),
        .I3(\select_ln510_reg_4223_reg[7]_i_4_n_7 ),
        .I4(icmp_ln439_reg_3872_pp0_iter7_reg),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hFAAAEEEE)) 
    \select_ln510_reg_4223[7]_i_1 
       (.I0(\select_ln510_reg_4223[7]_i_2_n_5 ),
        .I1(\select_ln510_reg_4223_reg[7] [7]),
        .I2(g_fu_3422_p2[7]),
        .I3(\select_ln510_reg_4223_reg[7]_i_4_n_7 ),
        .I4(icmp_ln439_reg_3872_pp0_iter7_reg),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h74478BB8)) 
    \select_ln510_reg_4223[7]_i_10 
       (.I0(add_ln504_2_fu_3344_p2[16]),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I2(\select_ln510_reg_4223[7]_i_24_n_5 ),
        .I3(sub_ln504_fu_3362_p2[16]),
        .I4(\select_ln510_reg_4223_reg[7] [3]),
        .O(\select_ln510_reg_4223[7]_i_10_n_5 ));
  LUT6 #(
    .INIT(64'h77744447888BBBB8)) 
    \select_ln510_reg_4223[7]_i_11 
       (.I0(add_ln504_2_fu_3344_p2[15]),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I2(sub_ln504_fu_3362_p2[13]),
        .I3(sub_ln504_fu_3362_p2[14]),
        .I4(sub_ln504_fu_3362_p2[15]),
        .I5(\select_ln510_reg_4223_reg[7] [2]),
        .O(\select_ln510_reg_4223[7]_i_11_n_5 ));
  LUT5 #(
    .INIT(32'h74478BB8)) 
    \select_ln510_reg_4223[7]_i_12 
       (.I0(add_ln504_2_fu_3344_p2[14]),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I2(sub_ln504_fu_3362_p2[13]),
        .I3(sub_ln504_fu_3362_p2[14]),
        .I4(\select_ln510_reg_4223_reg[7] [1]),
        .O(\select_ln510_reg_4223[7]_i_12_n_5 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \select_ln510_reg_4223[7]_i_13 
       (.I0(sub_ln504_fu_3362_p2[13]),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I2(add_ln504_2_fu_3344_p2[13]),
        .I3(\select_ln510_reg_4223_reg[7] [0]),
        .O(\select_ln510_reg_4223[7]_i_13_n_5 ));
  LUT3 #(
    .INIT(8'h32)) 
    \select_ln510_reg_4223[7]_i_14 
       (.I0(\select_ln510_reg_4223[7]_i_27_n_5 ),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I2(sub_ln504_fu_3362_p2[23]),
        .O(sext_ln504_7_fu_3418_p1[12]));
  LUT3 #(
    .INIT(8'h10)) 
    \select_ln510_reg_4223[7]_i_15 
       (.I0(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I1(sub_ln504_fu_3362_p2[23]),
        .I2(\select_ln510_reg_4223[7]_i_27_n_5 ),
        .O(\select_ln510_reg_4223[7]_i_15_n_5 ));
  LUT3 #(
    .INIT(8'h06)) 
    \select_ln510_reg_4223[7]_i_16 
       (.I0(\select_ln510_reg_4223[7]_i_27_n_5 ),
        .I1(sub_ln504_fu_3362_p2[23]),
        .I2(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .O(sext_ln504_7_fu_3418_p1[10]));
  LUT4 #(
    .INIT(16'hF606)) 
    \select_ln510_reg_4223[7]_i_17 
       (.I0(sub_ln504_fu_3362_p2[22]),
        .I1(\select_ln510_reg_4223[7]_i_28_n_5 ),
        .I2(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I3(add_ln504_2_fu_3344_p2[22]),
        .O(sext_ln504_7_fu_3418_p1[9]));
  LUT6 #(
    .INIT(64'hFFFF555600005556)) 
    \select_ln510_reg_4223[7]_i_18 
       (.I0(sub_ln504_fu_3362_p2[21]),
        .I1(sub_ln504_fu_3362_p2[20]),
        .I2(\select_ln510_reg_4223[7]_i_20_n_5 ),
        .I3(sub_ln504_fu_3362_p2[19]),
        .I4(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I5(add_ln504_2_fu_3344_p2[21]),
        .O(sext_ln504_7_fu_3418_p1[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \select_ln510_reg_4223[7]_i_2 
       (.I0(g_fu_3422_p2[9]),
        .I1(g_fu_3422_p2[10]),
        .I2(g_fu_3422_p2[12]),
        .I3(g_fu_3422_p2[11]),
        .I4(g_fu_3422_p2[8]),
        .I5(\select_ln510_reg_4223[7]_i_5_n_5 ),
        .O(\select_ln510_reg_4223[7]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \select_ln510_reg_4223[7]_i_20 
       (.I0(sub_ln504_fu_3362_p2[17]),
        .I1(sub_ln504_fu_3362_p2[15]),
        .I2(sub_ln504_fu_3362_p2[13]),
        .I3(sub_ln504_fu_3362_p2[14]),
        .I4(sub_ln504_fu_3362_p2[16]),
        .I5(sub_ln504_fu_3362_p2[18]),
        .O(\select_ln510_reg_4223[7]_i_20_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln510_reg_4223[7]_i_22 
       (.I0(sub_ln504_fu_3362_p2[16]),
        .I1(sub_ln504_fu_3362_p2[14]),
        .I2(sub_ln504_fu_3362_p2[13]),
        .I3(sub_ln504_fu_3362_p2[15]),
        .I4(sub_ln504_fu_3362_p2[17]),
        .O(\select_ln510_reg_4223[7]_i_22_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln510_reg_4223[7]_i_23 
       (.I0(sub_ln504_fu_3362_p2[15]),
        .I1(sub_ln504_fu_3362_p2[13]),
        .I2(sub_ln504_fu_3362_p2[14]),
        .I3(sub_ln504_fu_3362_p2[16]),
        .O(\select_ln510_reg_4223[7]_i_23_n_5 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \select_ln510_reg_4223[7]_i_24 
       (.I0(sub_ln504_fu_3362_p2[14]),
        .I1(sub_ln504_fu_3362_p2[13]),
        .I2(sub_ln504_fu_3362_p2[15]),
        .O(\select_ln510_reg_4223[7]_i_24_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \select_ln510_reg_4223[7]_i_27 
       (.I0(sub_ln504_fu_3362_p2[21]),
        .I1(sub_ln504_fu_3362_p2[19]),
        .I2(\select_ln510_reg_4223[7]_i_20_n_5 ),
        .I3(sub_ln504_fu_3362_p2[20]),
        .I4(sub_ln504_fu_3362_p2[22]),
        .O(\select_ln510_reg_4223[7]_i_27_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \select_ln510_reg_4223[7]_i_28 
       (.I0(sub_ln504_fu_3362_p2[20]),
        .I1(\select_ln510_reg_4223[7]_i_20_n_5 ),
        .I2(sub_ln504_fu_3362_p2[19]),
        .I3(sub_ln504_fu_3362_p2[21]),
        .O(\select_ln510_reg_4223[7]_i_28_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_29 
       (.I0(p_reg_reg_n_88),
        .O(\select_ln510_reg_4223[7]_i_29_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_30 
       (.I0(p_reg_reg_n_88),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [22]),
        .O(\select_ln510_reg_4223[7]_i_30_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_31 
       (.I0(p_reg_reg_n_89),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [21]),
        .O(\select_ln510_reg_4223[7]_i_31_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_32 
       (.I0(p_reg_reg_n_90),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [20]),
        .O(\select_ln510_reg_4223[7]_i_32_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_33 
       (.I0(p_reg_reg_n_91),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [19]),
        .O(\select_ln510_reg_4223[7]_i_33_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_34 
       (.I0(p_reg_reg_n_92),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [18]),
        .O(\select_ln510_reg_4223[7]_i_34_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_35 
       (.I0(p_reg_reg_n_93),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [17]),
        .O(\select_ln510_reg_4223[7]_i_35_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_36 
       (.I0(p_reg_reg_n_94),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [16]),
        .O(\select_ln510_reg_4223[7]_i_36_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_37 
       (.I0(add_ln504_2_fu_3344_p2[22]),
        .O(\select_ln510_reg_4223[7]_i_37_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_38 
       (.I0(add_ln504_2_fu_3344_p2[21]),
        .O(\select_ln510_reg_4223[7]_i_38_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_39 
       (.I0(add_ln504_2_fu_3344_p2[20]),
        .O(\select_ln510_reg_4223[7]_i_39_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_40 
       (.I0(add_ln504_2_fu_3344_p2[19]),
        .O(\select_ln510_reg_4223[7]_i_40_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_41 
       (.I0(add_ln504_2_fu_3344_p2[18]),
        .O(\select_ln510_reg_4223[7]_i_41_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_42 
       (.I0(add_ln504_2_fu_3344_p2[17]),
        .O(\select_ln510_reg_4223[7]_i_42_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_43 
       (.I0(add_ln504_2_fu_3344_p2[16]),
        .O(\select_ln510_reg_4223[7]_i_43_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_45 
       (.I0(p_reg_reg_n_95),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [15]),
        .O(\select_ln510_reg_4223[7]_i_45_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_46 
       (.I0(p_reg_reg_n_96),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [14]),
        .O(\select_ln510_reg_4223[7]_i_46_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_47 
       (.I0(p_reg_reg_n_97),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [13]),
        .O(\select_ln510_reg_4223[7]_i_47_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_48 
       (.I0(p_reg_reg_n_98),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [12]),
        .O(\select_ln510_reg_4223[7]_i_48_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_49 
       (.I0(p_reg_reg_n_99),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [11]),
        .O(\select_ln510_reg_4223[7]_i_49_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln510_reg_4223[7]_i_5 
       (.I0(\select_ln510_reg_4223_reg[7]_i_4_n_7 ),
        .I1(icmp_ln439_reg_3872_pp0_iter7_reg),
        .O(\select_ln510_reg_4223[7]_i_5_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_50 
       (.I0(p_reg_reg_n_100),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [10]),
        .O(\select_ln510_reg_4223[7]_i_50_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_51 
       (.I0(p_reg_reg_n_101),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [9]),
        .O(\select_ln510_reg_4223[7]_i_51_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_52 
       (.I0(p_reg_reg_n_102),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [8]),
        .O(\select_ln510_reg_4223[7]_i_52_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_54 
       (.I0(add_ln504_2_fu_3344_p2[15]),
        .O(\select_ln510_reg_4223[7]_i_54_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_55 
       (.I0(add_ln504_2_fu_3344_p2[14]),
        .O(\select_ln510_reg_4223[7]_i_55_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_56 
       (.I0(add_ln504_2_fu_3344_p2[13]),
        .O(\select_ln510_reg_4223[7]_i_56_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_57 
       (.I0(add_ln504_2_fu_3344_p2[12]),
        .O(\select_ln510_reg_4223[7]_i_57_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_58 
       (.I0(add_ln504_2_fu_3344_p2[11]),
        .O(\select_ln510_reg_4223[7]_i_58_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_59 
       (.I0(add_ln504_2_fu_3344_p2[10]),
        .O(\select_ln510_reg_4223[7]_i_59_n_5 ));
  LUT6 #(
    .INIT(64'h77744447888BBBB8)) 
    \select_ln510_reg_4223[7]_i_6 
       (.I0(add_ln504_2_fu_3344_p2[20]),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I2(\select_ln510_reg_4223[7]_i_20_n_5 ),
        .I3(sub_ln504_fu_3362_p2[19]),
        .I4(sub_ln504_fu_3362_p2[20]),
        .I5(\select_ln510_reg_4223_reg[7] [7]),
        .O(\select_ln510_reg_4223[7]_i_6_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_60 
       (.I0(add_ln504_2_fu_3344_p2[9]),
        .O(\select_ln510_reg_4223[7]_i_60_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_61 
       (.I0(add_ln504_2_fu_3344_p2[8]),
        .O(\select_ln510_reg_4223[7]_i_61_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_62 
       (.I0(p_reg_reg_n_103),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [7]),
        .O(\select_ln510_reg_4223[7]_i_62_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_63 
       (.I0(p_reg_reg_n_104),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [6]),
        .O(\select_ln510_reg_4223[7]_i_63_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_64 
       (.I0(p_reg_reg_n_105),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [5]),
        .O(\select_ln510_reg_4223[7]_i_64_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_65 
       (.I0(p_reg_reg_n_106),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [4]),
        .O(\select_ln510_reg_4223[7]_i_65_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_66 
       (.I0(p_reg_reg_n_107),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [3]),
        .O(\select_ln510_reg_4223[7]_i_66_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_67 
       (.I0(p_reg_reg_n_108),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [2]),
        .O(\select_ln510_reg_4223[7]_i_67_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_68 
       (.I0(p_reg_reg_n_109),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [1]),
        .O(\select_ln510_reg_4223[7]_i_68_n_5 ));
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln510_reg_4223[7]_i_69 
       (.I0(p_reg_reg_n_110),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_0 [0]),
        .O(\select_ln510_reg_4223[7]_i_69_n_5 ));
  LUT5 #(
    .INIT(32'h74478BB8)) 
    \select_ln510_reg_4223[7]_i_7 
       (.I0(add_ln504_2_fu_3344_p2[19]),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I2(\select_ln510_reg_4223[7]_i_20_n_5 ),
        .I3(sub_ln504_fu_3362_p2[19]),
        .I4(\select_ln510_reg_4223_reg[7] [6]),
        .O(\select_ln510_reg_4223[7]_i_7_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_70 
       (.I0(add_ln504_2_fu_3344_p2[7]),
        .O(\select_ln510_reg_4223[7]_i_70_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_71 
       (.I0(add_ln504_2_fu_3344_p2[6]),
        .O(\select_ln510_reg_4223[7]_i_71_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_72 
       (.I0(add_ln504_2_fu_3344_p2[5]),
        .O(\select_ln510_reg_4223[7]_i_72_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_73 
       (.I0(add_ln504_2_fu_3344_p2[4]),
        .O(\select_ln510_reg_4223[7]_i_73_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_74 
       (.I0(add_ln504_2_fu_3344_p2[3]),
        .O(\select_ln510_reg_4223[7]_i_74_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_75 
       (.I0(add_ln504_2_fu_3344_p2[2]),
        .O(\select_ln510_reg_4223[7]_i_75_n_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln510_reg_4223[7]_i_76 
       (.I0(add_ln504_2_fu_3344_p2[1]),
        .O(\select_ln510_reg_4223[7]_i_76_n_5 ));
  LUT5 #(
    .INIT(32'h74478BB8)) 
    \select_ln510_reg_4223[7]_i_8 
       (.I0(add_ln504_2_fu_3344_p2[18]),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I2(\select_ln510_reg_4223[7]_i_22_n_5 ),
        .I3(sub_ln504_fu_3362_p2[18]),
        .I4(\select_ln510_reg_4223_reg[7] [5]),
        .O(\select_ln510_reg_4223[7]_i_8_n_5 ));
  LUT5 #(
    .INIT(32'h74478BB8)) 
    \select_ln510_reg_4223[7]_i_9 
       (.I0(add_ln504_2_fu_3344_p2[17]),
        .I1(\select_ln510_reg_4223_reg[7]_i_19_n_5 ),
        .I2(\select_ln510_reg_4223[7]_i_23_n_5 ),
        .I3(sub_ln504_fu_3362_p2[17]),
        .I4(\select_ln510_reg_4223_reg[7] [4]),
        .O(\select_ln510_reg_4223[7]_i_9_n_5 ));
  CARRY8 \select_ln510_reg_4223_reg[7]_i_19 
       (.CI(\select_ln510_reg_4223_reg[7]_i_25_n_5 ),
        .CI_TOP(1'b0),
        .CO({\select_ln510_reg_4223_reg[7]_i_19_n_5 ,\NLW_select_ln510_reg_4223_reg[7]_i_19_CO_UNCONNECTED [6],\select_ln510_reg_4223_reg[7]_i_19_n_7 ,\select_ln510_reg_4223_reg[7]_i_19_n_8 ,\select_ln510_reg_4223_reg[7]_i_19_n_9 ,\select_ln510_reg_4223_reg[7]_i_19_n_10 ,\select_ln510_reg_4223_reg[7]_i_19_n_11 ,\select_ln510_reg_4223_reg[7]_i_19_n_12 }),
        .DI({1'b0,\select_ln510_reg_4223[7]_i_29_n_5 ,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94}),
        .O({\NLW_select_ln510_reg_4223_reg[7]_i_19_O_UNCONNECTED [7],add_ln504_2_fu_3344_p2[22:16]}),
        .S({1'b1,\select_ln510_reg_4223[7]_i_30_n_5 ,\select_ln510_reg_4223[7]_i_31_n_5 ,\select_ln510_reg_4223[7]_i_32_n_5 ,\select_ln510_reg_4223[7]_i_33_n_5 ,\select_ln510_reg_4223[7]_i_34_n_5 ,\select_ln510_reg_4223[7]_i_35_n_5 ,\select_ln510_reg_4223[7]_i_36_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln510_reg_4223_reg[7]_i_21 
       (.CI(\select_ln510_reg_4223_reg[7]_i_26_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln510_reg_4223_reg[7]_i_21_CO_UNCONNECTED [7],\select_ln510_reg_4223_reg[7]_i_21_n_6 ,\select_ln510_reg_4223_reg[7]_i_21_n_7 ,\select_ln510_reg_4223_reg[7]_i_21_n_8 ,\select_ln510_reg_4223_reg[7]_i_21_n_9 ,\select_ln510_reg_4223_reg[7]_i_21_n_10 ,\select_ln510_reg_4223_reg[7]_i_21_n_11 ,\select_ln510_reg_4223_reg[7]_i_21_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(sub_ln504_fu_3362_p2[23:16]),
        .S({\select_ln510_reg_4223_reg[7]_i_19_n_5 ,\select_ln510_reg_4223[7]_i_37_n_5 ,\select_ln510_reg_4223[7]_i_38_n_5 ,\select_ln510_reg_4223[7]_i_39_n_5 ,\select_ln510_reg_4223[7]_i_40_n_5 ,\select_ln510_reg_4223[7]_i_41_n_5 ,\select_ln510_reg_4223[7]_i_42_n_5 ,\select_ln510_reg_4223[7]_i_43_n_5 }));
  CARRY8 \select_ln510_reg_4223_reg[7]_i_25 
       (.CI(\select_ln510_reg_4223_reg[7]_i_44_n_5 ),
        .CI_TOP(1'b0),
        .CO({\select_ln510_reg_4223_reg[7]_i_25_n_5 ,\select_ln510_reg_4223_reg[7]_i_25_n_6 ,\select_ln510_reg_4223_reg[7]_i_25_n_7 ,\select_ln510_reg_4223_reg[7]_i_25_n_8 ,\select_ln510_reg_4223_reg[7]_i_25_n_9 ,\select_ln510_reg_4223_reg[7]_i_25_n_10 ,\select_ln510_reg_4223_reg[7]_i_25_n_11 ,\select_ln510_reg_4223_reg[7]_i_25_n_12 }),
        .DI({p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102}),
        .O(add_ln504_2_fu_3344_p2[15:8]),
        .S({\select_ln510_reg_4223[7]_i_45_n_5 ,\select_ln510_reg_4223[7]_i_46_n_5 ,\select_ln510_reg_4223[7]_i_47_n_5 ,\select_ln510_reg_4223[7]_i_48_n_5 ,\select_ln510_reg_4223[7]_i_49_n_5 ,\select_ln510_reg_4223[7]_i_50_n_5 ,\select_ln510_reg_4223[7]_i_51_n_5 ,\select_ln510_reg_4223[7]_i_52_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln510_reg_4223_reg[7]_i_26 
       (.CI(\select_ln510_reg_4223_reg[7]_i_53_n_5 ),
        .CI_TOP(1'b0),
        .CO({\select_ln510_reg_4223_reg[7]_i_26_n_5 ,\select_ln510_reg_4223_reg[7]_i_26_n_6 ,\select_ln510_reg_4223_reg[7]_i_26_n_7 ,\select_ln510_reg_4223_reg[7]_i_26_n_8 ,\select_ln510_reg_4223_reg[7]_i_26_n_9 ,\select_ln510_reg_4223_reg[7]_i_26_n_10 ,\select_ln510_reg_4223_reg[7]_i_26_n_11 ,\select_ln510_reg_4223_reg[7]_i_26_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({sub_ln504_fu_3362_p2[15:13],\NLW_select_ln510_reg_4223_reg[7]_i_26_O_UNCONNECTED [4:0]}),
        .S({\select_ln510_reg_4223[7]_i_54_n_5 ,\select_ln510_reg_4223[7]_i_55_n_5 ,\select_ln510_reg_4223[7]_i_56_n_5 ,\select_ln510_reg_4223[7]_i_57_n_5 ,\select_ln510_reg_4223[7]_i_58_n_5 ,\select_ln510_reg_4223[7]_i_59_n_5 ,\select_ln510_reg_4223[7]_i_60_n_5 ,\select_ln510_reg_4223[7]_i_61_n_5 }));
  CARRY8 \select_ln510_reg_4223_reg[7]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\select_ln510_reg_4223_reg[7]_i_3_n_5 ,\select_ln510_reg_4223_reg[7]_i_3_n_6 ,\select_ln510_reg_4223_reg[7]_i_3_n_7 ,\select_ln510_reg_4223_reg[7]_i_3_n_8 ,\select_ln510_reg_4223_reg[7]_i_3_n_9 ,\select_ln510_reg_4223_reg[7]_i_3_n_10 ,\select_ln510_reg_4223_reg[7]_i_3_n_11 ,\select_ln510_reg_4223_reg[7]_i_3_n_12 }),
        .DI(\select_ln510_reg_4223_reg[7] ),
        .O(g_fu_3422_p2[7:0]),
        .S({\select_ln510_reg_4223[7]_i_6_n_5 ,\select_ln510_reg_4223[7]_i_7_n_5 ,\select_ln510_reg_4223[7]_i_8_n_5 ,\select_ln510_reg_4223[7]_i_9_n_5 ,\select_ln510_reg_4223[7]_i_10_n_5 ,\select_ln510_reg_4223[7]_i_11_n_5 ,\select_ln510_reg_4223[7]_i_12_n_5 ,\select_ln510_reg_4223[7]_i_13_n_5 }));
  CARRY8 \select_ln510_reg_4223_reg[7]_i_4 
       (.CI(\select_ln510_reg_4223_reg[7]_i_3_n_5 ),
        .CI_TOP(1'b0),
        .CO({\NLW_select_ln510_reg_4223_reg[7]_i_4_CO_UNCONNECTED [7:6],\select_ln510_reg_4223_reg[7]_i_4_n_7 ,\NLW_select_ln510_reg_4223_reg[7]_i_4_CO_UNCONNECTED [4],\select_ln510_reg_4223_reg[7]_i_4_n_9 ,\select_ln510_reg_4223_reg[7]_i_4_n_10 ,\select_ln510_reg_4223_reg[7]_i_4_n_11 ,\select_ln510_reg_4223_reg[7]_i_4_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_select_ln510_reg_4223_reg[7]_i_4_O_UNCONNECTED [7:5],g_fu_3422_p2[12:8]}),
        .S({1'b0,1'b0,1'b1,sext_ln504_7_fu_3418_p1[12],\select_ln510_reg_4223[7]_i_15_n_5 ,sext_ln504_7_fu_3418_p1[10:8]}));
  CARRY8 \select_ln510_reg_4223_reg[7]_i_44 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\select_ln510_reg_4223_reg[7]_i_44_n_5 ,\select_ln510_reg_4223_reg[7]_i_44_n_6 ,\select_ln510_reg_4223_reg[7]_i_44_n_7 ,\select_ln510_reg_4223_reg[7]_i_44_n_8 ,\select_ln510_reg_4223_reg[7]_i_44_n_9 ,\select_ln510_reg_4223_reg[7]_i_44_n_10 ,\select_ln510_reg_4223_reg[7]_i_44_n_11 ,\select_ln510_reg_4223_reg[7]_i_44_n_12 }),
        .DI({p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110}),
        .O(add_ln504_2_fu_3344_p2[7:0]),
        .S({\select_ln510_reg_4223[7]_i_62_n_5 ,\select_ln510_reg_4223[7]_i_63_n_5 ,\select_ln510_reg_4223[7]_i_64_n_5 ,\select_ln510_reg_4223[7]_i_65_n_5 ,\select_ln510_reg_4223[7]_i_66_n_5 ,\select_ln510_reg_4223[7]_i_67_n_5 ,\select_ln510_reg_4223[7]_i_68_n_5 ,\select_ln510_reg_4223[7]_i_69_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \select_ln510_reg_4223_reg[7]_i_53 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\select_ln510_reg_4223_reg[7]_i_53_n_5 ,\select_ln510_reg_4223_reg[7]_i_53_n_6 ,\select_ln510_reg_4223_reg[7]_i_53_n_7 ,\select_ln510_reg_4223_reg[7]_i_53_n_8 ,\select_ln510_reg_4223_reg[7]_i_53_n_9 ,\select_ln510_reg_4223_reg[7]_i_53_n_10 ,\select_ln510_reg_4223_reg[7]_i_53_n_11 ,\select_ln510_reg_4223_reg[7]_i_53_n_12 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW_select_ln510_reg_4223_reg[7]_i_53_O_UNCONNECTED [7:0]),
        .S({\select_ln510_reg_4223[7]_i_70_n_5 ,\select_ln510_reg_4223[7]_i_71_n_5 ,\select_ln510_reg_4223[7]_i_72_n_5 ,\select_ln510_reg_4223[7]_i_73_n_5 ,\select_ln510_reg_4223[7]_i_74_n_5 ,\select_ln510_reg_4223[7]_i_75_n_5 ,\select_ln510_reg_4223[7]_i_76_n_5 ,add_ln504_2_fu_3344_p2[0]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1
   (P,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q);
  output [21:0]P;
  input CEP;
  input ap_clk;
  input [9:0]DSP_ALU_INST;
  input [11:0]Q;

  wire CEP;
  wire [9:0]DSP_ALU_INST;
  wire [21:0]P;
  wire [11:0]Q;
  wire ap_clk;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEP),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:23],tmp_product_n_88,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_12s_10ns_22_1_1_17
   (P,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    Q);
  output [21:0]P;
  input CEP;
  input ap_clk;
  input [9:0]DSP_ALU_INST;
  input [11:0]Q;

  wire CEP;
  wire [9:0]DSP_ALU_INST;
  wire [21:0]P;
  wire [11:0]Q;
  wire ap_clk;
  wire tmp_product_n_88;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:23]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q[11],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEP),
        .CEA2(CEP),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:23],tmp_product_n_88,P}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1
   (P,
    CEA2,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    q0_reg_12,
    CEP,
    ap_clk,
    B,
    A,
    ap_enable_reg_pp0_iter4,
    DSP_A_B_DATA_INST,
    O);
  output [9:0]P;
  output CEA2;
  output q0_reg;
  output q0_reg_0;
  output q0_reg_1;
  output q0_reg_2;
  output q0_reg_3;
  output q0_reg_4;
  output q0_reg_5;
  output q0_reg_6;
  output q0_reg_7;
  output q0_reg_8;
  output q0_reg_9;
  output q0_reg_10;
  output q0_reg_11;
  output q0_reg_12;
  input CEP;
  input ap_clk;
  input [8:0]B;
  input [17:0]A;
  input ap_enable_reg_pp0_iter4;
  input DSP_A_B_DATA_INST;
  input [7:0]O;

  wire [17:0]A;
  wire [8:0]B;
  wire CEA2;
  wire CEP;
  wire DSP_A_B_DATA_INST;
  wire [7:0]O;
  wire [9:0]P;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter4;
  wire g0_b8_n_5;
  wire g0_b9_n_5;
  wire g1_b8_n_5;
  wire g1_b9_n_5;
  wire g2_b8_n_5;
  wire g3_b8_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_48_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_49_n_5;
  wire q0_reg;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_11;
  wire q0_reg_12;
  wire q0_reg_2;
  wire q0_reg_3;
  wire q0_reg_4;
  wire q0_reg_5;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'h000FF81F1CCBBD3F)) 
    g0_b10
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_3));
  LUT6 #(
    .INIT(64'h000007FF03C76977)) 
    g0_b11
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF003F1B9F)) 
    g0_b12
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_5));
  LUT6 #(
    .INIT(64'h00000000FFFF0757)) 
    g0_b13
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h000000F7)) 
    g0_b14
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_10));
  LUT6 #(
    .INIT(64'h00000000000000F7)) 
    g0_b15
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    g0_b16
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[4]),
        .I3(O[5]),
        .O(q0_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    g0_b17
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_8));
  LUT6 #(
    .INIT(64'h1E31992BAC195B1F)) 
    g0_b8
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b8_n_5));
  LUT6 #(
    .INIT(64'h01F078E7655125D7)) 
    g0_b9
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b9_n_5));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h000007FF)) 
    g1_b10
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_0));
  LUT6 #(
    .INIT(64'h0003FF803FC07C1F)) 
    g1_b8
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b8_n_5));
  LUT6 #(
    .INIT(64'h0000007FFFC003FF)) 
    g1_b9
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b9_n_5));
  LUT6 #(
    .INIT(64'hFFFFF8000007FFFF)) 
    g2_b8
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b8_n_5));
  LUT6 #(
    .INIT(64'h000007FFFFFFFFFF)) 
    g2_b9
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_2));
  LUT6 #(
    .INIT(64'h0000000000001FFF)) 
    g3_b8
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b8_n_5));
  LUT2 #(
    .INIT(4'h2)) 
    lshr_ln501_1_reg_4193_reg_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(DSP_A_B_DATA_INST),
        .O(CEA2));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_22
       (.I0(g0_b9_n_5),
        .I1(g1_b9_n_5),
        .O(q0_reg_12),
        .S(O[6]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h2)) 
    lshr_ln501_1_reg_4193_reg_i_23
       (.I0(q0_reg_2),
        .I1(O[6]),
        .O(q0_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    lshr_ln501_1_reg_4193_reg_i_24
       (.I0(O[6]),
        .I1(q0_reg_0),
        .I2(O[7]),
        .O(q0_reg));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_25
       (.I0(lshr_ln501_1_reg_4193_reg_i_48_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_49_n_5),
        .O(q0_reg_11),
        .S(O[7]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_48
       (.I0(g0_b8_n_5),
        .I1(g1_b8_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_48_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_49
       (.I0(g2_b8_n_5),
        .I1(g3_b8_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_49_n_5),
        .S(O[6]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:28],tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,P,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_mul_18s_9ns_18_1_1_18
   (P,
    q0_reg,
    q0_reg_0,
    q0_reg_1,
    q0_reg_2,
    q0_reg_3,
    q0_reg_4,
    q0_reg_5,
    q0_reg_6,
    q0_reg_7,
    q0_reg_8,
    q0_reg_9,
    q0_reg_10,
    q0_reg_11,
    q0_reg_12,
    q0_reg_13,
    q0_reg_14,
    q0_reg_15,
    q0_reg_16,
    q0_reg_17,
    q0_reg_18,
    q0_reg_19,
    q0_reg_20,
    q0_reg_21,
    q0_reg_22,
    q0_reg_23,
    q0_reg_24,
    q0_reg_25,
    q0_reg_26,
    q0_reg_27,
    q0_reg_28,
    q0_reg_29,
    q0_reg_30,
    q0_reg_31,
    q0_reg_32,
    q0_reg_33,
    q0_reg_34,
    q0_reg_35,
    q0_reg_36,
    q0_reg_37,
    q0_reg_38,
    q0_reg_39,
    q0_reg_40,
    q0_reg_41,
    q0_reg_42,
    q0_reg_43,
    q0_reg_44,
    q0_reg_45,
    q0_reg_46,
    q0_reg_47,
    q0_reg_48,
    q0_reg_49,
    q0_reg_50,
    q0_reg_51,
    q0_reg_52,
    q0_reg_53,
    q0_reg_54,
    q0_reg_55,
    CEA2,
    CEP,
    ap_clk,
    DSP_ALU_INST,
    A,
    O,
    lshr_ln501_1_reg_4193_reg_i_40,
    lshr_ln501_1_reg_4193_reg_i_36);
  output [9:0]P;
  output q0_reg;
  output q0_reg_0;
  output q0_reg_1;
  output q0_reg_2;
  output q0_reg_3;
  output q0_reg_4;
  output q0_reg_5;
  output q0_reg_6;
  output q0_reg_7;
  output q0_reg_8;
  output q0_reg_9;
  output q0_reg_10;
  output q0_reg_11;
  output q0_reg_12;
  output q0_reg_13;
  output q0_reg_14;
  output q0_reg_15;
  output q0_reg_16;
  output q0_reg_17;
  output q0_reg_18;
  output q0_reg_19;
  output q0_reg_20;
  output q0_reg_21;
  output q0_reg_22;
  output q0_reg_23;
  output q0_reg_24;
  output q0_reg_25;
  output q0_reg_26;
  output q0_reg_27;
  output q0_reg_28;
  output q0_reg_29;
  output q0_reg_30;
  output q0_reg_31;
  output q0_reg_32;
  output q0_reg_33;
  output q0_reg_34;
  output q0_reg_35;
  output q0_reg_36;
  output q0_reg_37;
  output q0_reg_38;
  output q0_reg_39;
  output q0_reg_40;
  output q0_reg_41;
  output q0_reg_42;
  output q0_reg_43;
  output q0_reg_44;
  output q0_reg_45;
  output q0_reg_46;
  output q0_reg_47;
  output q0_reg_48;
  output q0_reg_49;
  output q0_reg_50;
  output q0_reg_51;
  output q0_reg_52;
  output q0_reg_53;
  output q0_reg_54;
  output q0_reg_55;
  input CEA2;
  input CEP;
  input ap_clk;
  input [8:0]DSP_ALU_INST;
  input [17:0]A;
  input [7:0]O;
  input lshr_ln501_1_reg_4193_reg_i_40;
  input lshr_ln501_1_reg_4193_reg_i_36;

  wire [17:0]A;
  wire CEA2;
  wire CEP;
  wire [8:0]DSP_ALU_INST;
  wire [7:0]O;
  wire [9:0]P;
  wire ap_clk;
  wire g0_b0_n_5;
  wire g0_b1_n_5;
  wire g0_b2_n_5;
  wire g0_b3_n_5;
  wire g0_b4_n_5;
  wire g0_b5_n_5;
  wire g0_b6_n_5;
  wire g0_b7_n_5;
  wire g10_b0_n_5;
  wire g10_b1_n_5;
  wire g10_b2_n_5;
  wire g10_b3_n_5;
  wire g10_b4_n_5;
  wire g11_b0_n_5;
  wire g11_b1_n_5;
  wire g11_b2_n_5;
  wire g11_b3_n_5;
  wire g11_b4_n_5;
  wire g11_b5_n_5;
  wire g12_b0_n_5;
  wire g12_b1_n_5;
  wire g12_b2_n_5;
  wire g12_b3_n_5;
  wire g12_b4_n_5;
  wire g13_b0_n_5;
  wire g13_b1_n_5;
  wire g13_b2_n_5;
  wire g13_b3_n_5;
  wire g13_b4_n_5;
  wire g14_b0_n_5;
  wire g14_b1_n_5;
  wire g14_b2_n_5;
  wire g14_b3_n_5;
  wire g14_b4_n_5;
  wire g15_b0_n_5;
  wire g15_b1_n_5;
  wire g15_b2_n_5;
  wire g15_b3_n_5;
  wire g16_b0_n_5;
  wire g16_b1_n_5;
  wire g16_b2_n_5;
  wire g16_b3_n_5;
  wire g17_b0_n_5;
  wire g17_b1_n_5;
  wire g17_b2_n_5;
  wire g17_b3_n_5;
  wire g17_b4_n_5;
  wire g18_b0_n_5;
  wire g18_b1_n_5;
  wire g18_b2_n_5;
  wire g18_b3_n_5;
  wire g18_b4_n_5;
  wire g19_b0_n_5;
  wire g19_b1_n_5;
  wire g19_b2_n_5;
  wire g19_b3_n_5;
  wire g19_b4_n_5;
  wire g1_b0_n_5;
  wire g1_b1_n_5;
  wire g1_b2_n_5;
  wire g1_b3_n_5;
  wire g1_b4_n_5;
  wire g1_b5_n_5;
  wire g1_b6_n_5;
  wire g1_b7_n_5;
  wire g20_b0_n_5;
  wire g20_b1_n_5;
  wire g20_b2_n_5;
  wire g21_b0_n_5;
  wire g21_b1_n_5;
  wire g21_b2_n_5;
  wire g22_b0_n_5;
  wire g22_b1_n_5;
  wire g22_b2_n_5;
  wire g22_b3_n_5;
  wire g23_b0_n_5;
  wire g23_b1_n_5;
  wire g23_b2_n_5;
  wire g23_b3_n_5;
  wire g24_b0_n_5;
  wire g24_b1_n_5;
  wire g24_b2_n_5;
  wire g24_b3_n_5;
  wire g25_b0_n_5;
  wire g25_b1_n_5;
  wire g26_b0_n_5;
  wire g26_b1_n_5;
  wire g26_b2_n_5;
  wire g26_b3_n_5;
  wire g27_b0_n_5;
  wire g27_b1_n_5;
  wire g27_b2_n_5;
  wire g28_b0_n_5;
  wire g28_b1_n_5;
  wire g28_b3_n_5;
  wire g29_b0_n_5;
  wire g29_b1_n_5;
  wire g2_b0_n_5;
  wire g2_b1_n_5;
  wire g2_b2_n_5;
  wire g2_b3_n_5;
  wire g2_b4_n_5;
  wire g2_b5_n_5;
  wire g2_b6_n_5;
  wire g2_b7_n_5;
  wire g30_b0_n_5;
  wire g30_b1_n_5;
  wire g30_b2_n_5;
  wire g31_b0_n_5;
  wire g31_b1_n_5;
  wire g3_b0_n_5;
  wire g3_b1_n_5;
  wire g3_b2_n_5;
  wire g3_b3_n_5;
  wire g3_b4_n_5;
  wire g3_b5_n_5;
  wire g3_b6_n_5;
  wire g3_b7_n_5;
  wire g4_b0_n_5;
  wire g4_b1_n_5;
  wire g4_b2_n_5;
  wire g4_b3_n_5;
  wire g4_b4_n_5;
  wire g4_b5_n_5;
  wire g4_b6_n_5;
  wire g4_b7_n_5;
  wire g5_b0_n_5;
  wire g5_b1_n_5;
  wire g5_b2_n_5;
  wire g5_b3_n_5;
  wire g5_b4_n_5;
  wire g5_b5_n_5;
  wire g5_b6_n_5;
  wire g6_b0_n_5;
  wire g6_b1_n_5;
  wire g6_b2_n_5;
  wire g6_b3_n_5;
  wire g6_b4_n_5;
  wire g6_b5_n_5;
  wire g6_b6_n_5;
  wire g6_b7_n_5;
  wire g7_b0_n_5;
  wire g7_b1_n_5;
  wire g7_b2_n_5;
  wire g7_b3_n_5;
  wire g7_b4_n_5;
  wire g7_b5_n_5;
  wire g7_b6_n_5;
  wire g8_b0_n_5;
  wire g8_b1_n_5;
  wire g8_b2_n_5;
  wire g8_b3_n_5;
  wire g8_b4_n_5;
  wire g8_b5_n_5;
  wire g9_b0_n_5;
  wire g9_b1_n_5;
  wire g9_b2_n_5;
  wire g9_b3_n_5;
  wire g9_b4_n_5;
  wire g9_b5_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_100_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_101_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_102_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_103_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_104_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_105_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_106_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_107_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_108_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_109_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_110_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_111_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_112_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_113_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_114_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_115_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_116_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_117_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_118_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_119_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_120_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_121_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_122_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_123_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_124_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_125_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_126_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_127_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_128_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_129_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_130_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_131_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_132_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_133_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_134_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_135_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_136_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_137_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_138_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_139_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_140_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_141_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_142_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_143_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_144_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_145_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_146_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_147_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_148_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_149_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_150_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_151_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_152_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_153_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_154_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_155_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_156_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_157_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_158_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_159_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_36;
  wire lshr_ln501_1_reg_4193_reg_i_40;
  wire lshr_ln501_1_reg_4193_reg_i_50_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_51_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_98_n_5;
  wire lshr_ln501_1_reg_4193_reg_i_99_n_5;
  wire q0_reg;
  wire q0_reg_0;
  wire q0_reg_1;
  wire q0_reg_10;
  wire q0_reg_11;
  wire q0_reg_12;
  wire q0_reg_13;
  wire q0_reg_14;
  wire q0_reg_15;
  wire q0_reg_16;
  wire q0_reg_17;
  wire q0_reg_18;
  wire q0_reg_19;
  wire q0_reg_2;
  wire q0_reg_20;
  wire q0_reg_21;
  wire q0_reg_22;
  wire q0_reg_23;
  wire q0_reg_24;
  wire q0_reg_25;
  wire q0_reg_26;
  wire q0_reg_27;
  wire q0_reg_28;
  wire q0_reg_29;
  wire q0_reg_3;
  wire q0_reg_30;
  wire q0_reg_31;
  wire q0_reg_32;
  wire q0_reg_33;
  wire q0_reg_34;
  wire q0_reg_35;
  wire q0_reg_36;
  wire q0_reg_37;
  wire q0_reg_38;
  wire q0_reg_39;
  wire q0_reg_4;
  wire q0_reg_40;
  wire q0_reg_41;
  wire q0_reg_42;
  wire q0_reg_43;
  wire q0_reg_44;
  wire q0_reg_45;
  wire q0_reg_46;
  wire q0_reg_47;
  wire q0_reg_48;
  wire q0_reg_49;
  wire q0_reg_5;
  wire q0_reg_50;
  wire q0_reg_51;
  wire q0_reg_52;
  wire q0_reg_53;
  wire q0_reg_54;
  wire q0_reg_55;
  wire q0_reg_6;
  wire q0_reg_7;
  wire q0_reg_8;
  wire q0_reg_9;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_tmp_product_P_UNCONNECTED;
  wire [47:0]NLW_tmp_product_PCOUT_UNCONNECTED;
  wire [7:0]NLW_tmp_product_XOROUT_UNCONNECTED;

  LUT6 #(
    .INIT(64'hBF13B79B2AFD1B9F)) 
    g0_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b0_n_5));
  LUT6 #(
    .INIT(64'h0EE4404775750F57)) 
    g0_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b1_n_5));
  LUT6 #(
    .INIT(64'h46CB10272A8BFF3F)) 
    g0_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b2_n_5));
  LUT6 #(
    .INIT(64'h29848325A94301F7)) 
    g0_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b3_n_5));
  LUT6 #(
    .INIT(64'h1AFD0B551213191F)) 
    g0_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b4_n_5));
  LUT6 #(
    .INIT(64'h065606714F1F4557)) 
    g0_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b5_n_5));
  LUT6 #(
    .INIT(64'hAB67FED92E2DB7BF)) 
    g0_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b6_n_5));
  LUT6 #(
    .INIT(64'h66D2AB611BED2377)) 
    g0_b7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g0_b7_n_5));
  LUT6 #(
    .INIT(64'h6CCD99326CDB26D9)) 
    g10_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g10_b0_n_5));
  LUT6 #(
    .INIT(64'h1C3C78F1E3C71E38)) 
    g10_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g10_b1_n_5));
  LUT6 #(
    .INIT(64'hFC03F80FE03F01F8)) 
    g10_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g10_b2_n_5));
  LUT6 #(
    .INIT(64'h03FFF8001FFF0007)) 
    g10_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g10_b3_n_5));
  LUT6 #(
    .INIT(64'hFFFFF8000000FFFF)) 
    g10_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g10_b4_n_5));
  LUT6 #(
    .INIT(64'hFFFFF80000000000)) 
    g10_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg));
  LUT6 #(
    .INIT(64'h98CCE66666666666)) 
    g11_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b0_n_5));
  LUT6 #(
    .INIT(64'h783C1E1E1E1E1E1E)) 
    g11_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b1_n_5));
  LUT6 #(
    .INIT(64'hF803FE01FE01FE01)) 
    g11_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b2_n_5));
  LUT6 #(
    .INIT(64'h07FFFE0001FFFE00)) 
    g11_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFE00000001FF)) 
    g11_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b4_n_5));
  LUT6 #(
    .INIT(64'h000001FFFFFFFFFF)) 
    g11_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g11_b5_n_5));
  LUT6 #(
    .INIT(64'hC6318C6318CE6331)) 
    g12_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g12_b0_n_5));
  LUT6 #(
    .INIT(64'hC1F07C1F07C1E0F0)) 
    g12_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g12_b1_n_5));
  LUT6 #(
    .INIT(64'h3FF003FF003FE00F)) 
    g12_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g12_b2_n_5));
  LUT6 #(
    .INIT(64'hFFF00000FFFFE000)) 
    g12_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g12_b3_n_5));
  LUT6 #(
    .INIT(64'hFFF0000000001FFF)) 
    g12_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g12_b4_n_5));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    g12_b5
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[4]),
        .I3(O[5]),
        .O(q0_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h1FFF)) 
    g12_b6
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[4]),
        .I3(O[5]),
        .O(q0_reg_7));
  LUT6 #(
    .INIT(64'h71C71C638E31C639)) 
    g13_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g13_b0_n_5));
  LUT6 #(
    .INIT(64'h0FC0FC1F81F03E07)) 
    g13_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g13_b1_n_5));
  LUT6 #(
    .INIT(64'hFFC003FF800FFE00)) 
    g13_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g13_b2_n_5));
  LUT6 #(
    .INIT(64'h003FFFFF800001FF)) 
    g13_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g13_b3_n_5));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    g13_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g13_b4_n_5));
  LUT6 #(
    .INIT(64'hE3C78E1C70E38F1C)) 
    g14_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g14_b0_n_5));
  LUT6 #(
    .INIT(64'h1FC07E03F01F80FC)) 
    g14_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g14_b1_n_5));
  LUT6 #(
    .INIT(64'h003FFE000FFF8003)) 
    g14_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g14_b2_n_5));
  LUT6 #(
    .INIT(64'h000001FFFFFF8000)) 
    g14_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g14_b3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF8000)) 
    g14_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g14_b4_n_5));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    g14_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_0));
  LUT6 #(
    .INIT(64'h1E1E1E1E3C3878F1)) 
    g15_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g15_b0_n_5));
  LUT6 #(
    .INIT(64'h01FE01FE03F807F0)) 
    g15_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g15_b1_n_5));
  LUT6 #(
    .INIT(64'h0001FFFE0007FFF0)) 
    g15_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g15_b2_n_5));
  LUT6 #(
    .INIT(64'h00000001FFFFFFF0)) 
    g15_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g15_b3_n_5));
  LUT6 #(
    .INIT(64'hF0783C3C1E1E1E1F)) 
    g16_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g16_b0_n_5));
  LUT6 #(
    .INIT(64'h0FF803FC01FE01FF)) 
    g16_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g16_b1_n_5));
  LUT6 #(
    .INIT(64'h0007FFFC0001FFFF)) 
    g16_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g16_b2_n_5));
  LUT5 #(
    .INIT(32'h0001FFFF)) 
    g16_b3
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(g16_b3_n_5));
  LUT6 #(
    .INIT(64'hC1F07C3E0F87C1E0)) 
    g17_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g17_b0_n_5));
  LUT6 #(
    .INIT(64'hC00FFC01FF803FE0)) 
    g17_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g17_b1_n_5));
  LUT6 #(
    .INIT(64'h3FFFFC00007FFFE0)) 
    g17_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g17_b2_n_5));
  LUT6 #(
    .INIT(64'h000003FFFFFFFFE0)) 
    g17_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g17_b3_n_5));
  LUT6 #(
    .INIT(64'h000000000000001F)) 
    g17_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g17_b4_n_5));
  LUT6 #(
    .INIT(64'hC1F83F07E0F83F07)) 
    g18_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g18_b0_n_5));
  LUT6 #(
    .INIT(64'hC007FF001FF800FF)) 
    g18_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g18_b1_n_5));
  LUT6 #(
    .INIT(64'hC00000FFFFF80000)) 
    g18_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g18_b2_n_5));
  LUT6 #(
    .INIT(64'h3FFFFFFFFFF80000)) 
    g18_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g18_b3_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF80000)) 
    g18_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g18_b4_n_5));
  LUT6 #(
    .INIT(64'h000000000007FFFF)) 
    g18_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_1));
  LUT6 #(
    .INIT(64'h7E07E07E07E07E0F)) 
    g19_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g19_b0_n_5));
  LUT6 #(
    .INIT(64'h01FFE001FFE001FF)) 
    g19_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g19_b1_n_5));
  LUT6 #(
    .INIT(64'hFFFFE000001FFFFF)) 
    g19_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g19_b2_n_5));
  LUT6 #(
    .INIT(64'hFFFFE00000000000)) 
    g19_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g19_b3_n_5));
  LUT6 #(
    .INIT(64'h00001FFFFFFFFFFF)) 
    g19_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g19_b4_n_5));
  LUT6 #(
    .INIT(64'h285EDCB892801A35)) 
    g1_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b0_n_5));
  LUT6 #(
    .INIT(64'h1A9E506FA1088E35)) 
    g1_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b1_n_5));
  LUT6 #(
    .INIT(64'h064B601AC0AFAEB1)) 
    g1_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b2_n_5));
  LUT6 #(
    .INIT(64'h01C6D55300653199)) 
    g1_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b3_n_5));
  LUT6 #(
    .INIT(64'hAA94999C001C9521)) 
    g1_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b4_n_5));
  LUT6 #(
    .INIT(64'h664DB4B55556D9C1)) 
    g1_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b5_n_5));
  LUT6 #(
    .INIT(64'h1E3C738CCCCDB4AB)) 
    g1_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b6_n_5));
  LUT6 #(
    .INIT(64'h01FC0F83C3C38C67)) 
    g1_b7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g1_b7_n_5));
  LUT6 #(
    .INIT(64'hFC07F03F81FC0FC0)) 
    g20_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g20_b0_n_5));
  LUT6 #(
    .INIT(64'hFC000FFF8003FFC0)) 
    g20_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g20_b1_n_5));
  LUT6 #(
    .INIT(64'h03FFFFFF8000003F)) 
    g20_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g20_b2_n_5));
  LUT6 #(
    .INIT(64'h03F80FF01FC07F01)) 
    g21_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g21_b0_n_5));
  LUT6 #(
    .INIT(64'hFFF8000FFFC000FF)) 
    g21_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g21_b1_n_5));
  LUT6 #(
    .INIT(64'h0007FFFFFFC00000)) 
    g21_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g21_b2_n_5));
  LUT6 #(
    .INIT(64'h01FE01FE01FE01FC)) 
    g22_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g22_b0_n_5));
  LUT6 #(
    .INIT(64'hFFFE0001FFFE0003)) 
    g22_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g22_b1_n_5));
  LUT6 #(
    .INIT(64'h0001FFFFFFFE0000)) 
    g22_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g22_b2_n_5));
  LUT6 #(
    .INIT(64'h000000000001FFFF)) 
    g22_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g22_b3_n_5));
  LUT6 #(
    .INIT(64'h3FE00FF803FC03FE)) 
    g23_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g23_b0_n_5));
  LUT6 #(
    .INIT(64'hFFE00007FFFC0001)) 
    g23_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g23_b1_n_5));
  LUT6 #(
    .INIT(64'h001FFFFFFFFC0000)) 
    g23_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g23_b2_n_5));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFFFFFE00)) 
    g23_b3
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(g23_b3_n_5));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h000001FF)) 
    g23_b4
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_9));
  LUT6 #(
    .INIT(64'h801FF003FE00FF80)) 
    g24_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g24_b0_n_5));
  LUT6 #(
    .INIT(64'h80000FFFFE00007F)) 
    g24_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g24_b1_n_5));
  LUT6 #(
    .INIT(64'h7FFFFFFFFE000000)) 
    g24_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g24_b2_n_5));
  LUT6 #(
    .INIT(64'h0000000001FFFFFF)) 
    g24_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g24_b3_n_5));
  LUT6 #(
    .INIT(64'hF001FF801FF801FF)) 
    g25_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g25_b0_n_5));
  LUT6 #(
    .INIT(64'h0FFFFF800007FFFF)) 
    g25_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g25_b1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFF8000000000)) 
    g25_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_2));
  LUT6 #(
    .INIT(64'h0000007FFFFFFFFF)) 
    g25_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_3));
  LUT6 #(
    .INIT(64'hE003FF800FFE003F)) 
    g26_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g26_b0_n_5));
  LUT6 #(
    .INIT(64'hE000007FFFFE0000)) 
    g26_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g26_b1_n_5));
  LUT6 #(
    .INIT(64'hE00000000001FFFF)) 
    g26_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g26_b2_n_5));
  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    g26_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g26_b3_n_5));
  LUT6 #(
    .INIT(64'h00FFF000FFF001FF)) 
    g27_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g27_b0_n_5));
  LUT4 #(
    .INIT(16'hF81F)) 
    g27_b1
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[4]),
        .I3(O[5]),
        .O(g27_b1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h07FF)) 
    g27_b2
       (.I0(O[2]),
        .I1(O[3]),
        .I2(O[4]),
        .I3(O[5]),
        .O(g27_b2_n_5));
  LUT6 #(
    .INIT(64'hFF8003FFE000FFF0)) 
    g28_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g28_b0_n_5));
  LUT6 #(
    .INIT(64'h007FFFFFE000000F)) 
    g28_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g28_b1_n_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFE0000000)) 
    g28_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g28_b3_n_5));
  LUT6 #(
    .INIT(64'h000000001FFFFFFF)) 
    g28_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(q0_reg_4));
  LUT6 #(
    .INIT(64'h03FFF0003FFE000F)) 
    g29_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g29_b0_n_5));
  LUT6 #(
    .INIT(64'h00000FFFFFFE0000)) 
    g29_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g29_b1_n_5));
  LUT6 #(
    .INIT(64'h6C03AAC06A7EAFB9)) 
    g2_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b0_n_5));
  LUT6 #(
    .INIT(64'h700066554C7E6521)) 
    g2_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b1_n_5));
  LUT6 #(
    .INIT(64'h80001E33252B49C1)) 
    g2_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b2_n_5));
  LUT6 #(
    .INIT(64'hAAAAAB5A49B38E01)) 
    g2_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b3_n_5));
  LUT6 #(
    .INIT(64'h99999936DB695AAB)) 
    g2_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b4_n_5));
  LUT6 #(
    .INIT(64'h787878F1C718C667)) 
    g2_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b5_n_5));
  LUT6 #(
    .INIT(64'hF807F80FC0F83E1F)) 
    g2_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b6_n_5));
  LUT6 #(
    .INIT(64'h07FFF8003FF801FF)) 
    g2_b7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g2_b7_n_5));
  LUT6 #(
    .INIT(64'h000FFFE0003FFF00)) 
    g30_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g30_b0_n_5));
  LUT6 #(
    .INIT(64'h0000001FFFFFFF00)) 
    g30_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g30_b1_n_5));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    g30_b2
       (.I0(O[3]),
        .I1(O[4]),
        .I2(O[5]),
        .O(g30_b2_n_5));
  LUT6 #(
    .INIT(64'h0001FFFE0003FFFC)) 
    g31_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g31_b0_n_5));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFC)) 
    g31_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g31_b1_n_5));
  LUT6 #(
    .INIT(64'h01E64B5699801CD5)) 
    g3_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b0_n_5));
  LUT6 #(
    .INIT(64'h001E38CDB4AAA966)) 
    g3_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b1_n_5));
  LUT6 #(
    .INIT(64'hAAAB5296D9333187)) 
    g3_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b2_n_5));
  LUT6 #(
    .INIT(64'h6666C9B24B696B52)) 
    g3_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b3_n_5));
  LUT6 #(
    .INIT(64'h1E1E3871C718E731)) 
    g3_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b4_n_5));
  LUT6 #(
    .INIT(64'h01FE07F03F07E0F0)) 
    g3_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b5_n_5));
  LUT6 #(
    .INIT(64'h0001FFF000FFE00F)) 
    g3_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b6_n_5));
  LUT6 #(
    .INIT(64'h0000000FFFFFE000)) 
    g3_b7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g3_b7_n_5));
  LUT6 #(
    .INIT(64'h925A9556B4998E01)) 
    g4_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b0_n_5));
  LUT6 #(
    .INIT(64'h2493266738E1F001)) 
    g4_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b1_n_5));
  LUT6 #(
    .INIT(64'h92496D2D6A54AAAB)) 
    g4_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b2_n_5));
  LUT6 #(
    .INIT(64'h71C71CE319CC6667)) 
    g4_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b3_n_5));
  LUT6 #(
    .INIT(64'hF03F03E0F83C1E1F)) 
    g4_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b4_n_5));
  LUT6 #(
    .INIT(64'hF000FFE007FC01FF)) 
    g4_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b5_n_5));
  LUT6 #(
    .INIT(64'h0FFFFFE00003FFFF)) 
    g4_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b6_n_5));
  LUT6 #(
    .INIT(64'h0000001FFFFFFFFF)) 
    g4_b7
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g4_b7_n_5));
  LUT6 #(
    .INIT(64'h1F8000003E1E3999)) 
    g5_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b0_n_5));
  LUT6 #(
    .INIT(64'h4AAAAAAAAB54AD2D)) 
    g5_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b1_n_5));
  LUT6 #(
    .INIT(64'hC666666666CD9B64)) 
    g5_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b2_n_5));
  LUT6 #(
    .INIT(64'hC1E1E1E1E1C3871C)) 
    g5_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b3_n_5));
  LUT6 #(
    .INIT(64'h3FE01FE01FC07F03)) 
    g5_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b4_n_5));
  LUT6 #(
    .INIT(64'hFFE0001FFFC000FF)) 
    g5_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b5_n_5));
  LUT6 #(
    .INIT(64'h001FFFFFFFC00000)) 
    g5_b6
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g5_b6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFFFFF800)) 
    g5_b7
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_5));
  LUT6 #(
    .INIT(64'h6DB26CCCCC639E3C)) 
    g6_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b0_n_5));
  LUT6 #(
    .INIT(64'hDB6925A5A5294A95)) 
    g6_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b1_n_5));
  LUT6 #(
    .INIT(64'h38E71C639CE7398C)) 
    g6_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b2_n_5));
  LUT6 #(
    .INIT(64'hF81F03E07C1F0783)) 
    g6_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b3_n_5));
  LUT6 #(
    .INIT(64'h07FF001FFC00FF80)) 
    g6_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b4_n_5));
  LUT6 #(
    .INIT(64'h0000FFFFFC00007F)) 
    g6_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g6_b5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    g6_b6
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(g6_b6_n_5));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00001FFF)) 
    g6_b7
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(g6_b7_n_5));
  LUT6 #(
    .INIT(64'hAAAAA954AD4A5A5B)) 
    g7_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g7_b0_n_5));
  LUT6 #(
    .INIT(64'h666664CD9B26C936)) 
    g7_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g7_b1_n_5));
  LUT6 #(
    .INIT(64'h1E1E1C3C78E1C70E)) 
    g7_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g7_b2_n_5));
  LUT6 #(
    .INIT(64'h01FE03FC07E03F01)) 
    g7_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g7_b3_n_5));
  LUT6 #(
    .INIT(64'h0001FFFC001FFF00)) 
    g7_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g7_b4_n_5));
  LUT5 #(
    .INIT(32'h0001FFF0)) 
    g7_b5
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(g7_b5_n_5));
  LUT3 #(
    .INIT(8'h01)) 
    g7_b6
       (.I0(O[3]),
        .I1(O[4]),
        .I2(O[5]),
        .O(g7_b6_n_5));
  LUT6 #(
    .INIT(64'hAD6A54A955AAAAAB)) 
    g8_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b0_n_5));
  LUT6 #(
    .INIT(64'h9CE63398CC666667)) 
    g8_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b1_n_5));
  LUT6 #(
    .INIT(64'h83E1F0783C1E1E1F)) 
    g8_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b2_n_5));
  LUT6 #(
    .INIT(64'h7FE00FF803FE01FF)) 
    g8_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b3_n_5));
  LUT6 #(
    .INIT(64'h001FFFF80001FFFF)) 
    g8_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b4_n_5));
  LUT6 #(
    .INIT(64'h00000007FFFFFFFF)) 
    g8_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g8_b5_n_5));
  LUT6 #(
    .INIT(64'h2492492DA4B4B4B5)) 
    g9_b0
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b0_n_5));
  LUT6 #(
    .INIT(64'hE38E38E39C738C73)) 
    g9_b1
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b1_n_5));
  LUT6 #(
    .INIT(64'h1F81F81F83F07C0F)) 
    g9_b2
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b2_n_5));
  LUT6 #(
    .INIT(64'hFF8007FF800FFC00)) 
    g9_b3
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b3_n_5));
  LUT6 #(
    .INIT(64'hFF8000007FFFFC00)) 
    g9_b4
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b4_n_5));
  LUT6 #(
    .INIT(64'h007FFFFFFFFFFC00)) 
    g9_b5
       (.I0(O[0]),
        .I1(O[1]),
        .I2(O[2]),
        .I3(O[3]),
        .I4(O[4]),
        .I5(O[5]),
        .O(g9_b5_n_5));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h0000001F)) 
    g9_b6
       (.I0(O[1]),
        .I1(O[2]),
        .I2(O[3]),
        .I3(O[4]),
        .I4(O[5]),
        .O(q0_reg_6));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_100
       (.I0(g8_b4_n_5),
        .I1(g9_b4_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_100_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_101
       (.I0(g10_b4_n_5),
        .I1(g11_b4_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_101_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_102
       (.I0(g4_b4_n_5),
        .I1(g5_b4_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_102_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_103
       (.I0(g6_b4_n_5),
        .I1(g7_b4_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_103_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_104
       (.I0(g0_b4_n_5),
        .I1(g1_b4_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_104_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_105
       (.I0(g2_b4_n_5),
        .I1(g3_b4_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_105_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_106
       (.I0(g12_b3_n_5),
        .I1(g13_b3_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_106_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_107
       (.I0(g14_b3_n_5),
        .I1(g15_b3_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_107_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_108
       (.I0(g8_b3_n_5),
        .I1(g9_b3_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_108_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_109
       (.I0(g10_b3_n_5),
        .I1(g11_b3_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_109_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_110
       (.I0(g4_b3_n_5),
        .I1(g5_b3_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_110_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_111
       (.I0(g6_b3_n_5),
        .I1(g7_b3_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_111_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_112
       (.I0(g0_b3_n_5),
        .I1(g1_b3_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_112_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_113
       (.I0(g2_b3_n_5),
        .I1(g3_b3_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_113_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_114
       (.I0(g16_b3_n_5),
        .I1(g17_b3_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_114_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_115
       (.I0(g18_b3_n_5),
        .I1(g19_b3_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_115_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_116
       (.I0(g12_b2_n_5),
        .I1(g13_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_116_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_117
       (.I0(g14_b2_n_5),
        .I1(g15_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_117_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_118
       (.I0(g8_b2_n_5),
        .I1(g9_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_118_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_119
       (.I0(g10_b2_n_5),
        .I1(g11_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_119_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_120
       (.I0(g4_b2_n_5),
        .I1(g5_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_120_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_121
       (.I0(g6_b2_n_5),
        .I1(g7_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_121_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_122
       (.I0(g0_b2_n_5),
        .I1(g1_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_122_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_123
       (.I0(g2_b2_n_5),
        .I1(g3_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_123_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_124
       (.I0(g20_b2_n_5),
        .I1(g21_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_124_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_125
       (.I0(g22_b2_n_5),
        .I1(g23_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_125_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_126
       (.I0(g16_b2_n_5),
        .I1(g17_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_126_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_127
       (.I0(g18_b2_n_5),
        .I1(g19_b2_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_127_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_128
       (.I0(g12_b1_n_5),
        .I1(g13_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_128_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_129
       (.I0(g14_b1_n_5),
        .I1(g15_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_129_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_130
       (.I0(g8_b1_n_5),
        .I1(g9_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_130_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_131
       (.I0(g10_b1_n_5),
        .I1(g11_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_131_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_132
       (.I0(g4_b1_n_5),
        .I1(g5_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_132_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_133
       (.I0(g6_b1_n_5),
        .I1(g7_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_133_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_134
       (.I0(g0_b1_n_5),
        .I1(g1_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_134_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_135
       (.I0(g2_b1_n_5),
        .I1(g3_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_135_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_136
       (.I0(g28_b1_n_5),
        .I1(g29_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_136_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_137
       (.I0(g30_b1_n_5),
        .I1(g31_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_137_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_138
       (.I0(g24_b1_n_5),
        .I1(g25_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_138_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_139
       (.I0(g26_b1_n_5),
        .I1(g27_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_139_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_140
       (.I0(g20_b1_n_5),
        .I1(g21_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_140_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_141
       (.I0(g22_b1_n_5),
        .I1(g23_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_141_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_142
       (.I0(g16_b1_n_5),
        .I1(g17_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_142_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_143
       (.I0(g18_b1_n_5),
        .I1(g19_b1_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_143_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_144
       (.I0(g12_b0_n_5),
        .I1(g13_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_144_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_145
       (.I0(g14_b0_n_5),
        .I1(g15_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_145_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_146
       (.I0(g8_b0_n_5),
        .I1(g9_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_146_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_147
       (.I0(g10_b0_n_5),
        .I1(g11_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_147_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_148
       (.I0(g4_b0_n_5),
        .I1(g5_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_148_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_149
       (.I0(g6_b0_n_5),
        .I1(g7_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_149_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_150
       (.I0(g0_b0_n_5),
        .I1(g1_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_150_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_151
       (.I0(g2_b0_n_5),
        .I1(g3_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_151_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_152
       (.I0(g28_b0_n_5),
        .I1(g29_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_152_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_153
       (.I0(g30_b0_n_5),
        .I1(g31_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_153_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_154
       (.I0(g24_b0_n_5),
        .I1(g25_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_154_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_155
       (.I0(g26_b0_n_5),
        .I1(g27_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_155_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_156
       (.I0(g20_b0_n_5),
        .I1(g21_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_156_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_157
       (.I0(g22_b0_n_5),
        .I1(g23_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_157_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_158
       (.I0(g16_b0_n_5),
        .I1(g17_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_158_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_159
       (.I0(g18_b0_n_5),
        .I1(g19_b0_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_159_n_5),
        .S(O[6]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_26
       (.I0(lshr_ln501_1_reg_4193_reg_i_50_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_51_n_5),
        .O(q0_reg_54),
        .S(O[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    lshr_ln501_1_reg_4193_reg_i_27
       (.I0(g6_b7_n_5),
        .I1(O[7]),
        .I2(q0_reg_5),
        .I3(O[6]),
        .I4(g4_b7_n_5),
        .O(q0_reg_55));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_50
       (.I0(g0_b7_n_5),
        .I1(g1_b7_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_50_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_51
       (.I0(g2_b7_n_5),
        .I1(g3_b7_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_51_n_5),
        .S(O[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_53
       (.I0(g7_b6_n_5),
        .I1(g6_b6_n_5),
        .I2(O[7]),
        .I3(g5_b6_n_5),
        .I4(O[6]),
        .I5(g4_b6_n_5),
        .O(q0_reg_53));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_54
       (.I0(lshr_ln501_1_reg_4193_reg_i_98_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_99_n_5),
        .O(q0_reg_52),
        .S(O[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_56
       (.I0(g11_b5_n_5),
        .I1(q0_reg),
        .I2(O[7]),
        .I3(g9_b5_n_5),
        .I4(O[6]),
        .I5(g8_b5_n_5),
        .O(q0_reg_51));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_57
       (.I0(g6_b5_n_5),
        .I1(g7_b5_n_5),
        .O(q0_reg_50),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_58
       (.I0(g4_b5_n_5),
        .I1(g5_b5_n_5),
        .O(q0_reg_49),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_59
       (.I0(g2_b5_n_5),
        .I1(g3_b5_n_5),
        .O(q0_reg_48),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_60
       (.I0(g0_b5_n_5),
        .I1(g1_b5_n_5),
        .O(q0_reg_47),
        .S(O[6]));
  LUT5 #(
    .INIT(32'hAFA0CFCF)) 
    lshr_ln501_1_reg_4193_reg_i_61
       (.I0(g19_b4_n_5),
        .I1(g18_b4_n_5),
        .I2(O[7]),
        .I3(g17_b4_n_5),
        .I4(O[6]),
        .O(q0_reg_46));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_62
       (.I0(lshr_ln501_1_reg_4193_reg_i_36),
        .I1(g14_b4_n_5),
        .I2(O[7]),
        .I3(g13_b4_n_5),
        .I4(O[6]),
        .I5(g12_b4_n_5),
        .O(q0_reg_45));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_63
       (.I0(lshr_ln501_1_reg_4193_reg_i_100_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_101_n_5),
        .O(q0_reg_44),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_64
       (.I0(lshr_ln501_1_reg_4193_reg_i_102_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_103_n_5),
        .O(q0_reg_43),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_65
       (.I0(lshr_ln501_1_reg_4193_reg_i_104_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_105_n_5),
        .O(q0_reg_42),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_66
       (.I0(lshr_ln501_1_reg_4193_reg_i_106_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_107_n_5),
        .O(q0_reg_37),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_67
       (.I0(lshr_ln501_1_reg_4193_reg_i_108_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_109_n_5),
        .O(q0_reg_36),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_68
       (.I0(lshr_ln501_1_reg_4193_reg_i_110_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_111_n_5),
        .O(q0_reg_35),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_69
       (.I0(lshr_ln501_1_reg_4193_reg_i_112_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_113_n_5),
        .O(q0_reg_34),
        .S(O[7]));
  LUT4 #(
    .INIT(16'h3B38)) 
    lshr_ln501_1_reg_4193_reg_i_70
       (.I0(g7_b6_n_5),
        .I1(O[7]),
        .I2(O[6]),
        .I3(g28_b3_n_5),
        .O(q0_reg_41));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    lshr_ln501_1_reg_4193_reg_i_71
       (.I0(g26_b3_n_5),
        .I1(O[7]),
        .I2(q0_reg_2),
        .I3(O[6]),
        .I4(g24_b3_n_5),
        .O(q0_reg_40));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_72
       (.I0(g23_b3_n_5),
        .I1(g22_b3_n_5),
        .I2(O[7]),
        .I3(q0_reg_5),
        .I4(O[6]),
        .I5(g13_b4_n_5),
        .O(q0_reg_39));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_73
       (.I0(lshr_ln501_1_reg_4193_reg_i_114_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_115_n_5),
        .O(q0_reg_38),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_74
       (.I0(lshr_ln501_1_reg_4193_reg_i_116_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_117_n_5),
        .O(q0_reg_29),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_75
       (.I0(lshr_ln501_1_reg_4193_reg_i_118_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_119_n_5),
        .O(q0_reg_28),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_76
       (.I0(lshr_ln501_1_reg_4193_reg_i_120_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_121_n_5),
        .O(q0_reg_27),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_77
       (.I0(lshr_ln501_1_reg_4193_reg_i_122_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_123_n_5),
        .O(q0_reg_26),
        .S(O[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_78
       (.I0(lshr_ln501_1_reg_4193_reg_i_40),
        .I1(g30_b2_n_5),
        .I2(O[7]),
        .I3(g22_b3_n_5),
        .I4(O[6]),
        .I5(g28_b3_n_5),
        .O(q0_reg_33));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    lshr_ln501_1_reg_4193_reg_i_79
       (.I0(g27_b2_n_5),
        .I1(g26_b2_n_5),
        .I2(O[7]),
        .I3(q0_reg_2),
        .I4(O[6]),
        .I5(g24_b2_n_5),
        .O(q0_reg_32));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_80
       (.I0(lshr_ln501_1_reg_4193_reg_i_124_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_125_n_5),
        .O(q0_reg_31),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_81
       (.I0(lshr_ln501_1_reg_4193_reg_i_126_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_127_n_5),
        .O(q0_reg_30),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_82
       (.I0(lshr_ln501_1_reg_4193_reg_i_128_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_129_n_5),
        .O(q0_reg_21),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_83
       (.I0(lshr_ln501_1_reg_4193_reg_i_130_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_131_n_5),
        .O(q0_reg_20),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_84
       (.I0(lshr_ln501_1_reg_4193_reg_i_132_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_133_n_5),
        .O(q0_reg_19),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_85
       (.I0(lshr_ln501_1_reg_4193_reg_i_134_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_135_n_5),
        .O(q0_reg_18),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_86
       (.I0(lshr_ln501_1_reg_4193_reg_i_136_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_137_n_5),
        .O(q0_reg_25),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_87
       (.I0(lshr_ln501_1_reg_4193_reg_i_138_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_139_n_5),
        .O(q0_reg_24),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_88
       (.I0(lshr_ln501_1_reg_4193_reg_i_140_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_141_n_5),
        .O(q0_reg_23),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_89
       (.I0(lshr_ln501_1_reg_4193_reg_i_142_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_143_n_5),
        .O(q0_reg_22),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_90
       (.I0(lshr_ln501_1_reg_4193_reg_i_144_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_145_n_5),
        .O(q0_reg_13),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_91
       (.I0(lshr_ln501_1_reg_4193_reg_i_146_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_147_n_5),
        .O(q0_reg_12),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_92
       (.I0(lshr_ln501_1_reg_4193_reg_i_148_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_149_n_5),
        .O(q0_reg_11),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_93
       (.I0(lshr_ln501_1_reg_4193_reg_i_150_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_151_n_5),
        .O(q0_reg_10),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_94
       (.I0(lshr_ln501_1_reg_4193_reg_i_152_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_153_n_5),
        .O(q0_reg_17),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_95
       (.I0(lshr_ln501_1_reg_4193_reg_i_154_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_155_n_5),
        .O(q0_reg_16),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_96
       (.I0(lshr_ln501_1_reg_4193_reg_i_156_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_157_n_5),
        .O(q0_reg_15),
        .S(O[7]));
  MUXF8 lshr_ln501_1_reg_4193_reg_i_97
       (.I0(lshr_ln501_1_reg_4193_reg_i_158_n_5),
        .I1(lshr_ln501_1_reg_4193_reg_i_159_n_5),
        .O(q0_reg_14),
        .S(O[7]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_98
       (.I0(g0_b6_n_5),
        .I1(g1_b6_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_98_n_5),
        .S(O[6]));
  MUXF7 lshr_ln501_1_reg_4193_reg_i_99
       (.I0(g2_b6_n_5),
        .I1(g3_b6_n_5),
        .O(lshr_ln501_1_reg_4193_reg_i_99_n_5),
        .S(O[6]));
  (* KEEP_HIERARCHY = "yes" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(0),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    tmp_product
       (.A({A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A[17],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(CEP),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_product_P_UNCONNECTED[47:28],tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,P,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105,tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_product_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_tmp_product_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s
   (Q,
    E,
    \d_read_reg_22_reg[11]_0 ,
    ap_clk);
  output [11:0]Q;
  input [0:0]E;
  input [11:0]\d_read_reg_22_reg[11]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;

  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_20
   (xor_ln188_fu_239_p2,
    Q,
    cmp10241_fu_233_p2,
    E,
    \d_read_reg_22_reg[11]_0 ,
    ap_clk);
  output xor_ln188_fu_239_p2;
  output [11:0]Q;
  output cmp10241_fu_233_p2;
  input [0:0]E;
  input [11:0]\d_read_reg_22_reg[11]_0 ;
  input ap_clk;

  wire [0:0]E;
  wire [11:0]Q;
  wire ap_clk;
  wire cmp10241_fu_233_p2;
  wire [11:0]\d_read_reg_22_reg[11]_0 ;
  wire xor_ln188_fu_239_p2;
  wire \xor_ln188_reg_358[0]_i_2_n_5 ;
  wire \xor_ln188_reg_358[0]_i_3_n_5 ;

  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \cmp10241_reg_353[0]_i_1 
       (.I0(\xor_ln188_reg_358[0]_i_2_n_5 ),
        .I1(\xor_ln188_reg_358[0]_i_3_n_5 ),
        .O(cmp10241_fu_233_p2));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\d_read_reg_22_reg[11]_0 [9]),
        .Q(Q[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \xor_ln188_reg_358[0]_i_1 
       (.I0(\xor_ln188_reg_358[0]_i_2_n_5 ),
        .I1(\xor_ln188_reg_358[0]_i_3_n_5 ),
        .O(xor_ln188_fu_239_p2));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xor_ln188_reg_358[0]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(\xor_ln188_reg_358[0]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \xor_ln188_reg_358[0]_i_3 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(Q[11]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(\xor_ln188_reg_358[0]_i_3_n_5 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both
   (ack_in_t_reg_0,
    Q,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[7]_1 ,
    ap_rst_n_inv,
    ap_clk,
    s_axis_video_TVALID,
    s_axis_video_TREADY_int_regslice__1,
    \axi_data_fu_84_reg[0] ,
    \axi_data_fu_84_reg[7] ,
    s_axis_video_TDATA);
  output ack_in_t_reg_0;
  output [0:0]Q;
  output [7:0]\data_p1_reg[7]_0 ;
  output [7:0]\data_p1_reg[7]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_axis_video_TVALID;
  input s_axis_video_TREADY_int_regslice__1;
  input \axi_data_fu_84_reg[0] ;
  input [7:0]\axi_data_fu_84_reg[7] ;
  input [7:0]s_axis_video_TDATA;

  wire [0:0]Q;
  wire ack_in_t_i_1_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \axi_data_fu_84_reg[0] ;
  wire [7:0]\axi_data_fu_84_reg[7] ;
  wire \data_p1[0]_i_1__0_n_5 ;
  wire \data_p1[1]_i_1__0_n_5 ;
  wire \data_p1[2]_i_1__0_n_5 ;
  wire \data_p1[3]_i_1__0_n_5 ;
  wire \data_p1[4]_i_1__0_n_5 ;
  wire \data_p1[5]_i_1__0_n_5 ;
  wire \data_p1[6]_i_1__0_n_5 ;
  wire \data_p1[7]_i_2_n_5 ;
  wire [7:0]\data_p1_reg[7]_0 ;
  wire [7:0]\data_p1_reg[7]_1 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire [7:0]s_axis_video_TDATA;
  wire s_axis_video_TREADY_int_regslice__1;
  wire s_axis_video_TVALID;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_5 ;
  wire \state[1]_i_1_n_5 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(s_axis_video_TVALID),
        .I1(s_axis_video_TREADY_int_regslice__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(ack_in_t_reg_0),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TREADY_int_regslice__1),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    ack_in_t_i_1
       (.I0(ack_in_t_reg_0),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TREADY_int_regslice__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[0]_i_1 
       (.I0(\data_p1_reg[7]_1 [0]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[7] [0]),
        .O(\data_p1_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[1]_i_1 
       (.I0(\data_p1_reg[7]_1 [1]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[7] [1]),
        .O(\data_p1_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[2]_i_1 
       (.I0(\data_p1_reg[7]_1 [2]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[7] [2]),
        .O(\data_p1_reg[7]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[3]_i_1 
       (.I0(\data_p1_reg[7]_1 [3]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[7] [3]),
        .O(\data_p1_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[4]_i_1 
       (.I0(\data_p1_reg[7]_1 [4]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[7] [4]),
        .O(\data_p1_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[5]_i_1 
       (.I0(\data_p1_reg[7]_1 [5]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[7] [5]),
        .O(\data_p1_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[6]_i_1 
       (.I0(\data_p1_reg[7]_1 [6]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[7] [6]),
        .O(\data_p1_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_fu_84[7]_i_2 
       (.I0(\data_p1_reg[7]_1 [7]),
        .I1(\axi_data_fu_84_reg[0] ),
        .I2(\axi_data_fu_84_reg[7] [7]),
        .O(\data_p1_reg[7]_0 [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_5_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[0]),
        .O(\data_p1[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_5_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[1]),
        .O(\data_p1[1]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_5_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[2]),
        .O(\data_p1[2]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[3]),
        .O(\data_p1[3]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[4]),
        .O(\data_p1[4]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[5]),
        .O(\data_p1[5]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[6]),
        .O(\data_p1[6]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[7]_i_1__0 
       (.I0(s_axis_video_TVALID),
        .I1(s_axis_video_TREADY_int_regslice__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TDATA[7]),
        .O(\data_p1[7]_i_2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_5 ),
        .Q(\data_p1_reg[7]_1 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_5 ),
        .Q(\data_p1_reg[7]_1 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_5 ),
        .Q(\data_p1_reg[7]_1 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_5 ),
        .Q(\data_p1_reg[7]_1 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_5 ),
        .Q(\data_p1_reg[7]_1 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_5 ),
        .Q(\data_p1_reg[7]_1 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_5 ),
        .Q(\data_p1_reg[7]_1 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_5 ),
        .Q(\data_p1_reg[7]_1 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(s_axis_video_TVALID),
        .I1(ack_in_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[4]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[5]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[6]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(s_axis_video_TDATA[7]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFDFC000)) 
    \state[0]_i_1__0 
       (.I0(s_axis_video_TREADY_int_regslice__1),
        .I1(s_axis_video_TVALID),
        .I2(state),
        .I3(ack_in_t_reg_0),
        .I4(Q),
        .O(\state[0]_i_1__0_n_5 ));
  LUT4 #(
    .INIT(16'hFF75)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(s_axis_video_TVALID),
        .I2(state),
        .I3(s_axis_video_TREADY_int_regslice__1),
        .O(\state[1]_i_1_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_5 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_5 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0
   (ack_in_t_reg_0,
    data_p2,
    m_axis_video_TLAST,
    Q,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    D,
    m_axis_video_TREADY,
    \FSM_sequential_state_reg[1]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
    load_p1);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]m_axis_video_TLAST;
  output [1:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input [0:0]D;
  input m_axis_video_TREADY;
  input \FSM_sequential_state_reg[1]_0 ;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  input load_p1;

  wire [0:0]D;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [1:0]Q;
  wire ack_in_t_i_1__4_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__4_n_5 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST;
  wire load_p1;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [1:1]next__0;

  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(ack_in_t_reg_0),
        .I1(m_axis_video_TREADY),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1__4
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(ack_in_t_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ack_in_t_i_1__4_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__4_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[0]_i_1__4 
       (.I0(data_p2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST),
        .I4(load_p1),
        .I5(m_axis_video_TLAST),
        .O(\data_p1[0]_i_1__4_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__4_n_5 ),
        .Q(m_axis_video_TLAST),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2
   (ack_in_t_reg_0,
    data_p2,
    m_axis_video_TUSER,
    Q,
    ap_rst_n_inv,
    ap_clk,
    \data_p2_reg[0]_0 ,
    D,
    m_axis_video_TREADY,
    \FSM_sequential_state_reg[1]_0 ,
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
    load_p1);
  output ack_in_t_reg_0;
  output data_p2;
  output [0:0]m_axis_video_TUSER;
  output [1:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input \data_p2_reg[0]_0 ;
  input [0:0]D;
  input m_axis_video_TREADY;
  input \FSM_sequential_state_reg[1]_0 ;
  input grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  input load_p1;

  wire [0:0]D;
  wire \FSM_sequential_state_reg[1]_0 ;
  wire [1:0]Q;
  wire ack_in_t_i_1__3_n_5;
  wire ack_in_t_reg_0;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__3_n_5 ;
  wire data_p2;
  wire \data_p2_reg[0]_0 ;
  wire grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER;
  wire load_p1;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire [1:1]next__0;

  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(ack_in_t_reg_0),
        .I1(m_axis_video_TREADY),
        .I2(\FSM_sequential_state_reg[1]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1__3
       (.I0(\FSM_sequential_state_reg[1]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(ack_in_t_reg_0),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ack_in_t_i_1__3_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__3_n_5),
        .Q(ack_in_t_reg_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFB08FFFFFB080000)) 
    \data_p1[0]_i_1__3 
       (.I0(data_p2),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER),
        .I4(load_p1),
        .I5(m_axis_video_TUSER),
        .O(\data_p1[0]_i_1__3_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__3_n_5 ),
        .Q(m_axis_video_TUSER),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2_reg[0]_0 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_21
   (s_axis_video_TLAST_int_regslice,
    \data_p1_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    s_axis_video_TVALID,
    s_axis_video_TREADY_int_regslice__1,
    \axi_last_fu_88_reg[0] ,
    axi_last_2_reg_126,
    s_axis_video_TLAST);
  output s_axis_video_TLAST_int_regslice;
  output \data_p1_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input s_axis_video_TVALID;
  input s_axis_video_TREADY_int_regslice__1;
  input \axi_last_fu_88_reg[0] ;
  input axi_last_2_reg_126;
  input [0:0]s_axis_video_TLAST;

  wire ack_in_t_i_1__1_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire axi_last_2_reg_126;
  wire \axi_last_fu_88_reg[0] ;
  wire \data_p1[0]_i_1__2_n_5 ;
  wire \data_p1[0]_i_2__0_n_5 ;
  wire \data_p1_reg[0]_0 ;
  wire data_p2;
  wire \data_p2[0]_i_1__1_n_5 ;
  wire [1:0]next__0;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TREADY_int_regslice__1;
  wire s_axis_video_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_axis_video_TVALID),
        .I1(s_axis_video_TREADY_int_regslice__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(ack_in_t_reg_n_5),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TREADY_int_regslice__1),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    ack_in_t_i_1__1
       (.I0(ack_in_t_reg_n_5),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TREADY_int_regslice__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__1_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__1_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_fu_88[0]_i_1 
       (.I0(s_axis_video_TLAST_int_regslice),
        .I1(\axi_last_fu_88_reg[0] ),
        .I2(axi_last_2_reg_126),
        .O(\data_p1_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFBABFFFB08A80008)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p1[0]_i_2__0_n_5 ),
        .I1(s_axis_video_TVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_axis_video_TREADY_int_regslice__1),
        .I5(s_axis_video_TLAST_int_regslice),
        .O(\data_p1[0]_i_1__2_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2__0 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TLAST),
        .O(\data_p1[0]_i_2__0_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__2_n_5 ),
        .Q(s_axis_video_TLAST_int_regslice),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__1 
       (.I0(s_axis_video_TLAST),
        .I1(s_axis_video_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__1_n_5 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__1_n_5 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_22
   (\data_p1_reg[0]_0 ,
    ap_clk,
    ap_rst_n_inv,
    s_axis_video_TVALID,
    s_axis_video_TREADY_int_regslice__1,
    s_axis_video_TUSER);
  output \data_p1_reg[0]_0 ;
  input ap_clk;
  input ap_rst_n_inv;
  input s_axis_video_TVALID;
  input s_axis_video_TREADY_int_regslice__1;
  input [0:0]s_axis_video_TUSER;

  wire ack_in_t_i_1__0_n_5;
  wire ack_in_t_reg_n_5;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__1_n_5 ;
  wire \data_p1[0]_i_2_n_5 ;
  wire \data_p1_reg[0]_0 ;
  wire data_p2;
  wire \data_p2[0]_i_1__0_n_5 ;
  wire [1:0]next__0;
  wire s_axis_video_TREADY_int_regslice__1;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(s_axis_video_TVALID),
        .I1(s_axis_video_TREADY_int_regslice__1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h00C3F088)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(ack_in_t_reg_n_5),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TREADY_int_regslice__1),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    ack_in_t_i_1__0
       (.I0(ack_in_t_reg_n_5),
        .I1(s_axis_video_TVALID),
        .I2(s_axis_video_TREADY_int_regslice__1),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(ack_in_t_i_1__0_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__0_n_5),
        .Q(ack_in_t_reg_n_5),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBABFFFB08A80008)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p1[0]_i_2_n_5 ),
        .I1(s_axis_video_TVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_axis_video_TREADY_int_regslice__1),
        .I5(\data_p1_reg[0]_0 ),
        .O(\data_p1[0]_i_1__1_n_5 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_2 
       (.I0(data_p2),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_axis_video_TUSER),
        .O(\data_p1[0]_i_2_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p1[0]_i_1__1_n_5 ),
        .Q(\data_p1_reg[0]_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \data_p2[0]_i_1__0 
       (.I0(s_axis_video_TUSER),
        .I1(s_axis_video_TVALID),
        .I2(ack_in_t_reg_n_5),
        .I3(data_p2),
        .O(\data_p2[0]_i_1__0_n_5 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\data_p2[0]_i_1__0_n_5 ),
        .Q(data_p2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "kria_starter_kit_v_demosaic_0_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1
   (m_axis_video_TREADY_int_regslice,
    Q,
    \ap_CS_fsm_reg[3] ,
    pop__0,
    MultiPixStream2AXIvideo_U0_ap_ready,
    \state_reg[1]_0 ,
    m_axis_video_TDATA,
    ap_rst_n_inv,
    ap_clk,
    D,
    m_axis_video_TREADY,
    \state_reg[0]_0 ,
    \ap_CS_fsm_reg[0] ,
    MultiPixStream2AXIvideo_U0_ap_start,
    icmp_ln228_1_fu_156_p2__22,
    \data_p1_reg[23]_0 ,
    \data_p1_reg[23]_1 ,
    \data_p1_reg[23]_2 ,
    E,
    \data_p2_reg[23]_0 ,
    \data_p1_reg[23]_3 ,
    \state_reg[1]_1 );
  output m_axis_video_TREADY_int_regslice;
  output [1:0]Q;
  output [1:0]\ap_CS_fsm_reg[3] ;
  output pop__0;
  output MultiPixStream2AXIvideo_U0_ap_ready;
  output [1:0]\state_reg[1]_0 ;
  output [23:0]m_axis_video_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]D;
  input m_axis_video_TREADY;
  input \state_reg[0]_0 ;
  input [2:0]\ap_CS_fsm_reg[0] ;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input icmp_ln228_1_fu_156_p2__22;
  input [23:0]\data_p1_reg[23]_0 ;
  input \data_p1_reg[23]_1 ;
  input [23:0]\data_p1_reg[23]_2 ;
  input [0:0]E;
  input [23:0]\data_p2_reg[23]_0 ;
  input [0:0]\data_p1_reg[23]_3 ;
  input [0:0]\state_reg[1]_1 ;

  wire [0:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [1:0]Q;
  wire ack_in_t_i_1__2_n_5;
  wire [2:0]\ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_5 ;
  wire \data_p1[10]_i_1_n_5 ;
  wire \data_p1[11]_i_1_n_5 ;
  wire \data_p1[12]_i_1_n_5 ;
  wire \data_p1[13]_i_1_n_5 ;
  wire \data_p1[14]_i_1_n_5 ;
  wire \data_p1[15]_i_1_n_5 ;
  wire \data_p1[16]_i_1_n_5 ;
  wire \data_p1[17]_i_1_n_5 ;
  wire \data_p1[18]_i_1_n_5 ;
  wire \data_p1[19]_i_1_n_5 ;
  wire \data_p1[1]_i_1_n_5 ;
  wire \data_p1[20]_i_1_n_5 ;
  wire \data_p1[21]_i_1_n_5 ;
  wire \data_p1[22]_i_1_n_5 ;
  wire \data_p1[23]_i_2_n_5 ;
  wire \data_p1[2]_i_1_n_5 ;
  wire \data_p1[3]_i_1_n_5 ;
  wire \data_p1[4]_i_1_n_5 ;
  wire \data_p1[5]_i_1_n_5 ;
  wire \data_p1[6]_i_1_n_5 ;
  wire \data_p1[7]_i_1_n_5 ;
  wire \data_p1[8]_i_1_n_5 ;
  wire \data_p1[9]_i_1_n_5 ;
  wire [23:0]\data_p1_reg[23]_0 ;
  wire \data_p1_reg[23]_1 ;
  wire [23:0]\data_p1_reg[23]_2 ;
  wire [0:0]\data_p1_reg[23]_3 ;
  wire [23:0]\data_p2_reg[23]_0 ;
  wire \data_p2_reg_n_5_[0] ;
  wire \data_p2_reg_n_5_[10] ;
  wire \data_p2_reg_n_5_[11] ;
  wire \data_p2_reg_n_5_[12] ;
  wire \data_p2_reg_n_5_[13] ;
  wire \data_p2_reg_n_5_[14] ;
  wire \data_p2_reg_n_5_[15] ;
  wire \data_p2_reg_n_5_[16] ;
  wire \data_p2_reg_n_5_[17] ;
  wire \data_p2_reg_n_5_[18] ;
  wire \data_p2_reg_n_5_[19] ;
  wire \data_p2_reg_n_5_[1] ;
  wire \data_p2_reg_n_5_[20] ;
  wire \data_p2_reg_n_5_[21] ;
  wire \data_p2_reg_n_5_[22] ;
  wire \data_p2_reg_n_5_[23] ;
  wire \data_p2_reg_n_5_[2] ;
  wire \data_p2_reg_n_5_[3] ;
  wire \data_p2_reg_n_5_[4] ;
  wire \data_p2_reg_n_5_[5] ;
  wire \data_p2_reg_n_5_[6] ;
  wire \data_p2_reg_n_5_[7] ;
  wire \data_p2_reg_n_5_[8] ;
  wire \data_p2_reg_n_5_[9] ;
  wire icmp_ln228_1_fu_156_p2__22;
  wire [23:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_int_regslice;
  wire [1:1]next__0;
  wire pop__0;
  wire \state[0]_i_1_n_5 ;
  wire \state_reg[0]_0 ;
  wire [1:0]\state_reg[1]_0 ;
  wire [0:0]\state_reg[1]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'h00CCC3A0)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(m_axis_video_TREADY_int_regslice),
        .I1(m_axis_video_TREADY),
        .I2(\state_reg[0]_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(next__0));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    ack_in_t_i_1__2
       (.I0(\state_reg[0]_0 ),
        .I1(m_axis_video_TREADY),
        .I2(m_axis_video_TREADY_int_regslice),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ack_in_t_i_1__2_n_5));
  FDRE ack_in_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ack_in_t_i_1__2_n_5),
        .Q(m_axis_video_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h8A82FFFF8A828A82)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0] [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(m_axis_video_TREADY),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(\ap_CS_fsm_reg[0] [0]),
        .O(\ap_CS_fsm_reg[3] [0]));
  LUT6 #(
    .INIT(64'hFFFF202820282028)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(\ap_CS_fsm_reg[0] [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(m_axis_video_TREADY),
        .I4(icmp_ln228_1_fu_156_p2__22),
        .I5(\ap_CS_fsm_reg[0] [1]),
        .O(\ap_CS_fsm_reg[3] [1]));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[0]_i_1 
       (.I0(\data_p2_reg_n_5_[0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [0]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [0]),
        .O(\data_p1[0]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[10]_i_1 
       (.I0(\data_p2_reg_n_5_[10] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [10]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [10]),
        .O(\data_p1[10]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[11]_i_1 
       (.I0(\data_p2_reg_n_5_[11] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [11]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [11]),
        .O(\data_p1[11]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[12]_i_1 
       (.I0(\data_p2_reg_n_5_[12] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [12]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [12]),
        .O(\data_p1[12]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[13]_i_1 
       (.I0(\data_p2_reg_n_5_[13] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [13]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [13]),
        .O(\data_p1[13]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[14]_i_1 
       (.I0(\data_p2_reg_n_5_[14] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [14]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [14]),
        .O(\data_p1[14]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[15]_i_1 
       (.I0(\data_p2_reg_n_5_[15] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [15]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [15]),
        .O(\data_p1[15]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[16]_i_1 
       (.I0(\data_p2_reg_n_5_[16] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [16]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [16]),
        .O(\data_p1[16]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[17]_i_1 
       (.I0(\data_p2_reg_n_5_[17] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [17]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [17]),
        .O(\data_p1[17]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[18]_i_1 
       (.I0(\data_p2_reg_n_5_[18] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [18]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [18]),
        .O(\data_p1[18]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[19]_i_1 
       (.I0(\data_p2_reg_n_5_[19] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [19]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [19]),
        .O(\data_p1[19]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[1]_i_1 
       (.I0(\data_p2_reg_n_5_[1] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [1]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [1]),
        .O(\data_p1[1]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[20]_i_1 
       (.I0(\data_p2_reg_n_5_[20] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [20]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [20]),
        .O(\data_p1[20]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[21]_i_1 
       (.I0(\data_p2_reg_n_5_[21] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [21]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [21]),
        .O(\data_p1[21]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[22]_i_1 
       (.I0(\data_p2_reg_n_5_[22] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [22]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [22]),
        .O(\data_p1[22]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[23]_i_2 
       (.I0(\data_p2_reg_n_5_[23] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [23]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [23]),
        .O(\data_p1[23]_i_2_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[2]_i_1 
       (.I0(\data_p2_reg_n_5_[2] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [2]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [2]),
        .O(\data_p1[2]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[3]_i_1 
       (.I0(\data_p2_reg_n_5_[3] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [3]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [3]),
        .O(\data_p1[3]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[4]_i_1 
       (.I0(\data_p2_reg_n_5_[4] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [4]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [4]),
        .O(\data_p1[4]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[5]_i_1 
       (.I0(\data_p2_reg_n_5_[5] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [5]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [5]),
        .O(\data_p1[5]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[6]_i_1 
       (.I0(\data_p2_reg_n_5_[6] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [6]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [6]),
        .O(\data_p1[6]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[7]_i_1 
       (.I0(\data_p2_reg_n_5_[7] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [7]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [7]),
        .O(\data_p1[7]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[8]_i_1 
       (.I0(\data_p2_reg_n_5_[8] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [8]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [8]),
        .O(\data_p1[8]_i_1_n_5 ));
  LUT6 #(
    .INIT(64'hFB08FBFBFB080808)) 
    \data_p1[9]_i_1 
       (.I0(\data_p2_reg_n_5_[9] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\data_p1_reg[23]_0 [9]),
        .I4(\data_p1_reg[23]_1 ),
        .I5(\data_p1_reg[23]_2 [9]),
        .O(\data_p1[9]_i_1_n_5 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[0]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[10]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[11]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[12]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[13]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[14]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[15]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[16]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[17]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[18]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[19]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[1]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[20]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[21]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[22]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[23]_i_2_n_5 ),
        .Q(m_axis_video_TDATA[23]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[2]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[3]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[4]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[5]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[6]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[7]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[8]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(\data_p1_reg[23]_3 ),
        .D(\data_p1[9]_i_1_n_5 ),
        .Q(m_axis_video_TDATA[9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [0]),
        .Q(\data_p2_reg_n_5_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [10]),
        .Q(\data_p2_reg_n_5_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [11]),
        .Q(\data_p2_reg_n_5_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [12]),
        .Q(\data_p2_reg_n_5_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [13]),
        .Q(\data_p2_reg_n_5_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [14]),
        .Q(\data_p2_reg_n_5_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [15]),
        .Q(\data_p2_reg_n_5_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [16]),
        .Q(\data_p2_reg_n_5_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [17]),
        .Q(\data_p2_reg_n_5_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [18]),
        .Q(\data_p2_reg_n_5_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [19]),
        .Q(\data_p2_reg_n_5_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [1]),
        .Q(\data_p2_reg_n_5_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [20]),
        .Q(\data_p2_reg_n_5_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [21]),
        .Q(\data_p2_reg_n_5_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [22]),
        .Q(\data_p2_reg_n_5_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [23]),
        .Q(\data_p2_reg_n_5_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [2]),
        .Q(\data_p2_reg_n_5_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [3]),
        .Q(\data_p2_reg_n_5_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [4]),
        .Q(\data_p2_reg_n_5_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [5]),
        .Q(\data_p2_reg_n_5_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [6]),
        .Q(\data_p2_reg_n_5_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [7]),
        .Q(\data_p2_reg_n_5_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [8]),
        .Q(\data_p2_reg_n_5_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[23]_0 [9]),
        .Q(\data_p2_reg_n_5_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT5 #(
    .INIT(32'hA80A0000)) 
    full_n_i_2__2
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(m_axis_video_TREADY),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\ap_CS_fsm_reg[0] [2]),
        .O(pop__0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT4 #(
    .INIT(16'h8A82)) 
    \int_isr[0]_i_3 
       (.I0(\ap_CS_fsm_reg[0] [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(m_axis_video_TREADY),
        .O(MultiPixStream2AXIvideo_U0_ap_ready));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1 
       (.I0(\state_reg[1]_0 [1]),
        .I1(m_axis_video_TREADY_int_regslice),
        .I2(m_axis_video_TREADY),
        .I3(\state_reg[0]_0 ),
        .I4(\state_reg[1]_0 [0]),
        .O(\state[0]_i_1_n_5 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_5 ),
        .Q(\state_reg[1]_0 [0]),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state_reg[1]_1 ),
        .Q(\state_reg[1]_0 [1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRandBatG_U0
   (DebayerRandBatG_U0_ap_start,
    start_for_DebayerRandBatG_U0_full_n,
    full_n_reg_0,
    empty_n_reg_0,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    start_once_reg,
    DebayerRatBorBatR_U0_ap_start,
    p_9_in,
    p_6_in,
    full_n_reg_1,
    bayerPhase_c_empty_n,
    E);
  output DebayerRandBatG_U0_ap_start;
  output start_for_DebayerRandBatG_U0_full_n;
  output full_n_reg_0;
  output empty_n_reg_0;
  input \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input start_once_reg;
  input DebayerRatBorBatR_U0_ap_start;
  input p_9_in;
  input p_6_in;
  input [0:0]full_n_reg_1;
  input bayerPhase_c_empty_n;
  input [0:0]E;

  wire DebayerRandBatG_U0_ap_start;
  wire DebayerRatBorBatR_U0_ap_start;
  wire [0:0]E;
  wire ap_clk;
  wire bayerPhase_c_empty_n;
  wire empty_n_i_1__1_n_5;
  wire empty_n_reg_0;
  wire full_n_i_1__1_n_5;
  wire full_n_reg_0;
  wire [0:0]full_n_reg_1;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__4_n_5 ;
  wire \mOutPtr[1]_i_2__0_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_6_in;
  wire p_9_in;
  wire start_for_DebayerRandBatG_U0_full_n;
  wire start_once_reg;

  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(start_for_DebayerRandBatG_U0_full_n),
        .I1(start_once_reg),
        .I2(DebayerRatBorBatR_U0_ap_start),
        .O(full_n_reg_0));
  LUT5 #(
    .INIT(32'hFBFFAAAA)) 
    empty_n_i_1__1
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(DebayerRandBatG_U0_ap_start),
        .O(empty_n_i_1__1_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_5),
        .Q(DebayerRandBatG_U0_ap_start),
        .R(\mOutPtr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hDFDFDF00)) 
    full_n_i_1__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(p_9_in),
        .I3(p_6_in),
        .I4(start_for_DebayerRandBatG_U0_full_n),
        .O(full_n_i_1__1_n_5));
  LUT3 #(
    .INIT(8'h80)) 
    full_n_i_2__0
       (.I0(DebayerRandBatG_U0_ap_start),
        .I1(full_n_reg_1),
        .I2(bayerPhase_c_empty_n),
        .O(empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_5),
        .Q(start_for_DebayerRandBatG_U0_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__4_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2__0_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_5 ),
        .Q(mOutPtr[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_5 ),
        .Q(mOutPtr[1]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
   (DebayerRatBorBatR_U0_ap_start,
    start_for_DebayerRatBorBatR_U0_full_n,
    \mOutPtr_reg[0]_0 ,
    ap_clk,
    empty_n_reg_0,
    empty_n_reg_1,
    start_once_reg,
    p_9_in,
    E);
  output DebayerRatBorBatR_U0_ap_start;
  output start_for_DebayerRatBorBatR_U0_full_n;
  input \mOutPtr_reg[0]_0 ;
  input ap_clk;
  input empty_n_reg_0;
  input empty_n_reg_1;
  input start_once_reg;
  input p_9_in;
  input [0:0]E;

  wire DebayerRatBorBatR_U0_ap_start;
  wire [0:0]E;
  wire ap_clk;
  wire empty_n_i_1__4_n_5;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__4_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_5 ;
  wire \mOutPtr[1]_i_2_n_5 ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_9_in;
  wire start_for_DebayerRatBorBatR_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hBFBFBFFF0000000F)) 
    empty_n_i_1__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(empty_n_reg_0),
        .I3(empty_n_reg_1),
        .I4(start_once_reg),
        .I5(DebayerRatBorBatR_U0_ap_start),
        .O(empty_n_i_1__4_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_5),
        .Q(DebayerRatBorBatR_U0_ap_start),
        .R(\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFF00000)) 
    full_n_i_1__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(empty_n_reg_1),
        .I3(start_once_reg),
        .I4(empty_n_reg_0),
        .I5(start_for_DebayerRatBorBatR_U0_full_n),
        .O(full_n_i_1__4_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_5),
        .Q(start_for_DebayerRatBorBatR_U0_full_n),
        .S(\mOutPtr_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2 
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__2_n_5 ),
        .Q(mOutPtr[0]),
        .R(\mOutPtr_reg[0]_0 ));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_5 ),
        .Q(mOutPtr[1]),
        .R(\mOutPtr_reg[0]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
   (MultiPixStream2AXIvideo_U0_ap_start,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    SR,
    ap_rst_n_inv,
    ap_clk,
    ZipperRemoval_U0_ap_start,
    start_once_reg,
    MultiPixStream2AXIvideo_U0_ap_ready,
    Q,
    pop__0);
  output MultiPixStream2AXIvideo_U0_ap_start;
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input ZipperRemoval_U0_ap_start;
  input start_once_reg;
  input MultiPixStream2AXIvideo_U0_ap_ready;
  input [0:0]Q;
  input pop__0;

  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ZipperRemoval_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__10_n_5;
  wire full_n_i_1__10_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__10_n_5 ;
  wire \mOutPtr[1]_i_1__6_n_5 ;
  wire \mOutPtr[1]_i_2__2_n_5 ;
  wire p_6_in;
  wire p_9_in;
  wire pop__0;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;

  LUT5 #(
    .INIT(32'hFFF7FF00)) 
    empty_n_i_1__10
       (.I0(p_6_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_9_in),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(empty_n_i_1__10_n_5));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h88088888)) 
    empty_n_i_2
       (.I0(MultiPixStream2AXIvideo_U0_ap_ready),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(start_once_reg),
        .I4(ZipperRemoval_U0_ap_start),
        .O(p_6_in));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__10_n_5),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFDF0000)) 
    full_n_i_1__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(ZipperRemoval_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I5(pop__0),
        .O(full_n_i_1__10_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_5),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__10_n_5 ));
  LUT5 #(
    .INIT(32'hDF202020)) 
    \mOutPtr[1]_i_1__6 
       (.I0(ZipperRemoval_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_start),
        .I4(MultiPixStream2AXIvideo_U0_ap_ready),
        .O(\mOutPtr[1]_i_1__6_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__2 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2__2_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT5 #(
    .INIT(32'h00202020)) 
    \mOutPtr[1]_i_3 
       (.I0(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I1(start_once_reg),
        .I2(ZipperRemoval_U0_ap_start),
        .I3(MultiPixStream2AXIvideo_U0_ap_ready),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(p_9_in));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_5 ),
        .D(\mOutPtr[0]_i_1__10_n_5 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__6_n_5 ),
        .D(\mOutPtr[1]_i_2__2_n_5 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln222_reg_189[11]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q),
        .O(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_ZipperRemoval_U0
   (ZipperRemoval_U0_ap_start,
    start_for_ZipperRemoval_U0_full_n,
    ap_rst_n_inv,
    ap_clk,
    p_9_in,
    p_6_in,
    E);
  output ZipperRemoval_U0_ap_start;
  output start_for_ZipperRemoval_U0_full_n;
  input ap_rst_n_inv;
  input ap_clk;
  input p_9_in;
  input p_6_in;
  input [0:0]E;

  wire [0:0]E;
  wire ZipperRemoval_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__7_n_5;
  wire full_n_i_1__7_n_5;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_5 ;
  wire \mOutPtr[1]_i_2__1_n_5 ;
  wire p_6_in;
  wire p_9_in;
  wire start_for_ZipperRemoval_U0_full_n;

  LUT5 #(
    .INIT(32'hFFF7FF00)) 
    empty_n_i_1__7
       (.I0(p_6_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_9_in),
        .I4(ZipperRemoval_U0_ap_start),
        .O(empty_n_i_1__7_n_5));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_5),
        .Q(ZipperRemoval_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF7F7F700)) 
    full_n_i_1__7
       (.I0(p_9_in),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(p_6_in),
        .I4(start_for_ZipperRemoval_U0_full_n),
        .O(full_n_i_1__7_n_5));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_5),
        .Q(start_for_ZipperRemoval_U0_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_5 ));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(p_9_in),
        .I2(mOutPtr[1]),
        .O(\mOutPtr[1]_i_2__1_n_5 ));
  FDRE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__9_n_5 ),
        .Q(mOutPtr[0]),
        .R(ap_rst_n_inv));
  FDRE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__1_n_5 ),
        .Q(mOutPtr[1]),
        .R(ap_rst_n_inv));
endmodule

(* C_S_AXI_CTRL_ADDR_WIDTH = "6" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_v_demosaic
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [5:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [5:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [7:0]s_axis_video_TDATA;
  input [0:0]s_axis_video_TKEEP;
  input [0:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [23:0]m_axis_video_TDATA;
  output [2:0]m_axis_video_TKEEP;
  output [2:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire [7:0]AXIvideo2MultiBayer_U0_imgBayer_din;
  wire AXIvideo2MultiBayer_U0_n_6;
  wire AXIvideo2MultiBayer_U0_n_9;
  wire [15:0]Block_entry_split_proc_U0_ap_return;
  wire CTRL_s_axi_U_n_104;
  wire CTRL_s_axi_U_n_141;
  wire CTRL_s_axi_U_n_142;
  wire CTRL_s_axi_U_n_143;
  wire CTRL_s_axi_U_n_144;
  wire CTRL_s_axi_U_n_145;
  wire CTRL_s_axi_U_n_146;
  wire CTRL_s_axi_U_n_147;
  wire CTRL_s_axi_U_n_148;
  wire CTRL_s_axi_U_n_149;
  wire CTRL_s_axi_U_n_150;
  wire CTRL_s_axi_U_n_151;
  wire CTRL_s_axi_U_n_152;
  wire CTRL_s_axi_U_n_153;
  wire \DebayerG_U0/ap_CS_fsm_state2 ;
  wire \DebayerG_U0/cmp170_reg_686 ;
  wire \DebayerG_U0/cmp84_reg_666 ;
  wire [7:0]\DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/PixBufVal_fu_1261_p3 ;
  wire [7:0]\DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1 ;
  wire \DebayerG_U0/icmp_ln315_fu_286_p2 ;
  wire \DebayerRandBatG_U0/cmp59_i_fu_272_p2 ;
  wire [11:0]\DebayerRandBatG_U0/loopHeight_fu_172_p2 ;
  wire [11:0]\DebayerRandBatG_U0/loopWidth_fu_178_p2 ;
  wire [0:0]\DebayerRandBatG_U0/y_fu_64_reg ;
  wire [11:1]\DebayerRandBatG_U0/y_fu_64_reg__0 ;
  wire \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2 ;
  wire [11:1]\DebayerRatBorBatR_U0/loopHeight_fu_203_p2 ;
  wire [11:1]\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 ;
  wire [0:0]\DebayerRatBorBatR_U0/y_fu_68_reg ;
  wire [11:1]\DebayerRatBorBatR_U0/y_fu_68_reg__0 ;
  wire Debayer_U0_ap_idle;
  wire Debayer_U0_ap_ready;
  wire Debayer_U0_ap_start;
  wire [23:0]Debayer_U0_imgRgb_din;
  wire Debayer_U0_n_53;
  wire Debayer_U0_n_71;
  wire MultiPixStream2AXIvideo_U0_ap_ready;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_10;
  wire MultiPixStream2AXIvideo_U0_n_13;
  wire MultiPixStream2AXIvideo_U0_n_7;
  wire MultiPixStream2AXIvideo_U0_n_9;
  wire [23:0]\SRL_SIG_reg[0]_11 ;
  wire [23:0]\SRL_SIG_reg[1]_12 ;
  wire ZipperRemoval_U0_ap_start;
  wire [23:0]ZipperRemoval_U0_imgUnzip_din;
  wire ZipperRemoval_U0_n_11;
  wire ZipperRemoval_U0_n_14;
  wire ZipperRemoval_U0_n_17;
  wire ap_CS_fsm_state3;
  wire [1:1]ap_NS_fsm__0;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire [15:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_Block_entry_split_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready;
  wire ap_sync_reg_Block_entry_split_proc_U0_ap_ready;
  wire ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5;
  wire [15:0]bayer_phase;
  wire bayer_phase_assign_channel_U_n_8;
  wire [15:0]bayer_phase_assign_channel_dout;
  wire \grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg;
  wire [15:0]height;
  wire imgBayer_U_n_15;
  wire imgBayer_U_n_16;
  wire imgBayer_U_n_17;
  wire imgBayer_U_n_18;
  wire imgBayer_U_n_19;
  wire imgBayer_U_n_20;
  wire imgBayer_U_n_21;
  wire imgBayer_U_n_22;
  wire [7:0]imgBayer_dout;
  wire imgBayer_empty_n;
  wire imgBayer_full_n;
  wire imgRgb_U_n_10;
  wire imgRgb_U_n_11;
  wire imgRgb_U_n_12;
  wire imgRgb_U_n_13;
  wire imgRgb_U_n_14;
  wire imgRgb_U_n_15;
  wire imgRgb_U_n_16;
  wire imgRgb_U_n_17;
  wire imgRgb_U_n_18;
  wire imgRgb_U_n_19;
  wire imgRgb_U_n_20;
  wire imgRgb_U_n_21;
  wire imgRgb_U_n_22;
  wire imgRgb_U_n_7;
  wire imgRgb_U_n_8;
  wire imgRgb_U_n_9;
  wire imgRgb_empty_n;
  wire imgRgb_full_n;
  wire imgUnzip_U_n_55;
  wire [23:0]imgUnzip_dout;
  wire imgUnzip_empty_n;
  wire imgUnzip_full_n;
  wire interrupt;
  wire [16:1]loopWidth_fu_130_p2;
  wire [23:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [7:0]p_0_0_0477645_lcssa660684_load_reg_304;
  wire [7:0]p_0_0_0478643_lcssa657682_load_reg_299;
  wire [7:0]p_0_0_0479647_lcssa654681_load_reg_294;
  wire [7:0]p_0_in;
  wire p_0_in_13;
  wire p_6_in;
  wire p_6_in_0;
  wire p_6_in_2;
  wire p_6_in_6;
  wire p_6_in_8;
  wire p_9_in;
  wire p_9_in_3;
  wire p_9_in_7;
  wire p_9_in_9;
  wire pop__0;
  wire pop__0_4;
  wire push;
  wire push_1;
  wire push_10;
  wire push_5;
  wire [5:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [5:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [15:0]\^s_axi_CTRL_RDATA ;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [7:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_ZipperRemoval_U0_full_n;
  wire start_once_reg;
  wire [15:0]width;
  wire [14:12]y_fu_56_reg;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RDATA[31] = \<const0> ;
  assign s_axi_CTRL_RDATA[30] = \<const0> ;
  assign s_axi_CTRL_RDATA[29] = \<const0> ;
  assign s_axi_CTRL_RDATA[28] = \<const0> ;
  assign s_axi_CTRL_RDATA[27] = \<const0> ;
  assign s_axi_CTRL_RDATA[26] = \<const0> ;
  assign s_axi_CTRL_RDATA[25] = \<const0> ;
  assign s_axi_CTRL_RDATA[24] = \<const0> ;
  assign s_axi_CTRL_RDATA[23] = \<const0> ;
  assign s_axi_CTRL_RDATA[22] = \<const0> ;
  assign s_axi_CTRL_RDATA[21] = \<const0> ;
  assign s_axi_CTRL_RDATA[20] = \<const0> ;
  assign s_axi_CTRL_RDATA[19] = \<const0> ;
  assign s_axi_CTRL_RDATA[18] = \<const0> ;
  assign s_axi_CTRL_RDATA[17] = \<const0> ;
  assign s_axi_CTRL_RDATA[16] = \<const0> ;
  assign s_axi_CTRL_RDATA[15:0] = \^s_axi_CTRL_RDATA [15:0];
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer AXIvideo2MultiBayer_U0
       (.D(ap_NS_fsm__0),
        .E(AXIvideo2MultiBayer_U0_n_6),
        .Q(AXIvideo2MultiBayer_U0_n_9),
        .ack_in_t_reg(s_axis_video_TREADY),
        .\ap_CS_fsm_reg[5]_0 (push),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .\axi_data_fu_84_reg[7] (AXIvideo2MultiBayer_U0_imgBayer_din),
        .imgBayer_full_n(imgBayer_full_n),
        .int_ap_start_reg(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in),
        .pop__0(pop__0),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .\trunc_ln145_reg_330_reg[11]_0 (height[11:0]),
        .\trunc_ln146_reg_335_reg[11]_0 (width[11:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Block_entry_split_proc Block_entry_split_proc_U0
       (.Q(bayer_phase),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(bayer_phase_assign_channel_U_n_8),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0]_0 (ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_CTRL_s_axi CTRL_s_axi_U
       (.CO(\DebayerRatBorBatR_U0/cmp59_i_fu_297_p2 ),
        .D({\DebayerRatBorBatR_U0/loopHeight_fu_203_p2 ,\DebayerRandBatG_U0/loopHeight_fu_172_p2 [0]}),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_CTRL_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_CTRL_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_CTRL_WREADY),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(height),
        .S({CTRL_s_axi_U_n_143,CTRL_s_axi_U_n_144,CTRL_s_axi_U_n_145,CTRL_s_axi_U_n_146}),
        .\SRL_SIG_reg[0][0] (ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .ZipperRemoval_U0_ap_start(ZipperRemoval_U0_ap_start),
        .\ap_CS_fsm[2]_i_2__1 (y_fu_56_reg),
        .\ap_CS_fsm_reg[1] (AXIvideo2MultiBayer_U0_n_9),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_Block_entry_split_proc_U0_ap_ready(ap_sync_Block_entry_split_proc_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg(ap_NS_fsm__0),
        .ap_sync_reg_Block_entry_split_proc_U0_ap_ready(ap_sync_reg_Block_entry_split_proc_U0_ap_ready),
        .ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg(CTRL_s_axi_U_n_104),
        .\cmp59_i_reg_465_reg[0] ({\DebayerRandBatG_U0/y_fu_64_reg__0 ,\DebayerRandBatG_U0/y_fu_64_reg }),
        .\cmp59_i_reg_545_reg[0] ({\DebayerRatBorBatR_U0/y_fu_68_reg__0 ,\DebayerRatBorBatR_U0/y_fu_68_reg }),
        .empty_n_reg(CTRL_s_axi_U_n_142),
        .\icmp_ln228_reg_199_reg[0] (MultiPixStream2AXIvideo_U0_n_9),
        .\icmp_ln228_reg_199_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_7),
        .\int_bayer_phase_reg[15]_0 (bayer_phase),
        .\int_bayer_phase_reg[15]_1 (Block_entry_split_proc_U0_ap_return),
        .\int_height_reg[10]_0 (\DebayerRandBatG_U0/cmp59_i_fu_272_p2 ),
        .\int_height_reg[11]_0 (\DebayerRandBatG_U0/loopHeight_fu_172_p2 [11:1]),
        .\int_height_reg[13]_0 (CTRL_s_axi_U_n_141),
        .\int_width_reg[11]_0 (\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 ),
        .\int_width_reg[11]_1 (\DebayerRandBatG_U0/loopWidth_fu_178_p2 [11:1]),
        .\int_width_reg[15]_0 ({loopWidth_fu_130_p2,\DebayerRandBatG_U0/loopWidth_fu_178_p2 [0]}),
        .\int_width_reg[15]_1 (width),
        .\int_width_reg[8]_0 ({CTRL_s_axi_U_n_147,CTRL_s_axi_U_n_148,CTRL_s_axi_U_n_149,CTRL_s_axi_U_n_150,CTRL_s_axi_U_n_151,CTRL_s_axi_U_n_152,CTRL_s_axi_U_n_153}),
        .interrupt(interrupt),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[5:2]),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(\^s_axi_CTRL_RDATA ),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA[15:0]),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB[1:0]),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_Debayer Debayer_U0
       (.CO(\DebayerRatBorBatR_U0/cmp59_i_fu_297_p2 ),
        .D({\DebayerRatBorBatR_U0/loopHeight_fu_203_p2 ,\DebayerRandBatG_U0/loopHeight_fu_172_p2 [0]}),
        .DINADIN(\DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/PixBufVal_fu_1261_p3 ),
        .DOUTBDOUT(\DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1 ),
        .Debayer_U0_ap_idle(Debayer_U0_ap_idle),
        .Debayer_U0_ap_ready(Debayer_U0_ap_ready),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .Debayer_U0_imgRgb_din(Debayer_U0_imgRgb_din),
        .Q({\DebayerRatBorBatR_U0/y_fu_68_reg__0 ,\DebayerRatBorBatR_U0/y_fu_68_reg }),
        .S(Debayer_U0_n_71),
        .\ap_CS_fsm_reg[1] (\DebayerG_U0/ap_CS_fsm_state2 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout),
        .cmp170_reg_686(\DebayerG_U0/cmp170_reg_686 ),
        .\cmp59_i_reg_465_reg[0] (\DebayerRandBatG_U0/cmp59_i_fu_272_p2 ),
        .cmp84_reg_666(\DebayerG_U0/cmp84_reg_666 ),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\loopHeight_reg_377_reg[11] (\DebayerRandBatG_U0/loopHeight_fu_172_p2 [11:1]),
        .\loopHeight_reg_536_reg[16] (\DebayerG_U0/icmp_ln315_fu_286_p2 ),
        .\loopWidth_reg_382_reg[11] (\DebayerRandBatG_U0/loopWidth_fu_178_p2 [11:1]),
        .\loopWidth_reg_446_reg[11] ({\DebayerRatBorBatR_U0/loopWidth_fu_209_p2 ,\DebayerRandBatG_U0/loopWidth_fu_178_p2 [0]}),
        .\loopWidth_reg_541_reg[15] (width),
        .p_6_in(p_6_in_0),
        .pop__0(pop__0),
        .push(push_1),
        .push_0(push_10),
        .ram_reg_bram_0(imgBayer_dout),
        .ram_reg_bram_0_0(imgBayer_U_n_15),
        .ram_reg_bram_0_1(imgBayer_U_n_16),
        .ram_reg_bram_0_2(imgBayer_U_n_17),
        .ram_reg_bram_0_3(imgBayer_U_n_18),
        .ram_reg_bram_0_4(imgBayer_U_n_19),
        .ram_reg_bram_0_5(imgBayer_U_n_20),
        .ram_reg_bram_0_6(imgBayer_U_n_21),
        .ram_reg_bram_0_7(imgBayer_U_n_22),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg_reg_0(Debayer_U0_n_53),
        .\y_fu_64_reg[11] ({\DebayerRandBatG_U0/y_fu_64_reg__0 ,\DebayerRandBatG_U0/y_fu_64_reg }),
        .\zext_ln274_reg_531_reg[15] (height));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.D(\DebayerRandBatG_U0/loopWidth_fu_178_p2 [0]),
        .E(MultiPixStream2AXIvideo_U0_n_13),
        .MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state3,MultiPixStream2AXIvideo_U0_n_9}),
        .S({CTRL_s_axi_U_n_147,CTRL_s_axi_U_n_148,CTRL_s_axi_U_n_149,CTRL_s_axi_U_n_150,CTRL_s_axi_U_n_151,CTRL_s_axi_U_n_152,CTRL_s_axi_U_n_153,Debayer_U0_n_71}),
        .SR(p_0_in_13),
        .ack_in_t_reg(MultiPixStream2AXIvideo_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[23] (\SRL_SIG_reg[1]_12 ),
        .\data_p1_reg[23]_0 (imgUnzip_U_n_55),
        .\data_p1_reg[23]_1 (\SRL_SIG_reg[0]_11 ),
        .\data_p2_reg[23] (imgUnzip_dout),
        .\icmp_ln228_reg_199_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_7),
        .\icmp_ln228_reg_199_reg[0]_1 (CTRL_s_axi_U_n_142),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .p_6_in(p_6_in_2),
        .p_9_in(p_9_in_3),
        .pop__0(pop__0_4),
        .push(push_5),
        .\sub_i_i_reg_194_reg[12]_0 ({CTRL_s_axi_U_n_143,CTRL_s_axi_U_n_144,CTRL_s_axi_U_n_145,CTRL_s_axi_U_n_146}),
        .\trunc_ln221_reg_184_reg[11]_0 (height[11:0]),
        .\trunc_ln222_reg_189_reg[11]_0 (width[11:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_ZipperRemoval ZipperRemoval_U0
       (.D(ZipperRemoval_U0_imgUnzip_din),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .E(ZipperRemoval_U0_n_11),
        .Q(y_fu_56_reg),
        .ZipperRemoval_U0_ap_start(ZipperRemoval_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (ZipperRemoval_U0_n_17),
        .\ap_CS_fsm_reg[1]_0 (ZipperRemoval_U0_n_14),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .icmp_ln1107_fu_229_p2_carry(width),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .\loopWidth_reg_281_reg[16]_0 ({loopWidth_fu_130_p2,\DebayerRandBatG_U0/loopWidth_fu_178_p2 [0]}),
        .\mOutPtr_reg[1] (Debayer_U0_n_53),
        .\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0 (p_0_0_0477645_lcssa660684_load_reg_304),
        .\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0 (p_0_0_0478643_lcssa657682_load_reg_299),
        .\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0 (p_0_0_0479647_lcssa654681_load_reg_294),
        .\p_0_0_0480_1659_fu_126_reg[7] ({imgRgb_U_n_7,imgRgb_U_n_8,imgRgb_U_n_9,imgRgb_U_n_10,imgRgb_U_n_11,imgRgb_U_n_12,imgRgb_U_n_13,imgRgb_U_n_14}),
        .\p_0_0_0481_1656_fu_122_reg[7] ({imgRgb_U_n_15,imgRgb_U_n_16,imgRgb_U_n_17,imgRgb_U_n_18,imgRgb_U_n_19,imgRgb_U_n_20,imgRgb_U_n_21,imgRgb_U_n_22}),
        .\p_0_0_0482_1653_fu_118_reg[7] (p_0_in),
        .p_6_in(p_6_in_8),
        .p_6_in_1(p_6_in_6),
        .p_9_in(p_9_in_9),
        .p_9_in_0(p_9_in_7),
        .push(push_5),
        .push_2(push_1),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(CTRL_s_axi_U_n_141),
        .start_once_reg_reg_1({height[15],height[11:0]}));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_AXIvideo2MultiBayer_U0_ap_ready),
        .Q(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .R(ap_sync_reg_Block_entry_split_proc_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_Block_entry_split_proc_U0_ap_ready),
        .Q(ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .R(ap_sync_reg_Block_entry_split_proc_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x bayer_phase_assign_channel_U
       (.D(Block_entry_split_proc_U0_ap_return),
        .Debayer_U0_ap_idle(Debayer_U0_ap_idle),
        .Debayer_U0_ap_ready(Debayer_U0_ap_ready),
        .Debayer_U0_ap_start(Debayer_U0_ap_start),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_9),
        .\SRL_SIG_reg[1][0] (ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5),
        .\addr_reg[0]_0 (\DebayerG_U0/ap_CS_fsm_state2 ),
        .\addr_reg[0]_1 (\DebayerG_U0/icmp_ln315_fu_286_p2 ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready(ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready),
        .bayer_phase_assign_channel_dout(bayer_phase_assign_channel_dout),
        .full_n_reg_0(bayer_phase_assign_channel_U_n_8),
        .int_ap_idle_reg(CTRL_s_axi_U_n_104),
        .int_ap_idle_reg_0(ZipperRemoval_U0_n_17),
        .int_ap_idle_reg_1(AXIvideo2MultiBayer_U0_n_9),
        .p_6_in(p_6_in_0),
        .push(push_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w8_d2_S imgBayer_U
       (.D(AXIvideo2MultiBayer_U0_imgBayer_din),
        .DINADIN(\DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/PixBufVal_fu_1261_p3 ),
        .DOUTBDOUT(\DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_q1 ),
        .E(AXIvideo2MultiBayer_U0_n_6),
        .\SRL_SIG_reg[1][0] (imgBayer_U_n_15),
        .\SRL_SIG_reg[1][0]_0 (push),
        .\SRL_SIG_reg[1][1] (imgBayer_U_n_16),
        .\SRL_SIG_reg[1][2] (imgBayer_U_n_17),
        .\SRL_SIG_reg[1][3] (imgBayer_U_n_18),
        .\SRL_SIG_reg[1][4] (imgBayer_U_n_19),
        .\SRL_SIG_reg[1][5] (imgBayer_U_n_20),
        .\SRL_SIG_reg[1][6] (imgBayer_U_n_21),
        .\SRL_SIG_reg[1][7] (imgBayer_U_n_22),
        .\SRL_SIG_reg[1][7]_0 (imgBayer_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cmp170_reg_686(\DebayerG_U0/cmp170_reg_686 ),
        .cmp84_reg_666(\DebayerG_U0/cmp84_reg_666 ),
        .imgBayer_empty_n(imgBayer_empty_n),
        .imgBayer_full_n(imgBayer_full_n),
        .p_6_in(p_6_in),
        .p_9_in(p_9_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x imgRgb_U
       (.D(Debayer_U0_imgRgb_din),
        .E(ZipperRemoval_U0_n_11),
        .\SRL_SIG_reg[1][0] (push_1),
        .\addr_reg[0]_0 ({imgRgb_U_n_7,imgRgb_U_n_8,imgRgb_U_n_9,imgRgb_U_n_10,imgRgb_U_n_11,imgRgb_U_n_12,imgRgb_U_n_13,imgRgb_U_n_14}),
        .\addr_reg[0]_1 ({imgRgb_U_n_15,imgRgb_U_n_16,imgRgb_U_n_17,imgRgb_U_n_18,imgRgb_U_n_19,imgRgb_U_n_20,imgRgb_U_n_21,imgRgb_U_n_22}),
        .\addr_reg[0]_2 (p_0_in),
        .ap_clk(ap_clk),
        .ap_loop_init_int(\grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg(grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg),
        .imgRgb_empty_n(imgRgb_empty_n),
        .imgRgb_full_n(imgRgb_full_n),
        .\p_0_0_0480_1659_fu_126_reg[7] (p_0_0_0477645_lcssa660684_load_reg_304),
        .\p_0_0_0481_1656_fu_122_reg[7] (p_0_0_0478643_lcssa657682_load_reg_299),
        .\p_0_0_0482_1653_fu_118_reg[7] (p_0_0_0479647_lcssa654681_load_reg_294),
        .p_6_in(p_6_in_8),
        .p_9_in(p_9_in_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0 imgUnzip_U
       (.D(ZipperRemoval_U0_imgUnzip_din),
        .E(MultiPixStream2AXIvideo_U0_n_13),
        .Q(ap_CS_fsm_state3),
        .\SRL_SIG_reg[0][23] (\SRL_SIG_reg[0]_11 ),
        .\SRL_SIG_reg[1][23] (imgUnzip_dout),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1]_12 ),
        .\addr_reg[0]_0 (imgUnzip_U_n_55),
        .\addr_reg[0]_1 (MultiPixStream2AXIvideo_U0_n_10),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgUnzip_empty_n(imgUnzip_empty_n),
        .imgUnzip_full_n(imgUnzip_full_n),
        .p_6_in(p_6_in_2),
        .p_9_in(p_9_in_3),
        .push(push_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.MultiPixStream2AXIvideo_U0_ap_ready(MultiPixStream2AXIvideo_U0_ap_ready),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(MultiPixStream2AXIvideo_U0_n_9),
        .SR(p_0_in_13),
        .ZipperRemoval_U0_ap_start(ZipperRemoval_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .pop__0(pop__0_4),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_kria_starter_kit_v_demosaic_0_0_start_for_ZipperRemoval_U0 start_for_ZipperRemoval_U0_U
       (.E(ZipperRemoval_U0_n_14),
        .ZipperRemoval_U0_ap_start(ZipperRemoval_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p_6_in(p_6_in_6),
        .p_9_in(p_9_in_7),
        .start_for_ZipperRemoval_U0_full_n(start_for_ZipperRemoval_U0_full_n));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
