$date
	Tue Apr 23 20:26:30 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module voter_tb $end
$var wire 1 ! F $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 3 % i [2:0] $end
$scope module DUT $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 ! F $end
$var wire 1 & h1 $end
$var wire 1 ' h2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1'
1&
b0 %
0$
0#
0"
0!
$end
#10
1$
b1 %
#20
1#
0$
b10 %
#30
1$
b11 %
#40
1"
0#
0$
b100 %
#50
1!
0'
1$
b101 %
#60
0&
1'
1#
0$
b110 %
#70
0'
1$
b111 %
#80
0!
1&
1'
0"
0#
0$
b0 %
#90
1$
b1 %
#100
1#
0$
b10 %
#110
1$
b11 %
#120
1"
0#
0$
b100 %
#130
1!
0'
1$
b101 %
#140
0&
1'
1#
0$
b110 %
#150
0'
1$
b111 %
#160
0!
1&
1'
0"
0#
0$
b0 %
#170
1$
b1 %
#180
1#
0$
b10 %
#190
1$
b11 %
#200
