<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>CEG2136 Midterm Study Guide</title>
    <style>
        body {
            font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Roboto, "Helvetica Neue", Arial, sans-serif;
            line-height: 1.6;
            margin: 0;
            padding: 0;
            background-color: #f4f7f6;
            color: #333;
            scroll-behavior: smooth;
        }
        .header {
            background-color: #c8102e; /* uOttawa Red */
            color: #ffffff;
            padding: 1.5rem 2rem;
            text-align: center;
            border-bottom: 5px solid #a00c24;
        }
        .header h1 {
            margin: 0;
            font-size: 2.5rem;
        }
        .header p {
            margin: 0.5rem 0 0;
            font-size: 1.2rem;
        }
        .navbar {
            position: sticky;
            top: 0;
            background-color: #333;
            padding: 0.75rem 0;
            z-index: 1000;
            box-shadow: 0 2px 5px rgba(0,0,0,0.2);
        }
        .navbar-container {
            display: flex;
            justify-content: center;
            list-style: none;
            margin: 0;
            padding: 0;
        }
        .navbar-container li {
            margin: 0 20px;
        }
        .navbar-container a {
            color: #ffffff;
            text-decoration: none;
            font-weight: bold;
            padding: 10px 15px;
            border-radius: 5px;
            transition: background-color 0.3s ease;
        }
        .navbar-container a:hover {
            background-color: #555;
        }
        .container {
            max-width: 1100px;
            margin: 2rem auto;
            padding: 0 2rem;
        }
        .section {
            background: #ffffff;
            margin-bottom: 2rem;
            padding: 2rem;
            border-radius: 8px;
            box-shadow: 0 4px 8px rgba(0,0,0,0.1);
        }
        .section h2 {
            font-size: 2rem;
            color: #c8102e;
            border-bottom: 2px solid #eee;
            padding-bottom: 0.5rem;
            margin-top: 0;
        }
        .tab-content h3 {
            font-size: 1.5rem;
            color: #333;
            margin-top: 1.5rem;
            border-left: 4px solid #c8102e;
            padding-left: 10px;
        }
        .tab-content h4 {
            font-size: 1.2rem;
            color: #444;
            margin-top: 1rem;
        }
        ul {
            padding-left: 20px;
        }
        li {
            margin-bottom: 0.5rem;
        }
        .focus-box {
            background-color: #fff9e6;
            border: 1px solid #ffecb3;
            border-left: 5px solid #ffc107;
            padding: 1rem;
            margin-top: 1rem;
            border-radius: 5px;
        }
        code {
            background-color: #eee;
            padding: 2px 6px;
            border-radius: 4px;
            font-family: "Courier New", Courier, monospace;
        }
        table {
            width: 100%;
            border-collapse: collapse;
            margin: 1.5rem 0;
        }
        th, td {
            border: 1px solid #ddd;
            padding: 8px;
            text-align: center;
        }
        th {
            background-color: #f2f2f2;
        }
        .diagram {
            display: block;
            margin: 1.5rem auto;
            max-width: 80%;
            height: auto;
            border: 1px solid #ddd;
            border-radius: 4px;
        }
        .circuit-diagram {
             display: block;
            margin: 1.5rem auto;
            max-width: 60%;
            height: auto;
        }
        footer {
            text-align: center;
            padding: 1.5rem;
            margin-top: 2rem;
            background-color: #333;
            color: #fff;
        }
    </style>
</head>
<body>

    <header class="header">
        <h1>CEG2136: Computer Architecture I</h1>
        <p>Your Comprehensive Midterm Study Guide üöÄ</p>
    </header>

    <nav class="navbar">
        <ul class="navbar-container">
            <li><a href="#section1">üíª Digital Logic</a></li>
            <li><a href="#section2">üî¢ Data Representation</a></li>
            <li><a href="#section3">‚öôÔ∏è Computer Architecture</a></li>
        </ul>
    </nav>

    <main class="container">
        <section id="section1" class="section">
            <h2>üíª Section 1: Digital Logic and Circuit Design</h2>
            <div class="tab-content">
                <h3>Tab 1: Boolean Algebra & K-Maps</h3>
                <p>This is the mathematics behind digital circuits. Mastering simplification is key to creating efficient hardware.</p>
                
                <h4>Key Concepts</h4>
                <ul>
                    [cite_start]<li><strong>Axioms & Theorems</strong>: Key rules include the identity element ($A \cdot 1 = A$) and complement ($A + A' = 1$). [cite: 9103, 9104, 9105]</li>
                    [cite_start]<li><strong>DeMorgan's Theorem</strong>: A critical tool for simplification. [cite: 13893]
                        <ul>
                            [cite_start]<li>$\overline{A \cdot B} = \overline{A} + \overline{B}$ [cite: 13895]</li>
                            [cite_start]<li>$\overline{A + B} = \overline{A} \cdot \overline{B}$ [cite: 13896]</li>
                        </ul>
                    </li>
                    <li><strong>Canonical Forms</strong>: Standard ways to write functions.
                        <ul>
                            <li><strong>Sum-of-Products (SOP)</strong>: The function is expressed as a sum of minterms. [cite_start]Example: $F(A,B,C)=\Sigma m(1,3,5,6,7)$. [cite: 13947]</li>
                            <li><strong>Product-of-Sums (POS)</strong>: The function is expressed as a product of maxterms. [cite_start]Example: $F(A,B,C)=\Pi M(0,2,4)$. [cite: 9478]</li>
                        </ul>
                    </li>
                </ul>

                <h4>Example: Logic Gates Truth Table</h4>
                [cite_start]<p>This table summarizes the behavior of basic logic gates, which are the fundamental building blocks of digital circuits. [cite: 13898]</p>
                <img src="https://i.imgur.com/kK5tX6w.png" alt="Table of common logic gates and their truth tables" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_1.pdf [cite: 13898]</small>

                <h4>Karnaugh Map (K-Map) Simplification</h4>
                [cite_start]<p>A K-map is a graphical method for simplifying logic functions. [cite: 13990]</p>
                <ul>
                    <li><strong>Prime Implicant (PI)</strong>: An implicant that cannot be covered by a larger, more simplified implicant. [cite_start]The minimal SOP form is a sum of PIs. [cite: 14146]</li>
                    <li><strong>Essential Prime Implicant (EPI)</strong>: A PI that covers at least one minterm ('1') that no other PI can cover. [cite_start]All EPIs *must* be included in the minimal solution. [cite: 14148]</li>
                </ul>
                
                <h4>Example: 4-Variable K-Map</h4>
                <img src="https://i.imgur.com/8N4H3lO.png" alt="4-variable K-map with groupings shown" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_1.pdf [cite: 14050]</small>

                <div class="focus-box">
                    <strong>What to Focus On</strong>: Be able to simplify expressions algebraically and with K-maps. Master identifying PIs and EPIs. [cite_start]Know how to use don't care conditions effectively. [cite: 9247]
                </div>
            </div>

            <hr>

            <div class="tab-content">
                <h3>Tab 2: Combinational Circuits</h3>
                
                <h4>Key Components</h4>
                <ul>
                    <li><strong>Adders</strong>:
                        <ul>
                            [cite_start]<li><strong>Half Adder</strong>: Adds two bits, producing a Sum ($A \oplus B$) and a Carry ($A \cdot B$). [cite: 14420, 14416]</li>
                            <li><strong>Full Adder</strong>: Adds three bits (A, B, Carry-in). [cite_start]Can be built from two half adders and an OR gate. [cite: 14425]</li>
                        </ul>
                    </li>
                    [cite_start]<li><strong>Decoders</strong>: Converts an n-bit input to one of up to $2^n$ unique outputs. [cite: 5898]</li>
                    <li><strong>Multiplexers (MUX)</strong>: A data selector. [cite_start]It uses n select lines to route one of $2^n$ data inputs to a single output. [cite: 5938, 5939]</li>
                </ul>
                
                <h4>Example: 2-to-4 Decoder Circuit</h4>
                <img src="https://i.imgur.com/y4M4f4J.png" alt="2-to-4 Decoder logic circuit diagram" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_3.pdf [cite: 5928]</small>


                <div class="focus-box">
                    <strong>What to Focus On</strong>: Understand the function of adders, decoders, and multiplexers. [cite_start]A very common exam question is to implement a given Boolean function using a multiplexer of a specific size. [cite: 5992, 5993]
                </div>
            </div>

            <hr>

            <div class="tab-content">
                <h3>Tab 3: Sequential Circuits & FSMs</h3>
                
                <h4>Flip-Flops (FFs)</h4>
                [cite_start]<p>These are the fundamental 1-bit memory elements of sequential circuits. [cite: 6046]</p>
                
                <h4>Example: Flip-Flop Excitation Tables</h4>
                <p>An excitation table lists the required inputs for a given change of state. [cite_start]You must know these for circuit design. [cite: 6653]</p>
                <table>
                    <tr><th>Q(t)</th><th>Q(t+1)</th><th>J</th><th>K</th><th>D</th><th>T</th></tr>
                    <tr><td>0</td><td>0</td><td>0</td><td>X</td><td>0</td><td>0</td></tr>
                    <tr><td>0</td><td>1</td><td>1</td><td>X</td><td>1</td><td>1</td></tr>
                    <tr><td>1</td><td>0</td><td>X</td><td>1</td><td>0</td><td>1</td></tr>
                    <tr><td>1</td><td>1</td><td>X</td><td>0</td><td>1</td><td>0</td></tr>
                </table>
                [cite_start]<small>Source: Synthesized from CEG2136_Lecture_2.pdf [cite: 8318, 8316]</small>
                
                <h4>Registers and Counters</h4>
                <ul>
                    [cite_start]<li><strong>Shift Registers</strong>: A chain of flip-flops where data can be shifted one bit at a time. [cite: 6047]</li>
                    [cite_start]<li><strong>Counters</strong>: A register that goes through a prescribed sequence of states. [cite: 10469]</li>
                </ul>
                
                <h4>Example: 4-Bit Shift Register</h4>
                <img src="https://i.imgur.com/G5yUqR1.png" alt="4-bit Shift Register diagram" class="circuit-diagram">
                [cite_start]<small>Source: CEG2136_Lecture_3.pdf [cite: 6232]</small>

                <div class="focus-box">
                    <strong>What to Focus On</strong>: Practice the full sequential circuit design procedure (state diagram -> state table -> state assignment -> excitation table -> equations -> circuit). [cite_start]Designing a "sequence detector" is a classic problem. [cite: 6711, 6731]
                </div>
            </div>
        </section>

        <section id="section2" class="section">
            <h2>üî¢ Section 2: Data Representation and Arithmetic</h2>
            <div class="tab-content">
                <h3>Tab 1: Number Systems</h3>
                
                <h4>Example: Number System Conversion Table</h4>
                <table>
                    <tr><th>Decimal</th><th>Binary</th><th>Octal</th><th>Hexadecimal</th></tr>
                    <tr><td>0</td><td>0000</td><td>0</td><td>0</td></tr>
                    <tr><td>...</td><td>...</td><td>...</td><td>...</td></tr>
                    <tr><td>7</td><td>0111</td><td>7</td><td>7</td></tr>
                    <tr><td>8</td><td>1000</td><td>10</td><td>8</td></tr>
                    <tr><td>9</td><td>1001</td><td>11</td><td>9</td></tr>
                    <tr><td>10</td><td>1010</td><td>12</td><td>A</td></tr>
                    <tr><td>...</td><td>...</td><td>...</td><td>...</td></tr>
                    <tr><td>15</td><td>1111</td><td>17</td><td>F</td></tr>
                </table>
                [cite_start]<small>Source: Synthesized from CEG2136_Lecture_6.pdf [cite: 3020]</small>
                
                <div class="focus-box">
                    <strong>What to Focus On</strong>: Speed and accuracy in base conversions are essential. [cite_start]Be able to convert between binary, octal, decimal, and hexadecimal for both integers and fractions. [cite: 2908]
                </div>
            </div>

            <hr>

            <div class="tab-content">
                <h3>Tab 2: Signed Number Arithmetic</h3>
                
                <h4>2's Complement Representation</h4>
                <ul>
                    <li>This is the standard method for signed numbers. [cite_start]A negative number is found by taking the 1's complement and adding 1. [cite: 3134, 3178]</li>
                    [cite_start]<li>The range of an n-bit number is $[-2^{n-1}, 2^{n-1}-1]$. [cite: 3203]</li>
                </ul>

                <h4>Example: 2's Complement Circle</h4>
                <img src="https://i.imgur.com/eB9yB2l.png" alt="2's Complement Circle diagram" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_6.pdf [cite: 3127]</small>

                <h4>Overflow Detection</h4>
                [cite_start]An operation overflows if the result is outside the representable range. [cite: 3241] [cite_start]This happens if the carry-in to the sign bit is different from the carry-out of the sign bit ($C_{n} \oplus C_{n-1} = 1$). [cite: 3243]

                <div class="focus-box">
                    <strong>What to Focus On</strong>: Master 2's complement. [cite_start]Know how to represent numbers, perform subtraction via addition, and reliably detect overflow. [cite: 3217]
                </div>
            </div>

            <hr>
            
            <div class="tab-content">
                <h3>Tab 3: Floating-Point Numbers (IEEE 754)</h3>
                
                <h4>Single-Precision (32-bit) Format</h4>
                [cite_start]<p>A number is represented as $value=(-1)^{sign}(1+\sum_{i=1}^{23}b_{-i}2^{-i}) \times 2^{(E-127)}$. [cite: 3350]</p>
                <img src="https://i.imgur.com/n14zX1S.png" alt="IEEE 754 Single Precision format" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_6.pdf [cite: 3342]</small>
                <ul>
                    [cite_start]<li><strong>Sign bit (1 bit)</strong>: 0 for positive, 1 for negative. [cite: 3358]</li>
                    <li><strong>Exponent (8 bits)</strong>: Stored in a **biased format**. [cite_start]The actual exponent is found by subtracting a bias of 127 from the stored value. [cite: 3362]</li>
                    <li><strong>Mantissa (23 bits)</strong>: For normalized numbers, there is an implicit leading '1.' (the "hidden bit") [cite_start]that is not stored. [cite: 3363]</li>
                </ul>

                <div class="focus-box">
                    [cite_start]<strong>What to Focus On</strong>: Practice the conversion process in both directions: from a decimal number to its 32-bit hex representation, and from a 32-bit hex representation back to decimal. [cite: 3370, 3383]
                </div>
            </div>
        </section>

        <section id="section3" class="section">
            <h2>‚öôÔ∏è Section 3: Computer Organization and Architecture</h2>
            <div class="tab-content">
                <h3>Tab 1: Register Transfers and Bus Systems</h3>
                
                <h4>Register Transfer Language (RTL)</h4>
                [cite_start]<p>A symbolic notation for describing the micro-operations that happen in a computer. [cite: 2247]</p>
                <ul>
                    [cite_start]<li><code>R2 ‚Üê R1</code>: Transfer contents of R1 to R2. [cite: 2277]</li>
                    [cite_start]<li><code>P: R2 ‚Üê R1</code>: A conditional transfer that only happens if the control signal `P` is 1. [cite: 2288]</li>
                </ul>

                <h4>Example: Common Bus with Multiplexers</h4>
                <img src="https://i.imgur.com/lJ4lYVn.png" alt="4-register common bus system using multiplexers" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_7.pdf [cite: 2418]</small>
                
                <div class="focus-box">
                    <strong>What to Focus On</strong>: Be fluent in reading RTL. [cite_start]Be able to determine the control signals (e.g., MUX select values `S2, S1, S0`, and register `LD` signals) needed to perform a given register transfer on a specific hardware diagram. [cite: 3457]
                </div>
            </div>

            <hr>

            <div class="tab-content">
                <h3>Tab 2: Arithmetic Logic Unit (ALU)</h3>
                [cite_start]<p>The ALU is a combinational circuit that performs arithmetic and logic micro-operations. [cite: 11825]</p>

                <h4>Example: 4-bit Adder-Subtractor Circuit</h4>
                <img src="https://i.imgur.com/fL39v3n.png" alt="4-bit adder-subtractor circuit diagram" class="circuit-diagram">
                [cite_start]<small>Source: CEG2136_Lecture_7.pdf [cite: 2749]</small>
                
                <div class="focus-box">
                    <strong>What to Focus On</strong>: Understand how an ALU uses selection lines to choose an operation. [cite_start]Be able to design a single stage (one-bit slice) of an ALU using MUXs and a full adder. [cite: 12161, 12221]
                </div>
            </div>

            <hr>

            <div class="tab-content">
                <h3>Tab 3: Basic Computer Architecture</h3>
                
                <h4>Key Registers & Components</h4>
                <img src="https://i.imgur.com/zW0c02l.png" alt="Basic Computer's register and bus block diagram" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_9.pdf [cite: 10055]</small>
                <ul>
                    [cite_start]<li><strong>PC (Program Counter)</strong>: Holds the address of the *next* instruction to be fetched. [cite: 10462]</li>
                    [cite_start]<li><strong>AR (Address Register)</strong>: Holds the memory address for a read or write operation. [cite: 10461]</li>
                    [cite_start]<li><strong>IR (Instruction Register)</strong>: Holds the instruction code that is currently being executed. [cite: 10459]</li>
                    [cite_start]<li><strong>AC (Accumulator)</strong>: A general-purpose register for holding operands and results. [cite: 10454]</li>
                </ul>

                <h4>Instruction Formats and Addressing Modes</h4>
                <ul>
                    [cite_start]<li><strong>Direct Mode (I=0)</strong>: The address part of the instruction contains the address of the operand. [cite: 10163]</li>
                    [cite_start]<li><strong>Indirect Mode (I=1)</strong>: The address part contains the address of a pointer to the operand. [cite: 10165]</li>
                </ul>
                <img src="https://i.imgur.com/eB39B7k.png" alt="Direct vs Indirect Addressing" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_9.pdf [cite: 10361]</small>

                <div class="focus-box">
                    <strong>What to Focus On</strong>: Memorize the names and functions of the key registers. [cite_start]Be able to trace the contents of these registers through the fetch-decode-execute cycle for a single instruction like ADD or LDA. [cite: 5352]
                </div>
            </div>
        </section>
    </main>

    <footer>
        <p>Good luck with your CEG2136 midterm! You've got this! üëç</p>
    </footer>

</body>
</html>
