{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1403189031997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1403189031998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 19 11:43:51 2014 " "Processing started: Thu Jun 19 11:43:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1403189031998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1403189031998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroprocessadorCompleto -c MicroprocessadorCompleto " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroprocessadorCompleto -c MicroprocessadorCompleto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1403189031999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1403189034665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/unidadedecontroledeenderecos/unidadedecontroledeenderecos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/unidadedecontroledeenderecos/unidadedecontroledeenderecos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControleDeEnderecos-Arquitetura " "Found design unit 1: UnidadeDeControleDeEnderecos-Arquitetura" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038041 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControleDeEnderecos " "Found entity 1: UnidadeDeControleDeEnderecos" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/unidadedecontroledeenderecos/uce_aux.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/unidadedecontroledeenderecos/uce_aux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uce_aux " "Found design unit 1: uce_aux" {  } { { "../UnidadeDeControleDeEnderecos/uce_aux.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/uce_aux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/unidadedecontrole/unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/unidadedecontrole/unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControle-Arquitetura " "Found design unit 1: UnidadeDeControle-Arquitetura" {  } { { "../UnidadeDeControle/UnidadeDeControle.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/UnidadeDeControle/UnidadeDeControle.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038103 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControle " "Found entity 1: UnidadeDeControle" {  } { { "../UnidadeDeControle/UnidadeDeControle.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/UnidadeDeControle/UnidadeDeControle.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/unidadedecontrole/uc_aux.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/unidadedecontrole/uc_aux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uc_aux " "Found design unit 1: uc_aux" {  } { { "../UnidadeDeControle/uc_aux.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/UnidadeDeControle/uc_aux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/ula/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arquiteturaULA " "Found design unit 1: ULA-arquiteturaULA" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038155 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/registrosegmento/registrosegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/registrosegmento/registrosegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroSegmento-ArquiteturaRS " "Found design unit 1: RegistroSegmento-ArquiteturaRS" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038194 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroSegmento " "Found entity 1: RegistroSegmento" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/registropropositogeral/registropropositogeral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/registropropositogeral/registropropositogeral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroPropositoGeral-ArquiteturaRPG " "Found design unit 1: RegistroPropositoGeral-ArquiteturaRPG" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038227 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroPropositoGeral " "Found entity 1: RegistroPropositoGeral" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/registroflags/registroflags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/registroflags/registroflags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroFlags-ArquiteturaRF " "Found design unit 1: RegistroFlags-ArquiteturaRF" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038258 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroFlags " "Found entity 1: RegistroFlags" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/detectorzeroflag/detectorzeroflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/detectorzeroflag/detectorzeroflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorZeroFlag-ArquiteturaDZF " "Found design unit 1: DetectorZeroFlag-ArquiteturaDZF" {  } { { "../DetectorZeroFlag/DetectorZeroFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorZeroFlag/DetectorZeroFlag.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038291 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorZeroFlag " "Found entity 1: DetectorZeroFlag" {  } { { "../DetectorZeroFlag/DetectorZeroFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorZeroFlag/DetectorZeroFlag.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/detectorparidade/detectorparidade.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/detectorparidade/detectorparidade.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorParidade-ArquiteturaDP " "Found design unit 1: DetectorParidade-ArquiteturaDP" {  } { { "../DetectorParidade/DetectorParidade.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorParidade/DetectorParidade.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038328 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorParidade " "Found entity 1: DetectorParidade" {  } { { "../DetectorParidade/DetectorParidade.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorParidade/DetectorParidade.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/detectorauxiliarflag/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/detectorauxiliarflag/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Subtrator-ArquiteturaSubtrator " "Found design unit 1: Subtrator-ArquiteturaSubtrator" {  } { { "../DetectorAuxiliarFlag/Subtrator.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Subtrator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038368 ""} { "Info" "ISGN_ENTITY_NAME" "1 Subtrator " "Found entity 1: Subtrator" {  } { { "../DetectorAuxiliarFlag/Subtrator.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Subtrator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/detectorauxiliarflag/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/detectorauxiliarflag/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-ArquiteturaSomador " "Found design unit 1: Somador-ArquiteturaSomador" {  } { { "../DetectorAuxiliarFlag/Somador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Somador.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038402 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "../DetectorAuxiliarFlag/Somador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/Somador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/detectorauxiliarflag/detectorauxiliarflag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/detectorauxiliarflag/detectorauxiliarflag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorAuxiliarFlag-ArquiteturaDAF " "Found design unit 1: DetectorAuxiliarFlag-ArquiteturaDAF" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038426 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorAuxiliarFlag " "Found entity 1: DetectorAuxiliarFlag" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/demultiplexador/demultiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/demultiplexador/demultiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demultiplexador-ArquiteturaDemux " "Found design unit 1: Demultiplexador-ArquiteturaDemux" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038456 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexador " "Found entity 1: Demultiplexador" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/calculadoraendereco/calculadoraendereco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/ajustesfinaistfg/micro-risc/codigomicroprocessador/calculadoraendereco/calculadoraendereco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalculadoraEndereco-rtl " "Found design unit 1: CalculadoraEndereco-rtl" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038489 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalculadoraEndereco " "Found entity 1: CalculadoraEndereco" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorCompleto-ArquiteturaMicro " "Found design unit 1: MicroprocessadorCompleto-ArquiteturaMicro" {  } { { "MicroprocessadorCompleto.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038508 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorCompleto " "Found entity 1: MicroprocessadorCompleto" {  } { { "MicroprocessadorCompleto.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessadorcompletotb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessadorcompletotb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorCompletoTB-ArquiteturaMicroTB " "Found design unit 1: MicroprocessadorCompletoTB-ArquiteturaMicroTB" {  } { { "MicroprocessadorCompletoTB.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompletoTB.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038537 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorCompletoTB " "Found entity 1: MicroprocessadorCompletoTB" {  } { { "MicroprocessadorCompletoTB.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompletoTB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1403189038537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1403189038537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MicroprocessadorCompleto " "Elaborating entity \"MicroprocessadorCompleto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1403189039978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexador Demultiplexador:D1 " "Elaborating entity \"Demultiplexador\" for hierarchy \"Demultiplexador:D1\"" {  } { { "MicroprocessadorCompleto.vhd" "D1" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040098 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_01 Demultiplexador.vhd(22) " "VHDL Process Statement warning at Demultiplexador.vhd(22): inferring latch(es) for signal or variable \"saida_01\", which holds its previous value in one or more paths through the process" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1403189040101 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_02 Demultiplexador.vhd(22) " "VHDL Process Statement warning at Demultiplexador.vhd(22): inferring latch(es) for signal or variable \"saida_02\", which holds its previous value in one or more paths through the process" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1403189040102 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[0\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[0\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040104 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[1\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[1\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040104 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[2\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[2\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040105 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[3\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[3\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040105 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[4\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[4\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040106 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[5\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[5\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040106 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[6\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[6\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040106 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[7\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[7\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040107 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[8\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[8\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040107 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[9\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[9\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040108 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[10\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[10\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040108 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[11\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[11\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040109 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[12\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[12\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040109 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[13\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[13\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040110 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[14\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[14\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040110 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[15\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[15\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040110 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[0\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[0\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040111 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[1\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[1\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040112 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[2\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[2\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040113 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[3\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[3\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040114 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[4\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[4\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040114 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[5\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[5\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040115 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[6\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[6\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040116 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[7\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[7\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040116 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[8\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[8\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040117 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[9\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[9\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040117 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[10\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[10\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040118 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[11\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[11\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040119 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[12\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[12\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040119 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[13\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[13\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040120 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[14\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[14\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040120 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[15\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[15\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040121 "|MicroprocessadorCompleto|Demultiplexador:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControle UnidadeDeControle:UC " "Elaborating entity \"UnidadeDeControle\" for hierarchy \"UnidadeDeControle:UC\"" {  } { { "MicroprocessadorCompleto.vhd" "UC" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:UnidadeLogicaArit " "Elaborating entity \"ULA\" for hierarchy \"ULA:UnidadeLogicaArit\"" {  } { { "MicroprocessadorCompleto.vhd" "UnidadeLogicaArit" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040309 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg ULA.vhd(43) " "Verilog HDL or VHDL warning at ULA.vhd(43): object \"reg\" assigned a value but never read" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040313 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilitaULA ULA.vhd(76) " "VHDL Process Statement warning at ULA.vhd(76): signal \"habilitaULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1403189040314 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regCarryIn ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): inferring latch(es) for signal or variable \"regCarryIn\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1403189040315 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enum_op ULA.vhd(74) " "VHDL Process Statement warning at ULA.vhd(74): inferring latch(es) for signal or variable \"enum_op\", which holds its previous value in one or more paths through the process" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1403189040316 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilitaULA ULA.vhd(95) " "VHDL Process Statement warning at ULA.vhd(95): signal \"habilitaULA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1403189040317 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_comp_b ULA.vhd(74) " "Inferred latch for \"enum_op.op_a_comp_b\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040340 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_nop ULA.vhd(74) " "Inferred latch for \"enum_op.op_nop\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040341 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_xor_b ULA.vhd(74) " "Inferred latch for \"enum_op.op_a_xor_b\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040341 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_sub ULA.vhd(74) " "Inferred latch for \"enum_op.op_sub\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040342 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_subCarry ULA.vhd(74) " "Inferred latch for \"enum_op.op_subCarry\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040342 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_addCarry ULA.vhd(74) " "Inferred latch for \"enum_op.op_addCarry\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040343 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_and_b ULA.vhd(74) " "Inferred latch for \"enum_op.op_a_and_b\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040343 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_a_or_b ULA.vhd(74) " "Inferred latch for \"enum_op.op_a_or_b\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040343 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enum_op.op_add ULA.vhd(74) " "Inferred latch for \"enum_op.op_add\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040344 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regCarryIn ULA.vhd(74) " "Inferred latch for \"regCarryIn\" at ULA.vhd(74)" {  } { { "../ULA/ULA.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040344 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorParidade ULA:UnidadeLogicaArit\|DetectorParidade:dParidade " "Elaborating entity \"DetectorParidade\" for hierarchy \"ULA:UnidadeLogicaArit\|DetectorParidade:dParidade\"" {  } { { "../ULA/ULA.vhd" "dParidade" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorAuxiliarFlag ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag " "Elaborating entity \"DetectorAuxiliarFlag\" for hierarchy \"ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\"" {  } { { "../ULA/ULA.vhd" "dAuxiliarFlag" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040467 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c4 DetectorAuxiliarFlag.vhd(51) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(51): object \"c4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040469 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4 DetectorAuxiliarFlag.vhd(52) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(52): object \"b4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040470 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra0 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra0\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040470 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra1 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra1\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040471 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra2 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra2\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040471 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra3 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra3\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040471 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ra4 DetectorAuxiliarFlag.vhd(53) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(53): object \"ra4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040472 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs0 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs0\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040472 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs1 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs1\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040473 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs2 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs2\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040473 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs3 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs3\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040473 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs4 DetectorAuxiliarFlag.vhd(54) " "Verilog HDL or VHDL warning at DetectorAuxiliarFlag.vhd(54): object \"rs4\" assigned a value but never read" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1403189040474 "|MicroprocessadorCompleto|ULA:UnidadeLogicaArit|DetectorAuxiliarFlag:dAuxiliarFlag"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Somador:Add0 " "Elaborating entity \"Somador\" for hierarchy \"ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Somador:Add0\"" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "Add0" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Subtrator:Sub0 " "Elaborating entity \"Subtrator\" for hierarchy \"ULA:UnidadeLogicaArit\|DetectorAuxiliarFlag:dAuxiliarFlag\|Subtrator:Sub0\"" {  } { { "../DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" "Sub0" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/DetectorAuxiliarFlag/DetectorAuxiliarFlag.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorZeroFlag ULA:UnidadeLogicaArit\|DetectorZeroFlag:dZeroFlag " "Elaborating entity \"DetectorZeroFlag\" for hierarchy \"ULA:UnidadeLogicaArit\|DetectorZeroFlag:dZeroFlag\"" {  } { { "../ULA/ULA.vhd" "dZeroFlag" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/ULA/ULA.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroPropositoGeral RegistroPropositoGeral:RegistroDados " "Elaborating entity \"RegistroPropositoGeral\" for hierarchy \"RegistroPropositoGeral:RegistroDados\"" {  } { { "MicroprocessadorCompleto.vhd" "RegistroDados" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040777 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroPropositoGeral.vhd(41) " "VHDL Process Statement warning at RegistroPropositoGeral.vhd(41): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1403189040780 "|MicroprocessadorCompleto|RegistroPropositoGeral:RegistroDados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroPropositoGeral.vhd(41) " "VHDL Process Statement warning at RegistroPropositoGeral.vhd(41): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1403189040781 "|MicroprocessadorCompleto|RegistroPropositoGeral:RegistroDados"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroPropositoGeral.vhd(67) " "VHDL Process Statement warning at RegistroPropositoGeral.vhd(67): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroPropositoGeral/RegistroPropositoGeral.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroPropositoGeral/RegistroPropositoGeral.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1403189040788 "|MicroprocessadorCompleto|RegistroPropositoGeral:RegistroDados"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroFlags RegistroFlags:RegFlags " "Elaborating entity \"RegistroFlags\" for hierarchy \"RegistroFlags:RegFlags\"" {  } { { "MicroprocessadorCompleto.vhd" "RegFlags" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040900 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Flags RegistroFlags.vhd(30) " "VHDL Process Statement warning at RegistroFlags.vhd(30): inferring latch(es) for signal or variable \"Flags\", which holds its previous value in one or more paths through the process" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1403189040903 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[1\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040905 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[3\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[3\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040906 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[5\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[5\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040906 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[12\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[12\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040907 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[13\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[13\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040907 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[14\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[14\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040908 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[15\] RegistroFlags.vhd(30) " "Inferred latch for \"Flags\[15\]\" at RegistroFlags.vhd(30)" {  } { { "../RegistroFlags/RegistroFlags.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroFlags/RegistroFlags.vhd" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040908 "|MicroprocessadorCompleto|RegistroFlags:RegFlags"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControleDeEnderecos UnidadeDeControleDeEnderecos:UCE " "Elaborating entity \"UnidadeDeControleDeEnderecos\" for hierarchy \"UnidadeDeControleDeEnderecos:UCE\"" {  } { { "MicroprocessadorCompleto.vhd" "UCE" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189040964 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Estado UnidadeDeControleDeEnderecos.vhd(104) " "VHDL Process Statement warning at UnidadeDeControleDeEnderecos.vhd(104): inferring latch(es) for signal or variable \"Estado\", which holds its previous value in one or more paths through the process" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 104 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1403189040969 "|MicroprocessadorCompleto|UnidadeDeControleDeEnderecos:UCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado.Erro UnidadeDeControleDeEnderecos.vhd(104) " "Inferred latch for \"Estado.Erro\" at UnidadeDeControleDeEnderecos.vhd(104)" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189040971 "|MicroprocessadorCompleto|UnidadeDeControleDeEnderecos:UCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroSegmento RegistroSegmento:RegS " "Elaborating entity \"RegistroSegmento\" for hierarchy \"RegistroSegmento:RegS\"" {  } { { "MicroprocessadorCompleto.vhd" "RegS" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189041023 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(40) " "VHDL Process Statement warning at RegistroSegmento.vhd(40): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1403189041026 "|MicroprocessadorCompleto|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1403189041028 "|MicroprocessadorCompleto|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1403189041028 "|MicroprocessadorCompleto|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1403189041034 "|MicroprocessadorCompleto|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1403189041035 "|MicroprocessadorCompleto|RegistroSegmento:RegS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalculadoraEndereco CalculadoraEndereco:Calc " "Elaborating entity \"CalculadoraEndereco\" for hierarchy \"CalculadoraEndereco:Calc\"" {  } { { "MicroprocessadorCompleto.vhd" "Calc" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189041179 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[0\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041188 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[1\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041188 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[2\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041189 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[3\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041189 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[4\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041190 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[5\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041190 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[6\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041191 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[7\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041192 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[8\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041193 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[9\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041193 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[10\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041194 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[11\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041195 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[12\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041196 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[13\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041196 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[14\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041197 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[15\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041198 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[16\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041198 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[17\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041199 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[18\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041199 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[19\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1403189041200 "|MicroprocessadorCompleto|CalculadoraEndereco:Calc"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Mux Multiplexador " "Node instance \"Mux\" instantiates undefined entity \"Multiplexador\"" {  } { { "MicroprocessadorCompleto.vhd" "Mux" { Text "C:/Users/silvadenisaraujo/Desktop/AjustesFinaisTFG/micro-risc/CodigoMicroprocessador/MicroprocessadorCompleto/MicroprocessadorCompleto.vhd" 260 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1403189041252 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  29 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1403189042133 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 19 11:44:02 2014 " "Processing ended: Thu Jun 19 11:44:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1403189042133 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1403189042133 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1403189042133 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403189042133 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 29 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 29 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1403189042961 ""}
