#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 27 19:05:30 2023
# Process ID: 8428
# Current directory: D:/Program Files/Verilog project/MIPS_MultiCycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20800 D:\Program Files\Verilog project\MIPS_MultiCycle\MIPS_MultiCycle.xpr
# Log file: D:/Program Files/Verilog project/MIPS_MultiCycle/vivado.log
# Journal file: D:/Program Files/Verilog project/MIPS_MultiCycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.xpr}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source test.tcl
current_wave_config {}
add_wave {{/test/dut/mips/instr}} 
restart
run 10 us
close_sim
launch_simulation
source test.tcl
update_compile_order -fileset sources_1
current_wave_config {Untitled 2}
add_wave {{/test/dut/mips/dp/instr}} 
restart
run 10 us
close_sim
launch_simulation
source test.tcl
current_wave_config {Untitled 3}
add_wave {{/test/dut/instr}} 
restart
run 10 us
add_bp {D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv} 36
remove_bps -file {D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv} -line 36
add_bp {D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv} 35
remove_bps -file {D:/Program Files/Verilog project/MIPS_MultiCycle/MIPS_MultiCycle.srcs/sources_1/new/mem.sv} -line 35
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run synth_1 -name synth_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
launch_simulation
source test.tcl
current_wave_config {Untitled 4}
add_wave {{/test/dut/readdata}} 
current_wave_config {Untitled 4}
add_wave {{/test/dut/dmd/sg/data}} 
restart
run 10 us
current_wave_config {Untitled 4}
add_wave {{/test/dut/mips/instr}} 
restart
run 10 us
current_wave_config {Untitled 4}
add_wave {{/test/dut/mips/dp/aluresult}} 
restart
run 10 us
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_sim
