
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035712                       # Number of seconds simulated
sim_ticks                                 35712444201                       # Number of ticks simulated
final_tick                               565276824138                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  55325                       # Simulator instruction rate (inst/s)
host_op_rate                                    69952                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 896399                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886752                       # Number of bytes of host memory used
host_seconds                                 39839.92                       # Real time elapsed on the host
sim_insts                                  2204158513                       # Number of instructions simulated
sim_ops                                    2786897322                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2692992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1302400                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3998592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1203456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1203456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        21039                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10175                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 31239                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9402                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9402                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75407664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     36469080                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               111966349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50179                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              89605                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33698506                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33698506                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33698506                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75407664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     36469080                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145664855                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85641354                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30987335                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25434830                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019536                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13097435                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12081392                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159626                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87245                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32049788                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170390705                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30987335                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15241018                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36614132                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10819685                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6760353                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15674001                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       800868                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84191624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.486500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47577492     56.51%     56.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3660486      4.35%     60.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3210039      3.81%     64.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3450155      4.10%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2984372      3.54%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1575135      1.87%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1034240      1.23%     75.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2704836      3.21%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17994869     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84191624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361827                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.989584                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33706789                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6345681                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34837295                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       540956                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8760894                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5066309                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6503                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202039149                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8760894                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35374901                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2795604                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       870238                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33677418                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2712561                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195207735                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13528                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1687623                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           83                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271229212                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910334622                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910334622                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102969948                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34060                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18038                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7233912                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19245015                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023146                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240458                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3420586                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183984817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34044                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147830380                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       280888                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61039301                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186580169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2000                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84191624                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.755880                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907626                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29941014     35.56%     35.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17796843     21.14%     56.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12095456     14.37%     71.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7648532      9.08%     80.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7484997      8.89%     89.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4435093      5.27%     94.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3397560      4.04%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       740816      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       651313      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84191624                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1084270     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204493     13.20%     83.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260626     16.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121621439     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018808      1.37%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15762346     10.66%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8411765      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147830380                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.726157                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549428                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010481                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381682696                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245059210                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143693386                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149379808                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       264117                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7032886                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          539                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1077                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281473                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          576                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8760894                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2020588                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       159842                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184018861                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       338953                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19245015                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023146                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18022                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115357                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7035                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1077                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1236006                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129367                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2365373                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145266589                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14809303                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2563787                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22992425                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588875                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8183122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.696220                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143840357                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143693386                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93757968                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261840002                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.677850                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358074                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61600110                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045140                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75430730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.622971                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.170213                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30115885     39.93%     39.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454477     27.12%     67.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8375996     11.10%     78.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4282657      5.68%     83.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3693088      4.90%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1818343      2.41%     91.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2003484      2.66%     93.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1011891      1.34%     95.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3674909      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75430730                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3674909                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255777851                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376813281                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42732                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1449730                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.856414                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.856414                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.167660                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.167660                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655913149                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197152294                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189509815                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85641354                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31483143                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25663689                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2102019                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13328748                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12310055                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3394787                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93251                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31493656                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172902999                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31483143                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15704842                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38414512                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11165018                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5519494                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15548884                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1021161                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84464769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.536667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292243                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46050257     54.52%     54.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2544550      3.01%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4753031      5.63%     63.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4733792      5.60%     68.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2937878      3.48%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2336242      2.77%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1461983      1.73%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1373942      1.63%     78.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18273094     21.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84464769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367616                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018919                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32838199                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5460755                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36903068                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       225891                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9036849                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5329425                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          257                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     207441345                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9036849                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35223599                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1002493                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1196791                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34697634                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3307397                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200019245                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1374052                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1012480                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280860312                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    933103246                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    933103246                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173775214                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107085075                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35670                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17111                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9210364                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18502478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9445442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       119778                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3527967                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188579793                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34221                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150229895                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       293654                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63724895                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    194970320                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     84464769                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778610                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895146                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28972365     34.30%     34.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18275198     21.64%     55.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12265650     14.52%     70.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7924314      9.38%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8338489      9.87%     89.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4041805      4.79%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3180752      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       726606      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       739590      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84464769                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         935005     72.59%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        177347     13.77%     86.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       175647     13.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125674401     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2018928      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17110      0.01%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14535436      9.68%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7984020      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150229895                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.754175                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1287999                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008574                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    386506212                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    252339249                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146800619                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151517894                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       470295                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7173981                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2156                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          340                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2268907                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9036849                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         520175                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90648                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188614017                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       380697                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18502478                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9445442                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17111                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         71351                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          340                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1314670                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1167422                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2482092                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148248639                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13870727                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1981256                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21671613                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21025315                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7800886                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731040                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146846481                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146800619                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93565313                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        268496707                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714132                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348478                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101206286                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124614622                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63999853                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2127448                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75427920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.652102                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28657441     37.99%     37.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21109025     27.99%     65.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8765232     11.62%     77.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4375795      5.80%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4369744      5.79%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1773371      2.35%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1783553      2.36%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       949473      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3644286      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75427920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101206286                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124614622                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18505020                       # Number of memory references committed
system.switch_cpus1.commit.loads             11328493                       # Number of loads committed
system.switch_cpus1.commit.membars              17110                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17986798                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112268210                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2570172                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3644286                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260398109                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          386271637                       # The number of ROB writes
system.switch_cpus1.timesIdled                  33459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1176585                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101206286                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124614622                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101206286                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846206                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846206                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181746                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181746                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       665947252                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203936899                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      190558939                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34220                       # number of misc regfile writes
system.l2.replacements                          31242                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           873973                       # Total number of references to valid blocks.
system.l2.sampled_refs                          39434                       # Sample count of references to valid blocks.
system.l2.avg_refs                          22.162930                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            49.401964                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      2.255968                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3921.741079                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.395076                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1954.210332                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1425.768960                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            836.226622                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006031                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.478728                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000292                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.238551                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.174044                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.102078                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        74411                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29209                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  103620                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            26492                       # number of Writeback hits
system.l2.Writeback_hits::total                 26492                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        74411                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29209                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103620                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        74411                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29209                       # number of overall hits
system.l2.overall_hits::total                  103620                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        21039                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10175                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 31239                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        21039                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10175                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31239                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        21039                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10175                       # number of overall misses
system.l2.overall_misses::total                 31239                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       405050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1164297057                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       619749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    586533312                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1751855168                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       405050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1164297057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       619749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    586533312                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1751855168                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       405050                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1164297057                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       619749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    586533312                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1751855168                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95450                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        39384                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              134859                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        26492                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             26492                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95450                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        39384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               134859                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95450                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        39384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              134859                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.220419                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.258354                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.231642                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.220419                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.258354                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231642                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.220419                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.258354                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231642                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 36822.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55339.942820                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44267.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 57644.551548                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56079.105221                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 36822.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55339.942820                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44267.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 57644.551548                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56079.105221                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 36822.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55339.942820                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44267.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 57644.551548                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56079.105221                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9402                       # number of writebacks
system.l2.writebacks::total                      9402                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        21039                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10175                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            31239                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        21039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31239                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        21039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31239                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       342196                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1043591340                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       538542                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    527659981                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1572132059                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       342196                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1043591340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       538542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    527659981                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1572132059                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       342196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1043591340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       538542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    527659981                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1572132059                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.220419                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258354                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.231642                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.220419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.258354                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231642                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.220419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.258354                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231642                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 31108.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49602.706402                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 38467.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 51858.474791                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 50325.940619                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 31108.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49602.706402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 38467.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 51858.474791                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50325.940619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 31108.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49602.706402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 38467.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 51858.474791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50325.940619                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996525                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015681651                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843342.379310                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996525                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15673990                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15673990                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15673990                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15673990                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15673990                       # number of overall hits
system.cpu0.icache.overall_hits::total       15673990                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       456420                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       456420                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       456420                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       456420                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       456420                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       456420                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15674001                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15674001                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15674001                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15674001                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15674001                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15674001                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 41492.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 41492.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 41492.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 41492.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 41492.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 41492.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       416050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       416050                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       416050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       416050                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       416050                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       416050                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37822.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 37822.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 37822.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 37822.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 37822.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 37822.727273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95450                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191909865                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95706                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2005.202025                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.481420                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.518580                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915943                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084057                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11645353                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11645353                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709495                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709495                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17173                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17173                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19354848                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19354848                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19354848                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19354848                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355409                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           30                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       355439                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        355439                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       355439                       # number of overall misses
system.cpu0.dcache.overall_misses::total       355439                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10936797743                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10936797743                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1344006                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1344006                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10938141749                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10938141749                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10938141749                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10938141749                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     12000762                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12000762                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17173                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19710287                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19710287                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19710287                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19710287                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029616                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029616                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000004                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018033                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018033                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018033                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018033                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30772.427662                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30772.427662                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 44800.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44800.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30773.611644                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30773.611644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30773.611644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30773.611644                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17009                       # number of writebacks
system.cpu0.dcache.writebacks::total            17009                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       259959                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259959                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           30                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259989                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259989                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259989                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95450                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95450                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95450                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95450                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95450                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1798272680                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1798272680                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1798272680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1798272680                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1798272680                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1798272680                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007954                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007954                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004843                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004843                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004843                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004843                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18839.944264                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18839.944264                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 18839.944264                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18839.944264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 18839.944264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18839.944264                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997728                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1018508741                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2199802.896328                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997728                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15548867                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15548867                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15548867                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15548867                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15548867                       # number of overall hits
system.cpu1.icache.overall_hits::total       15548867                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       843752                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       843752                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       843752                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       843752                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       843752                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       843752                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15548884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15548884                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15548884                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15548884                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15548884                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15548884                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49632.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49632.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49632.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49632.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49632.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49632.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       660759                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       660759                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       660759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       660759                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       660759                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       660759                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47197.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47197.071429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47197.071429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47197.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47197.071429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47197.071429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 39384                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169859067                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 39640                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4285.042053                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.837862                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.162138                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905617                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094383                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10582216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10582216                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7142866                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7142866                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17111                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17111                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17110                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17110                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17725082                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17725082                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17725082                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17725082                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       102588                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       102588                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       102588                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        102588                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       102588                       # number of overall misses
system.cpu1.dcache.overall_misses::total       102588                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3807374490                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3807374490                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3807374490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3807374490                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3807374490                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3807374490                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10684804                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10684804                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7142866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7142866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17827670                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17827670                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17827670                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17827670                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009601                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009601                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005754                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005754                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005754                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005754                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37113.253889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37113.253889                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37113.253889                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37113.253889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37113.253889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37113.253889                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9483                       # number of writebacks
system.cpu1.dcache.writebacks::total             9483                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        63204                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        63204                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63204                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63204                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63204                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63204                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        39384                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        39384                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        39384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        39384                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        39384                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        39384                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    803571323                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    803571323                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    803571323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    803571323                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    803571323                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    803571323                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003686                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002209                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002209                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002209                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002209                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20403.496928                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20403.496928                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20403.496928                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20403.496928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20403.496928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20403.496928                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
