18:04:42 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/temp_xsdb_launch_script.tcl
18:04:43 INFO  : XSDB server has started successfully.
18:04:43 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
18:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:20:36 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:25:46 INFO  : 'fpga -state' command is executed.
18:25:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:25:46 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:25:46 INFO  : 'jtag frequency' command is executed.
18:25:46 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:25:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:25:46 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:25:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:25:46 INFO  : 'stop' command is executed.
18:25:47 INFO  : 'ps7_init' command is executed.
18:25:47 INFO  : 'ps7_post_config' command is executed.
18:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:50 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:25:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:25:50 INFO  : Memory regions updated for context APU
18:25:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:25:50 INFO  : 'con' command is executed.
18:25:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:25:50 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:29:52 INFO  : Disconnected from the channel tcfchan#1.
18:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:29:52 INFO  : 'fpga -state' command is executed.
18:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:29:52 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:29:52 INFO  : 'jtag frequency' command is executed.
18:29:52 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:29:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:29:58 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:29:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:29:58 INFO  : 'stop' command is executed.
18:29:59 INFO  : 'ps7_init' command is executed.
18:29:59 INFO  : 'ps7_post_config' command is executed.
18:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:29:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:29:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:02 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:30:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:30:02 INFO  : Memory regions updated for context APU
18:30:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:30:02 INFO  : 'con' command is executed.
18:30:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:30:02 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:32:37 INFO  : Disconnected from the channel tcfchan#2.
18:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:32:37 INFO  : 'fpga -state' command is executed.
18:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:38 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:32:38 INFO  : 'jtag frequency' command is executed.
18:32:38 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:32:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:32:43 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:32:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:32:43 INFO  : 'stop' command is executed.
18:32:44 INFO  : 'ps7_init' command is executed.
18:32:44 INFO  : 'ps7_post_config' command is executed.
18:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:32:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:46 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:32:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:32:46 INFO  : Memory regions updated for context APU
18:32:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:32:47 INFO  : 'con' command is executed.
18:32:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:32:47 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:40:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:41:06 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:41:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:41:54 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:42:12 INFO  : Disconnected from the channel tcfchan#3.
18:42:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:42:13 INFO  : 'fpga -state' command is executed.
18:42:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:13 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:42:13 INFO  : 'jtag frequency' command is executed.
18:42:13 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:42:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:42:18 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:42:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:42:18 INFO  : 'stop' command is executed.
18:42:19 INFO  : 'ps7_init' command is executed.
18:42:19 INFO  : 'ps7_post_config' command is executed.
18:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:42:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:22 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:42:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:42:22 INFO  : Memory regions updated for context APU
18:42:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:42:22 INFO  : 'con' command is executed.
18:42:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:42:22 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:44:26 INFO  : Disconnected from the channel tcfchan#4.
18:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:44:26 INFO  : 'fpga -state' command is executed.
18:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:27 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:44:27 INFO  : 'jtag frequency' command is executed.
18:44:27 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:44:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:44:32 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:44:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:44:32 INFO  : 'stop' command is executed.
18:44:34 INFO  : 'ps7_init' command is executed.
18:44:34 INFO  : 'ps7_post_config' command is executed.
18:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:44:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:36 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:44:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:44:36 INFO  : Memory regions updated for context APU
18:44:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:44:36 INFO  : 'con' command is executed.
18:44:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:44:36 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:48:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:48:48 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:48:58 INFO  : Disconnected from the channel tcfchan#5.
18:48:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:48:58 INFO  : 'fpga -state' command is executed.
18:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:59 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:48:59 INFO  : 'jtag frequency' command is executed.
18:48:59 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:48:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:49:05 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:49:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:49:06 INFO  : 'stop' command is executed.
18:49:07 INFO  : 'ps7_init' command is executed.
18:49:07 INFO  : 'ps7_post_config' command is executed.
18:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:09 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:49:09 INFO  : Memory regions updated for context APU
18:49:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:09 INFO  : 'con' command is executed.
18:49:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:49:09 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:50:57 INFO  : Disconnected from the channel tcfchan#6.
18:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:50:58 INFO  : 'fpga -state' command is executed.
18:50:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:58 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:50:58 INFO  : 'jtag frequency' command is executed.
18:50:58 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:50:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:51:03 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:51:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:51:03 INFO  : 'stop' command is executed.
18:51:04 INFO  : 'ps7_init' command is executed.
18:51:04 INFO  : 'ps7_post_config' command is executed.
18:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:51:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:07 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:51:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:51:07 INFO  : Memory regions updated for context APU
18:51:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:51:07 INFO  : 'con' command is executed.
18:51:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:51:07 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:54:14 INFO  : Disconnected from the channel tcfchan#7.
18:54:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:54:15 INFO  : 'fpga -state' command is executed.
18:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:15 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:54:15 INFO  : 'jtag frequency' command is executed.
18:54:15 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:54:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:54:21 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:54:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:54:21 INFO  : 'stop' command is executed.
18:54:22 INFO  : 'ps7_init' command is executed.
18:54:22 INFO  : 'ps7_post_config' command is executed.
18:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:25 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:54:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:54:25 INFO  : Memory regions updated for context APU
18:54:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:54:25 INFO  : 'con' command is executed.
18:54:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:54:25 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:55:29 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
18:55:39 INFO  : Disconnected from the channel tcfchan#8.
18:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:55:39 INFO  : 'fpga -state' command is executed.
18:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:40 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:55:40 INFO  : 'jtag frequency' command is executed.
18:55:40 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:55:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:55:46 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:55:46 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:55:46 INFO  : 'stop' command is executed.
18:55:47 INFO  : 'ps7_init' command is executed.
18:55:47 INFO  : 'ps7_post_config' command is executed.
18:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:49 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:55:49 INFO  : Memory regions updated for context APU
18:55:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:49 INFO  : 'con' command is executed.
18:55:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:55:49 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:56:38 INFO  : Disconnected from the channel tcfchan#9.
18:56:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
18:56:38 INFO  : 'fpga -state' command is executed.
18:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:39 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
18:56:39 INFO  : 'jtag frequency' command is executed.
18:56:39 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:56:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:56:45 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
18:56:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
18:56:45 INFO  : 'stop' command is executed.
18:56:46 INFO  : 'ps7_init' command is executed.
18:56:46 INFO  : 'ps7_post_config' command is executed.
18:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:56:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:49 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:56:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

18:56:49 INFO  : Memory regions updated for context APU
18:56:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:56:49 INFO  : 'con' command is executed.
18:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

18:56:49 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
18:57:17 INFO  : Disconnected from the channel tcfchan#10.
13:24:28 INFO  : Launching XSDB server: xsdb -n -interactive /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/temp_xsdb_launch_script.tcl
13:24:29 INFO  : XSDB server has started successfully.
13:24:29 INFO  : Processing command line option -hwspec /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper.hdf.
13:24:31 INFO  : Checking for hwspec changes in the project system_design_wrapper_hw_platform_0.
13:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:26:55 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
13:27:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:27:50 INFO  : 'fpga -state' command is executed.
13:27:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:50 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:27:50 INFO  : 'jtag frequency' command is executed.
13:27:50 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:27:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:27:50 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:27:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:27:50 INFO  : 'stop' command is executed.
13:27:51 INFO  : 'ps7_init' command is executed.
13:27:51 INFO  : 'ps7_post_config' command is executed.
13:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:27:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:53 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:27:53 INFO  : Memory regions updated for context APU
13:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:27:53 INFO  : 'con' command is executed.
13:27:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:27:53 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:29:03 INFO  : Disconnected from the channel tcfchan#1.
13:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:29:03 INFO  : 'fpga -state' command is executed.
13:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:04 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:29:04 INFO  : 'jtag frequency' command is executed.
13:29:04 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:29:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:29:07 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:29:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:29:08 INFO  : 'stop' command is executed.
13:29:08 INFO  : 'ps7_init' command is executed.
13:29:08 INFO  : 'ps7_post_config' command is executed.
13:29:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:29:11 INFO  : Memory regions updated for context APU
13:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:11 INFO  : 'con' command is executed.
13:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:29:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:32:55 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
13:33:07 INFO  : Disconnected from the channel tcfchan#2.
13:33:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:33:08 INFO  : 'fpga -state' command is executed.
13:33:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:08 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:33:08 INFO  : 'jtag frequency' command is executed.
13:33:08 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:33:12 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:33:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:33:12 INFO  : 'stop' command is executed.
13:33:13 INFO  : 'ps7_init' command is executed.
13:33:13 INFO  : 'ps7_post_config' command is executed.
13:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:15 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:33:15 INFO  : Memory regions updated for context APU
13:33:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:15 INFO  : 'con' command is executed.
13:33:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:33:15 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:36:30 INFO  : Disconnected from the channel tcfchan#3.
13:36:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:36:30 INFO  : 'fpga -state' command is executed.
13:36:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:31 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:36:31 INFO  : 'jtag frequency' command is executed.
13:36:31 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:36:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:36:35 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:36:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:36:35 INFO  : 'stop' command is executed.
13:36:36 INFO  : 'ps7_init' command is executed.
13:36:36 INFO  : 'ps7_post_config' command is executed.
13:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:38 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:36:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:36:38 INFO  : Memory regions updated for context APU
13:36:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:36:38 INFO  : 'con' command is executed.
13:36:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:36:38 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:39:59 INFO  : Disconnected from the channel tcfchan#4.
13:40:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:40:00 INFO  : 'fpga -state' command is executed.
13:40:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:00 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:40:00 INFO  : 'jtag frequency' command is executed.
13:40:00 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:40:04 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:40:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:40:04 INFO  : 'stop' command is executed.
13:40:05 INFO  : 'ps7_init' command is executed.
13:40:05 INFO  : 'ps7_post_config' command is executed.
13:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:40:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:07 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:40:07 INFO  : Memory regions updated for context APU
13:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:40:07 INFO  : 'con' command is executed.
13:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:40:07 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:41:00 INFO  : Disconnected from the channel tcfchan#5.
13:41:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:41:00 INFO  : 'fpga -state' command is executed.
13:41:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:00 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:41:00 INFO  : 'jtag frequency' command is executed.
13:41:00 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:41:05 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:41:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:41:05 INFO  : 'stop' command is executed.
13:41:06 INFO  : 'ps7_init' command is executed.
13:41:06 INFO  : 'ps7_post_config' command is executed.
13:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:09 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:41:09 INFO  : Memory regions updated for context APU
13:41:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:09 INFO  : 'con' command is executed.
13:41:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:41:09 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:42:32 INFO  : Disconnected from the channel tcfchan#6.
13:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:42:32 INFO  : 'fpga -state' command is executed.
13:42:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:42:32 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:42:32 INFO  : 'jtag frequency' command is executed.
13:42:32 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:42:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:42:37 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:42:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:42:37 INFO  : 'stop' command is executed.
13:42:38 INFO  : 'ps7_init' command is executed.
13:42:38 INFO  : 'ps7_post_config' command is executed.
13:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:42:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:40 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:42:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:42:40 INFO  : Memory regions updated for context APU
13:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:42:40 INFO  : 'con' command is executed.
13:42:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:42:40 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:43:08 INFO  : Disconnected from the channel tcfchan#7.
13:43:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:43:08 INFO  : 'fpga -state' command is executed.
13:43:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:08 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:43:08 INFO  : 'jtag frequency' command is executed.
13:43:08 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:43:12 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:43:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:43:12 INFO  : 'stop' command is executed.
13:43:13 INFO  : 'ps7_init' command is executed.
13:43:13 INFO  : 'ps7_post_config' command is executed.
13:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:16 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:43:16 INFO  : Memory regions updated for context APU
13:43:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:16 INFO  : 'con' command is executed.
13:43:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:43:16 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:43:43 INFO  : Disconnected from the channel tcfchan#8.
13:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:43:43 INFO  : 'fpga -state' command is executed.
13:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:44 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:43:44 INFO  : 'jtag frequency' command is executed.
13:43:44 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:43:48 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:43:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:43:48 INFO  : 'stop' command is executed.
13:43:49 INFO  : 'ps7_init' command is executed.
13:43:49 INFO  : 'ps7_post_config' command is executed.
13:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:51 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:43:51 INFO  : Memory regions updated for context APU
13:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:51 INFO  : 'con' command is executed.
13:43:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:43:51 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:48:21 INFO  : Disconnected from the channel tcfchan#9.
13:48:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:48:21 INFO  : 'fpga -state' command is executed.
13:48:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:21 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:48:21 INFO  : 'jtag frequency' command is executed.
13:48:21 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:48:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:48:25 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:48:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:48:26 INFO  : 'stop' command is executed.
13:48:26 INFO  : 'ps7_init' command is executed.
13:48:26 INFO  : 'ps7_post_config' command is executed.
13:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:29 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:48:29 INFO  : Memory regions updated for context APU
13:48:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:29 INFO  : 'con' command is executed.
13:48:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:48:29 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:51:16 INFO  : Disconnected from the channel tcfchan#10.
13:51:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:51:16 INFO  : 'fpga -state' command is executed.
13:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:16 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:51:16 INFO  : 'jtag frequency' command is executed.
13:51:16 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:51:22 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:51:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:51:22 INFO  : 'stop' command is executed.
13:51:23 INFO  : 'ps7_init' command is executed.
13:51:23 INFO  : 'ps7_post_config' command is executed.
13:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:25 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:51:25 INFO  : Memory regions updated for context APU
13:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:25 INFO  : 'con' command is executed.
13:51:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:51:25 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:52:22 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
13:52:30 INFO  : Disconnected from the channel tcfchan#11.
13:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:52:30 INFO  : 'fpga -state' command is executed.
13:52:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:30 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:52:30 INFO  : 'jtag frequency' command is executed.
13:52:30 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:52:36 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:52:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:52:36 INFO  : 'stop' command is executed.
13:52:36 INFO  : 'ps7_init' command is executed.
13:52:36 INFO  : 'ps7_post_config' command is executed.
13:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:39 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:52:39 INFO  : Memory regions updated for context APU
13:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:39 INFO  : 'con' command is executed.
13:52:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:52:39 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:53:09 INFO  : Disconnected from the channel tcfchan#12.
13:53:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:53:09 INFO  : 'fpga -state' command is executed.
13:53:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:09 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:53:09 INFO  : 'jtag frequency' command is executed.
13:53:09 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:53:14 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:53:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:53:14 INFO  : 'stop' command is executed.
13:53:15 INFO  : 'ps7_init' command is executed.
13:53:15 INFO  : 'ps7_post_config' command is executed.
13:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:17 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:53:17 INFO  : Memory regions updated for context APU
13:53:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:17 INFO  : 'con' command is executed.
13:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:53:17 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
13:59:03 INFO  : Disconnected from the channel tcfchan#13.
13:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
13:59:04 INFO  : 'fpga -state' command is executed.
13:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:04 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
13:59:04 INFO  : 'jtag frequency' command is executed.
13:59:04 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:59:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:59:09 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
13:59:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
13:59:09 INFO  : 'stop' command is executed.
13:59:09 INFO  : 'ps7_init' command is executed.
13:59:09 INFO  : 'ps7_post_config' command is executed.
13:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:12 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

13:59:12 INFO  : Memory regions updated for context APU
13:59:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:12 INFO  : 'con' command is executed.
13:59:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

13:59:12 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:00:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:00:49 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
14:00:57 INFO  : Disconnected from the channel tcfchan#14.
14:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:00:57 INFO  : 'fpga -state' command is executed.
14:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:58 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:00:58 INFO  : 'jtag frequency' command is executed.
14:00:58 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:00:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:01:02 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:01:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:01:03 INFO  : 'stop' command is executed.
14:01:03 INFO  : 'ps7_init' command is executed.
14:01:03 INFO  : 'ps7_post_config' command is executed.
14:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:01:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:06 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:01:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:01:06 INFO  : Memory regions updated for context APU
14:01:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:01:06 INFO  : 'con' command is executed.
14:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:01:06 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:28:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:28:45 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
14:29:02 INFO  : Disconnected from the channel tcfchan#15.
14:29:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:29:03 INFO  : 'fpga -state' command is executed.
14:29:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:03 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:29:03 INFO  : 'jtag frequency' command is executed.
14:29:03 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:29:08 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:29:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:29:08 INFO  : 'stop' command is executed.
14:29:09 INFO  : 'ps7_init' command is executed.
14:29:09 INFO  : 'ps7_post_config' command is executed.
14:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:29:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:29:11 INFO  : Memory regions updated for context APU
14:29:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:11 INFO  : 'con' command is executed.
14:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:29:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:30:10 INFO  : Disconnected from the channel tcfchan#16.
14:30:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:30:10 INFO  : 'fpga -state' command is executed.
14:30:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:30:10 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:30:10 INFO  : 'jtag frequency' command is executed.
14:30:10 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:30:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:30:15 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:30:15 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:30:15 INFO  : 'stop' command is executed.
14:30:16 INFO  : 'ps7_init' command is executed.
14:30:16 INFO  : 'ps7_post_config' command is executed.
14:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:18 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:30:18 INFO  : Memory regions updated for context APU
14:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:30:18 INFO  : 'con' command is executed.
14:30:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:30:18 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:31:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:31:54 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
14:32:03 INFO  : Disconnected from the channel tcfchan#17.
14:32:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:32:03 INFO  : 'fpga -state' command is executed.
14:32:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:32:03 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:32:03 INFO  : 'jtag frequency' command is executed.
14:32:03 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:32:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:32:08 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:32:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:32:08 INFO  : 'stop' command is executed.
14:32:09 INFO  : 'ps7_init' command is executed.
14:32:09 INFO  : 'ps7_post_config' command is executed.
14:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:32:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:32:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:32:11 INFO  : Memory regions updated for context APU
14:32:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:32:11 INFO  : 'con' command is executed.
14:32:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:32:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:34:32 INFO  : Disconnected from the channel tcfchan#18.
14:34:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:34:32 INFO  : 'fpga -state' command is executed.
14:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:33 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:34:33 INFO  : 'jtag frequency' command is executed.
14:34:33 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:34:37 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:34:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:34:37 INFO  : 'stop' command is executed.
14:34:38 INFO  : 'ps7_init' command is executed.
14:34:38 INFO  : 'ps7_post_config' command is executed.
14:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:40 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:34:40 INFO  : Memory regions updated for context APU
14:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:41 INFO  : 'con' command is executed.
14:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:34:41 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:36:03 INFO  : Disconnected from the channel tcfchan#19.
14:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:36:03 INFO  : 'fpga -state' command is executed.
14:36:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:04 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:36:04 INFO  : 'jtag frequency' command is executed.
14:36:04 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:36:08 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:36:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:36:08 INFO  : 'stop' command is executed.
14:36:09 INFO  : 'ps7_init' command is executed.
14:36:09 INFO  : 'ps7_post_config' command is executed.
14:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:11 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:36:11 INFO  : Memory regions updated for context APU
14:36:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:11 INFO  : 'con' command is executed.
14:36:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:36:11 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:36:31 INFO  : Disconnected from the channel tcfchan#20.
14:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:36:31 INFO  : 'fpga -state' command is executed.
14:36:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:31 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:36:31 INFO  : 'jtag frequency' command is executed.
14:36:31 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:36:35 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:36:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:36:36 INFO  : 'stop' command is executed.
14:36:36 INFO  : 'ps7_init' command is executed.
14:36:36 INFO  : 'ps7_post_config' command is executed.
14:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:39 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:36:39 INFO  : Memory regions updated for context APU
14:36:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:39 INFO  : 'con' command is executed.
14:36:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:36:39 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:37:35 INFO  : Disconnected from the channel tcfchan#21.
14:37:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:37:36 INFO  : 'fpga -state' command is executed.
14:37:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:37:36 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:37:36 INFO  : 'jtag frequency' command is executed.
14:37:36 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:37:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:37:41 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:37:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:37:41 INFO  : 'stop' command is executed.
14:37:42 INFO  : 'ps7_init' command is executed.
14:37:42 INFO  : 'ps7_post_config' command is executed.
14:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:44 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:37:44 INFO  : Memory regions updated for context APU
14:37:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:44 INFO  : 'con' command is executed.
14:37:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:37:44 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:42:17 INFO  : Disconnected from the channel tcfchan#22.
14:42:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:42:17 INFO  : 'fpga -state' command is executed.
14:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:42:17 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:42:17 INFO  : 'jtag frequency' command is executed.
14:42:17 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:42:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:42:22 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:42:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:42:22 INFO  : 'stop' command is executed.
14:42:23 INFO  : 'ps7_init' command is executed.
14:42:23 INFO  : 'ps7_post_config' command is executed.
14:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:42:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:26 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:42:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:42:26 INFO  : Memory regions updated for context APU
14:42:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:42:26 INFO  : 'con' command is executed.
14:42:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:42:26 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:45:07 INFO  : Disconnected from the channel tcfchan#23.
14:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:45:08 INFO  : 'fpga -state' command is executed.
14:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:08 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:45:08 INFO  : 'jtag frequency' command is executed.
14:45:08 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:45:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:45:12 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:45:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:45:12 INFO  : 'stop' command is executed.
14:45:13 INFO  : 'ps7_init' command is executed.
14:45:13 INFO  : 'ps7_post_config' command is executed.
14:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:16 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:45:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:45:16 INFO  : Memory regions updated for context APU
14:45:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:45:16 INFO  : 'con' command is executed.
14:45:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:45:16 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:47:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:48:17 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
14:48:25 INFO  : Disconnected from the channel tcfchan#24.
14:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000177f402e01" && level==0} -index 1' command is executed.
14:48:25 INFO  : 'fpga -state' command is executed.
14:48:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:25 INFO  : Jtag cable 'Platform Cable USB II 0000177f402e01' is selected.
14:48:25 INFO  : 'jtag frequency' command is executed.
14:48:25 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:48:29 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:48:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0' command is executed.
14:48:30 INFO  : 'stop' command is executed.
14:48:30 INFO  : 'ps7_init' command is executed.
14:48:30 INFO  : 'ps7_post_config' command is executed.
14:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:48:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:33 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:48:33 INFO  : Memory regions updated for context APU
14:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:48:33 INFO  : 'con' command is executed.
14:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000177f402e01"} -index 0
con
----------------End of Script----------------

14:48:33 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:51:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
14:52:11 INFO  : FPGA configured successfully with bitstream "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system_design_wrapper.bit"
14:52:22 INFO  : Disconnected from the channel tcfchan#25.
14:52:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
14:52:22 INFO  : 'fpga -state' command is executed.
14:52:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:22 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
14:52:22 INFO  : 'jtag frequency' command is executed.
14:52:22 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:52:28 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:52:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:52:28 INFO  : 'stop' command is executed.
14:52:29 INFO  : 'ps7_init' command is executed.
14:52:29 INFO  : 'ps7_post_config' command is executed.
14:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:32 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:52:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:52:32 INFO  : Memory regions updated for context APU
14:52:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:32 INFO  : 'con' command is executed.
14:52:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

14:52:32 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:57:36 INFO  : Disconnected from the channel tcfchan#26.
14:57:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
14:57:36 INFO  : 'fpga -state' command is executed.
14:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:36 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
14:57:36 INFO  : 'jtag frequency' command is executed.
14:57:36 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:57:42 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:57:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:57:42 INFO  : 'stop' command is executed.
14:57:43 INFO  : 'ps7_init' command is executed.
14:57:43 INFO  : 'ps7_post_config' command is executed.
14:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:45 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:57:45 INFO  : Memory regions updated for context APU
14:57:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:46 INFO  : 'con' command is executed.
14:57:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

14:57:46 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
14:59:17 INFO  : Disconnected from the channel tcfchan#27.
14:59:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
14:59:17 INFO  : 'fpga -state' command is executed.
14:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:18 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
14:59:18 INFO  : 'jtag frequency' command is executed.
14:59:18 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:59:23 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
14:59:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
14:59:23 INFO  : 'stop' command is executed.
14:59:24 INFO  : 'ps7_init' command is executed.
14:59:24 INFO  : 'ps7_post_config' command is executed.
14:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:27 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

14:59:27 INFO  : Memory regions updated for context APU
14:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:27 INFO  : 'con' command is executed.
14:59:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

14:59:27 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
15:02:29 INFO  : Disconnected from the channel tcfchan#28.
15:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
15:02:30 INFO  : 'fpga -state' command is executed.
15:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:30 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
15:02:30 INFO  : 'jtag frequency' command is executed.
15:02:30 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
15:02:35 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
15:02:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
15:02:35 INFO  : 'stop' command is executed.
15:02:36 INFO  : 'ps7_init' command is executed.
15:02:36 INFO  : 'ps7_post_config' command is executed.
15:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:38 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

15:02:38 INFO  : Memory regions updated for context APU
15:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:39 INFO  : 'con' command is executed.
15:02:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

15:02:39 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
15:04:32 INFO  : Disconnected from the channel tcfchan#29.
15:04:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901" && level==0} -index 1' command is executed.
15:04:32 INFO  : 'fpga -state' command is executed.
15:04:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:33 INFO  : Jtag cable 'Platform Cable USB II 0000150f6b7901' is selected.
15:04:33 INFO  : 'jtag frequency' command is executed.
15:04:33 INFO  : Sourcing of '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
15:04:38 INFO  : Hardware design information is loaded from '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf'.
15:04:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0' command is executed.
15:04:38 INFO  : 'stop' command is executed.
15:04:39 INFO  : 'ps7_init' command is executed.
15:04:39 INFO  : 'ps7_post_config' command is executed.
15:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:42 INFO  : The application '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
loadhw /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/system_design_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
dow /home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/FASEC_Periph-test/Debug/FASEC_Periph-test.elf
----------------End of Script----------------

15:04:42 INFO  : Memory regions updated for context APU
15:04:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:42 INFO  : 'con' command is executed.
15:04:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Platform Cable USB II 0000150f6b7901"} -index 0
con
----------------End of Script----------------

15:04:42 INFO  : Launch script is exported to file '/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.sdk2/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_on_local_fasec_periph-test.elf.tcl'
