<stg><name>push_tensor1d</name>


<trans_list>

<trans id="66" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_strm, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:2 %store_ln12 = store i10 0, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
entry:3 %br_ln12 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i10 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:1 %add_ln12 = add i10 %i_2, i10 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc:2 %icmp_ln12 = icmp_eq  i10 %i_2, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.end

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="10">
<![CDATA[
for.inc.split:0 %trunc_ln12 = trunc i10 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_2, i32 3, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:5 %zext_ln12 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %ffn_input_addr = getelementptr i32 %ffn_input, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="ffn_input_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %ffn_input_44_addr = getelementptr i32 %ffn_input_44, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="ffn_input_44_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %ffn_input_45_addr = getelementptr i32 %ffn_input_45, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="ffn_input_45_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %ffn_input_46_addr = getelementptr i32 %ffn_input_46, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="ffn_input_46_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %ffn_input_47_addr = getelementptr i32 %ffn_input_47, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="ffn_input_47_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %ffn_input_48_addr = getelementptr i32 %ffn_input_48, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="ffn_input_48_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %ffn_input_49_addr = getelementptr i32 %ffn_input_49, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="ffn_input_49_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %ffn_input_50_addr = getelementptr i32 %ffn_input_50, i64 0, i64 %zext_ln12

]]></Node>
<StgValue><ssdm name="ffn_input_50_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:14 %muxLogicRAMAddr_to_ffn_input_load = muxlogic i7 %ffn_input_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_ffn_input_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:15 %ffn_input_load = load i7 %ffn_input_addr

]]></Node>
<StgValue><ssdm name="ffn_input_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:16 %muxLogicRAMAddr_to_ffn_input_44_load = muxlogic i7 %ffn_input_44_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_ffn_input_44_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:17 %ffn_input_44_load = load i7 %ffn_input_44_addr

]]></Node>
<StgValue><ssdm name="ffn_input_44_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:18 %muxLogicRAMAddr_to_ffn_input_45_load = muxlogic i7 %ffn_input_45_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_ffn_input_45_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:19 %ffn_input_45_load = load i7 %ffn_input_45_addr

]]></Node>
<StgValue><ssdm name="ffn_input_45_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:20 %muxLogicRAMAddr_to_ffn_input_46_load = muxlogic i7 %ffn_input_46_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_ffn_input_46_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:21 %ffn_input_46_load = load i7 %ffn_input_46_addr

]]></Node>
<StgValue><ssdm name="ffn_input_46_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:22 %muxLogicRAMAddr_to_ffn_input_47_load = muxlogic i7 %ffn_input_47_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_ffn_input_47_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:23 %ffn_input_47_load = load i7 %ffn_input_47_addr

]]></Node>
<StgValue><ssdm name="ffn_input_47_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:24 %muxLogicRAMAddr_to_ffn_input_48_load = muxlogic i7 %ffn_input_48_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_ffn_input_48_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:25 %ffn_input_48_load = load i7 %ffn_input_48_addr

]]></Node>
<StgValue><ssdm name="ffn_input_48_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:26 %muxLogicRAMAddr_to_ffn_input_49_load = muxlogic i7 %ffn_input_49_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_ffn_input_49_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:27 %ffn_input_49_load = load i7 %ffn_input_49_addr

]]></Node>
<StgValue><ssdm name="ffn_input_49_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:28 %muxLogicRAMAddr_to_ffn_input_50_load = muxlogic i7 %ffn_input_50_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_ffn_input_50_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:29 %ffn_input_50_load = load i7 %ffn_input_50_addr

]]></Node>
<StgValue><ssdm name="ffn_input_50_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:34 %store_ln12 = store i10 %add_ln12, i10 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0">
<![CDATA[
for.end:0 %ret_ln15 = ret

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_84

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:15 %ffn_input_load = load i7 %ffn_input_addr

]]></Node>
<StgValue><ssdm name="ffn_input_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:17 %ffn_input_44_load = load i7 %ffn_input_44_addr

]]></Node>
<StgValue><ssdm name="ffn_input_44_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:19 %ffn_input_45_load = load i7 %ffn_input_45_addr

]]></Node>
<StgValue><ssdm name="ffn_input_45_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:21 %ffn_input_46_load = load i7 %ffn_input_46_addr

]]></Node>
<StgValue><ssdm name="ffn_input_46_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:23 %ffn_input_47_load = load i7 %ffn_input_47_addr

]]></Node>
<StgValue><ssdm name="ffn_input_47_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:25 %ffn_input_48_load = load i7 %ffn_input_48_addr

]]></Node>
<StgValue><ssdm name="ffn_input_48_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:27 %ffn_input_49_load = load i7 %ffn_input_49_addr

]]></Node>
<StgValue><ssdm name="ffn_input_49_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:29 %ffn_input_50_load = load i7 %ffn_input_50_addr

]]></Node>
<StgValue><ssdm name="ffn_input_50_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="3" op_2_bw="32" op_3_bw="3" op_4_bw="32" op_5_bw="3" op_6_bw="32" op_7_bw="3" op_8_bw="32" op_9_bw="3" op_10_bw="32" op_11_bw="3" op_12_bw="32" op_13_bw="3" op_14_bw="32" op_15_bw="3" op_16_bw="32" op_17_bw="32" op_18_bw="3">
<![CDATA[
for.inc.split:30 %tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.8float.float.i3, i3 0, i32 %ffn_input_load, i3 1, i32 %ffn_input_44_load, i3 2, i32 %ffn_input_45_load, i3 3, i32 %ffn_input_46_load, i3 4, i32 %ffn_input_47_load, i3 5, i32 %ffn_input_48_load, i3 6, i32 %ffn_input_49_load, i3 7, i32 %ffn_input_50_load, i32 <undef>, i3 %trunc_ln12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:31 %bitcast_ln14 = bitcast i32 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln14"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32">
<![CDATA[
for.inc.split:32 %muxLogicFIFOData_to_write_ln14 = muxlogic i32 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln14"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:33 %write_ln14 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %x_strm, i32 %bitcast_ln14

]]></Node>
<StgValue><ssdm name="write_ln14"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:35 %br_ln12 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="67" name="x_strm" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="x_strm"/></StgValue>
</port>
<port id="68" name="ffn_input" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="ffn_input_44" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_44"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="ffn_input_45" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_45"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="71" name="ffn_input_46" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_46"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="72" name="ffn_input_47" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_47"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="ffn_input_48" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_48"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="ffn_input_49" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_49"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="ffn_input_50" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="ffn_input_50"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="i" fromId="76" toId="5">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="78" toId="6">
</dataflow>
<dataflow id="80" from="x_strm" to="specinterface_ln0" fromId="67" toId="6">
</dataflow>
<dataflow id="82" from="empty_69" to="specinterface_ln0" fromId="81" toId="6">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="87" from="empty_107" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="88" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="89" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="90" from="empty_107" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="91" from="empty_107" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="92" from="empty_107" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="93" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="94" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="95" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="96" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="97" from="empty_107" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="98" from="empty_107" to="specinterface_ln0" fromId="86" toId="6">
</dataflow>
<dataflow id="100" from="StgValue_99" to="specinterface_ln0" fromId="99" toId="6">
</dataflow>
<dataflow id="101" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="102" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="6">
</dataflow>
<dataflow id="104" from="StgValue_103" to="store_ln12" fromId="103" toId="7">
</dataflow>
<dataflow id="105" from="i" to="store_ln12" fromId="5" toId="7">
</dataflow>
<dataflow id="106" from="i" to="i_2" fromId="5" toId="9">
</dataflow>
<dataflow id="107" from="i_2" to="add_ln12" fromId="9" toId="10">
</dataflow>
<dataflow id="109" from="StgValue_108" to="add_ln12" fromId="108" toId="10">
</dataflow>
<dataflow id="110" from="i_2" to="icmp_ln12" fromId="9" toId="11">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln12" fromId="111" toId="11">
</dataflow>
<dataflow id="113" from="icmp_ln12" to="br_ln12" fromId="11" toId="12">
</dataflow>
<dataflow id="114" from="i_2" to="trunc_ln12" fromId="9" toId="13">
</dataflow>
<dataflow id="116" from="_ssdm_op_PartSelect.i7.i10.i32.i32" to="lshr_ln" fromId="115" toId="14">
</dataflow>
<dataflow id="117" from="i_2" to="lshr_ln" fromId="9" toId="14">
</dataflow>
<dataflow id="119" from="StgValue_118" to="lshr_ln" fromId="118" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_120" to="lshr_ln" fromId="120" toId="14">
</dataflow>
<dataflow id="122" from="lshr_ln" to="zext_ln12" fromId="14" toId="15">
</dataflow>
<dataflow id="123" from="ffn_input" to="ffn_input_addr" fromId="68" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_124" to="ffn_input_addr" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="zext_ln12" to="ffn_input_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="127" from="ffn_input_44" to="ffn_input_44_addr" fromId="69" toId="17">
</dataflow>
<dataflow id="128" from="StgValue_124" to="ffn_input_44_addr" fromId="124" toId="17">
</dataflow>
<dataflow id="129" from="zext_ln12" to="ffn_input_44_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="130" from="ffn_input_45" to="ffn_input_45_addr" fromId="70" toId="18">
</dataflow>
<dataflow id="131" from="StgValue_124" to="ffn_input_45_addr" fromId="124" toId="18">
</dataflow>
<dataflow id="132" from="zext_ln12" to="ffn_input_45_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="133" from="ffn_input_46" to="ffn_input_46_addr" fromId="71" toId="19">
</dataflow>
<dataflow id="134" from="StgValue_124" to="ffn_input_46_addr" fromId="124" toId="19">
</dataflow>
<dataflow id="135" from="zext_ln12" to="ffn_input_46_addr" fromId="15" toId="19">
</dataflow>
<dataflow id="136" from="ffn_input_47" to="ffn_input_47_addr" fromId="72" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_124" to="ffn_input_47_addr" fromId="124" toId="20">
</dataflow>
<dataflow id="138" from="zext_ln12" to="ffn_input_47_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="139" from="ffn_input_48" to="ffn_input_48_addr" fromId="73" toId="21">
</dataflow>
<dataflow id="140" from="StgValue_124" to="ffn_input_48_addr" fromId="124" toId="21">
</dataflow>
<dataflow id="141" from="zext_ln12" to="ffn_input_48_addr" fromId="15" toId="21">
</dataflow>
<dataflow id="142" from="ffn_input_49" to="ffn_input_49_addr" fromId="74" toId="22">
</dataflow>
<dataflow id="143" from="StgValue_124" to="ffn_input_49_addr" fromId="124" toId="22">
</dataflow>
<dataflow id="144" from="zext_ln12" to="ffn_input_49_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="145" from="ffn_input_50" to="ffn_input_50_addr" fromId="75" toId="23">
</dataflow>
<dataflow id="146" from="StgValue_124" to="ffn_input_50_addr" fromId="124" toId="23">
</dataflow>
<dataflow id="147" from="zext_ln12" to="ffn_input_50_addr" fromId="15" toId="23">
</dataflow>
<dataflow id="148" from="ffn_input_addr" to="muxLogicRAMAddr_to_ffn_input_load" fromId="16" toId="24">
</dataflow>
<dataflow id="149" from="ffn_input_addr" to="ffn_input_load" fromId="16" toId="25">
</dataflow>
<dataflow id="150" from="ffn_input_44_addr" to="muxLogicRAMAddr_to_ffn_input_44_load" fromId="17" toId="26">
</dataflow>
<dataflow id="151" from="ffn_input_44_addr" to="ffn_input_44_load" fromId="17" toId="27">
</dataflow>
<dataflow id="152" from="ffn_input_45_addr" to="muxLogicRAMAddr_to_ffn_input_45_load" fromId="18" toId="28">
</dataflow>
<dataflow id="153" from="ffn_input_45_addr" to="ffn_input_45_load" fromId="18" toId="29">
</dataflow>
<dataflow id="154" from="ffn_input_46_addr" to="muxLogicRAMAddr_to_ffn_input_46_load" fromId="19" toId="30">
</dataflow>
<dataflow id="155" from="ffn_input_46_addr" to="ffn_input_46_load" fromId="19" toId="31">
</dataflow>
<dataflow id="156" from="ffn_input_47_addr" to="muxLogicRAMAddr_to_ffn_input_47_load" fromId="20" toId="32">
</dataflow>
<dataflow id="157" from="ffn_input_47_addr" to="ffn_input_47_load" fromId="20" toId="33">
</dataflow>
<dataflow id="158" from="ffn_input_48_addr" to="muxLogicRAMAddr_to_ffn_input_48_load" fromId="21" toId="34">
</dataflow>
<dataflow id="159" from="ffn_input_48_addr" to="ffn_input_48_load" fromId="21" toId="35">
</dataflow>
<dataflow id="160" from="ffn_input_49_addr" to="muxLogicRAMAddr_to_ffn_input_49_load" fromId="22" toId="36">
</dataflow>
<dataflow id="161" from="ffn_input_49_addr" to="ffn_input_49_load" fromId="22" toId="37">
</dataflow>
<dataflow id="162" from="ffn_input_50_addr" to="muxLogicRAMAddr_to_ffn_input_50_load" fromId="23" toId="38">
</dataflow>
<dataflow id="163" from="ffn_input_50_addr" to="ffn_input_50_load" fromId="23" toId="39">
</dataflow>
<dataflow id="164" from="add_ln12" to="store_ln12" fromId="10" toId="40">
</dataflow>
<dataflow id="165" from="i" to="store_ln12" fromId="5" toId="40">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecPipeline" to="specpipeline_ln13" fromId="166" toId="41">
</dataflow>
<dataflow id="168" from="StgValue_76" to="specpipeline_ln13" fromId="76" toId="41">
</dataflow>
<dataflow id="169" from="StgValue_83" to="specpipeline_ln13" fromId="83" toId="41">
</dataflow>
<dataflow id="170" from="StgValue_83" to="specpipeline_ln13" fromId="83" toId="41">
</dataflow>
<dataflow id="171" from="StgValue_83" to="specpipeline_ln13" fromId="83" toId="41">
</dataflow>
<dataflow id="172" from="empty_107" to="specpipeline_ln13" fromId="86" toId="41">
</dataflow>
<dataflow id="174" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln12" fromId="173" toId="42">
</dataflow>
<dataflow id="176" from="StgValue_175" to="speclooptripcount_ln12" fromId="175" toId="42">
</dataflow>
<dataflow id="177" from="StgValue_175" to="speclooptripcount_ln12" fromId="175" toId="42">
</dataflow>
<dataflow id="178" from="StgValue_175" to="speclooptripcount_ln12" fromId="175" toId="42">
</dataflow>
<dataflow id="180" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="179" toId="43">
</dataflow>
<dataflow id="182" from="empty_84" to="specloopname_ln12" fromId="181" toId="43">
</dataflow>
<dataflow id="183" from="ffn_input_addr" to="ffn_input_load" fromId="16" toId="44">
</dataflow>
<dataflow id="184" from="ffn_input_44_addr" to="ffn_input_44_load" fromId="17" toId="45">
</dataflow>
<dataflow id="185" from="ffn_input_45_addr" to="ffn_input_45_load" fromId="18" toId="46">
</dataflow>
<dataflow id="186" from="ffn_input_46_addr" to="ffn_input_46_load" fromId="19" toId="47">
</dataflow>
<dataflow id="187" from="ffn_input_47_addr" to="ffn_input_47_load" fromId="20" toId="48">
</dataflow>
<dataflow id="188" from="ffn_input_48_addr" to="ffn_input_48_load" fromId="21" toId="49">
</dataflow>
<dataflow id="189" from="ffn_input_49_addr" to="ffn_input_49_load" fromId="22" toId="50">
</dataflow>
<dataflow id="190" from="ffn_input_50_addr" to="ffn_input_50_load" fromId="23" toId="51">
</dataflow>
<dataflow id="192" from="_ssdm_op_SparseMux.ap_auto.8float.float.i3" to="tmp" fromId="191" toId="52">
</dataflow>
<dataflow id="194" from="StgValue_193" to="tmp" fromId="193" toId="52">
</dataflow>
<dataflow id="195" from="ffn_input_load" to="tmp" fromId="44" toId="52">
</dataflow>
<dataflow id="197" from="StgValue_196" to="tmp" fromId="196" toId="52">
</dataflow>
<dataflow id="198" from="ffn_input_44_load" to="tmp" fromId="45" toId="52">
</dataflow>
<dataflow id="200" from="StgValue_199" to="tmp" fromId="199" toId="52">
</dataflow>
<dataflow id="201" from="ffn_input_45_load" to="tmp" fromId="46" toId="52">
</dataflow>
<dataflow id="203" from="StgValue_202" to="tmp" fromId="202" toId="52">
</dataflow>
<dataflow id="204" from="ffn_input_46_load" to="tmp" fromId="47" toId="52">
</dataflow>
<dataflow id="206" from="StgValue_205" to="tmp" fromId="205" toId="52">
</dataflow>
<dataflow id="207" from="ffn_input_47_load" to="tmp" fromId="48" toId="52">
</dataflow>
<dataflow id="209" from="StgValue_208" to="tmp" fromId="208" toId="52">
</dataflow>
<dataflow id="210" from="ffn_input_48_load" to="tmp" fromId="49" toId="52">
</dataflow>
<dataflow id="212" from="StgValue_211" to="tmp" fromId="211" toId="52">
</dataflow>
<dataflow id="213" from="ffn_input_49_load" to="tmp" fromId="50" toId="52">
</dataflow>
<dataflow id="215" from="StgValue_214" to="tmp" fromId="214" toId="52">
</dataflow>
<dataflow id="216" from="ffn_input_50_load" to="tmp" fromId="51" toId="52">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp" fromId="217" toId="52">
</dataflow>
<dataflow id="219" from="trunc_ln12" to="tmp" fromId="13" toId="52">
</dataflow>
<dataflow id="220" from="tmp" to="bitcast_ln14" fromId="52" toId="53">
</dataflow>
<dataflow id="221" from="bitcast_ln14" to="muxLogicFIFOData_to_write_ln14" fromId="53" toId="54">
</dataflow>
<dataflow id="223" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln14" fromId="222" toId="55">
</dataflow>
<dataflow id="224" from="x_strm" to="write_ln14" fromId="67" toId="55">
</dataflow>
<dataflow id="225" from="bitcast_ln14" to="write_ln14" fromId="53" toId="55">
</dataflow>
<dataflow id="226" from="icmp_ln12" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
