Analysis & Synthesis report for lab1-fpAdd
Thu May 30 15:01:15 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: BIG_ALU:BIG_ALU|complementor2sn:complementor
 12. Parameter Settings for User Entity Instance: small_ALU:inst4|complementor2sn:complementor
 13. Parameter Settings for User Entity Instance: d_registern:MantissaS_reg
 14. Parameter Settings for User Entity Instance: Controller:inst|jk_countern_sync:timer
 15. Parameter Settings for User Entity Instance: d_registern:inst9
 16. Parameter Settings for User Entity Instance: mux_1to2n:inst8
 17. Parameter Settings for User Entity Instance: jk_countern_sync:inst13
 18. Parameter Settings for User Entity Instance: mux_1to2n:inst12
 19. Parameter Settings for User Entity Instance: mux_1to2n:inst11
 20. Parameter Settings for User Entity Instance: mux_1to2n:MantissaS_mux
 21. Parameter Settings for User Entity Instance: mux_1to2n:MantissaL_mux
 22. Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:7:mi"
 23. Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:6:mi"
 24. Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:5:mi"
 25. Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:4:mi"
 26. Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:3:mi"
 27. Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:2:mi"
 28. Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:1:mi"
 29. Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:m0"
 30. Port Connectivity Checks: "rounding_hardware:inst3|half_adder:\haE:7:haEi"
 31. Port Connectivity Checks: "Controller:inst|encoder_4to2:E_signal_encoder"
 32. Port Connectivity Checks: "Controller:inst|decoder_3to8:state_decoder"
 33. Port Connectivity Checks: "Controller:inst|Control_FSM:FSM|d_flipflop:\ff:2:ffi"
 34. Port Connectivity Checks: "Controller:inst|Control_FSM:FSM|d_flipflop:\ff:1:ffi"
 35. Port Connectivity Checks: "Controller:inst|Control_FSM:FSM|d_flipflop:\ff:0:ffi"
 36. Port Connectivity Checks: "Controller:inst|Control_FSM:FSM"
 37. Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:6:mi"
 38. Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:5:mi"
 39. Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:4:mi"
 40. Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:3:mi"
 41. Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:2:mi"
 42. Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:1:mi"
 43. Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:m0"
 44. Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer"
 45. Port Connectivity Checks: "Controller:inst|encoder_4to2:timer_signal_encoder"
 46. Port Connectivity Checks: "d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0|d_latch:master"
 47. Port Connectivity Checks: "small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:7:hai"
 48. Port Connectivity Checks: "small_ALU:inst4|cla4:\cla4:1:cla4i"
 49. Port Connectivity Checks: "small_ALU:inst4|cla4:\cla4:0:cla4i"
 50. Port Connectivity Checks: "BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:11:hai"
 51. Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:2:cla4i"
 52. Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:1:cla4i"
 53. Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:3:fai"
 54. Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:2:fai"
 55. Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:1:fai"
 56. Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:0:fai"
 57. Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i"
 58. Elapsed Time Per Partition
 59. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 30 15:01:15 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab1-fpAdd                                      ;
; Top-level Entity Name              ; lab1-fpAdd                                      ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 289                                             ;
;     Total combinational functions  ; 289                                             ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 51                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; lab1-fpAdd         ; lab1-fpAdd         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+
; encoder_4to2.vhd                 ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/encoder_4to2.vhd      ;         ;
; jk_countern_sync.vhd             ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/jk_countern_sync.vhd  ;         ;
; jk_flipflop.vhd                  ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/jk_flipflop.vhd       ;         ;
; small_ALU.vhd                    ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/small_ALU.vhd         ;         ;
; mux_2to4.vhd                     ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/mux_2to4.vhd          ;         ;
; d_registern.vhd                  ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_registern.vhd       ;         ;
; d_register1.vhd                  ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_register1.vhd       ;         ;
; d_latch.vhd                      ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_latch.vhd           ;         ;
; d_flipflop.vhd                   ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_flipflop.vhd        ;         ;
; mux_1to2.vhd                     ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/mux_1to2.vhd          ;         ;
; mux_1to2n.vhd                    ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/mux_1to2n.vhd         ;         ;
; half_adder.vhd                   ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/half_adder.vhd        ;         ;
; complementor2sn.vhd              ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/complementor2sn.vhd   ;         ;
; full_adder.vhd                   ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/full_adder.vhd        ;         ;
; cla4.vhd                         ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/cla4.vhd              ;         ;
; BIG_ALU.vhd                      ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/BIG_ALU.vhd           ;         ;
; lab1-fpAdd.bdf                   ; yes             ; User Block Diagram/Schematic File  ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf        ;         ;
; rounding_hardware.vhd            ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/rounding_hardware.vhd ;         ;
; Control_FSM.vhd                  ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/Control_FSM.vhd       ;         ;
; Controller.vhd                   ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/Controller.vhd        ;         ;
; decoder_3to8.vhd                 ; yes             ; User VHDL File                     ; C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/decoder_3to8.vhd      ;         ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 289          ;
;                                             ;              ;
; Total combinational functions               ; 289          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 235          ;
;     -- 3 input functions                    ; 44           ;
;     -- <=2 input functions                  ; 10           ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 289          ;
;     -- arithmetic mode                      ; 0            ;
;                                             ;              ;
; Total registers                             ; 0            ;
;     -- Dedicated logic registers            ; 0            ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 51           ;
; Embedded Multiplier 9-bit elements          ; 0            ;
; Maximum fan-out node                        ; GClock~input ;
; Maximum fan-out                             ; 83           ;
; Total fan-out                               ; 1154         ;
; Average fan-out                             ; 2.95         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Library Name ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
; |lab1-fpAdd                           ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 51   ; 0            ; |lab1-fpAdd                                                                                          ; work         ;
;    |BIG_ALU:BIG_ALU|                  ; 88 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU                                                                          ; work         ;
;       |cla4:\cla4:0:cla4i|            ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i                                                       ; work         ;
;       |cla4:\cla4:1:cla4i|            ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:1:cla4i                                                       ; work         ;
;       |cla4:\cla4:2:cla4i|            ; 17 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:2:cla4i                                                       ; work         ;
;          |full_adder:\fa:3:fai|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|cla4:\cla4:2:cla4i|full_adder:\fa:3:fai                                  ; work         ;
;       |complementor2sn:complementor|  ; 29 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor                                             ; work         ;
;          |half_adder:\ha:10:hai|      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:10:hai                       ; work         ;
;          |half_adder:\ha:1:hai|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:1:hai                        ; work         ;
;          |half_adder:\ha:3:hai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:3:hai                        ; work         ;
;          |half_adder:\ha:4:hai|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:4:hai                        ; work         ;
;          |half_adder:\ha:5:hai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:5:hai                        ; work         ;
;          |half_adder:\ha:6:hai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:6:hai                        ; work         ;
;          |half_adder:\ha:7:hai|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:7:hai                        ; work         ;
;          |half_adder:\ha:8:hai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:8:hai                        ; work         ;
;          |half_adder:\ha:9:hai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:9:hai                        ; work         ;
;    |Controller:inst|                  ; 71 (4)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst                                                                          ; work         ;
;       |Control_FSM:FSM|               ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|Control_FSM:FSM                                                          ; work         ;
;          |d_flipflop:\ff:0:ffi|       ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:0:ffi                                     ; work         ;
;             |d_latch:master|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:0:ffi|d_latch:master                      ; work         ;
;             |d_latch:slave|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:0:ffi|d_latch:slave                       ; work         ;
;          |d_flipflop:\ff:1:ffi|       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:1:ffi                                     ; work         ;
;             |d_latch:master|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:1:ffi|d_latch:master                      ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:1:ffi|d_latch:slave                       ; work         ;
;          |d_flipflop:\ff:2:ffi|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:2:ffi                                     ; work         ;
;             |d_latch:master|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:2:ffi|d_latch:master                      ; work         ;
;             |d_latch:slave|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|Control_FSM:FSM|d_flipflop:\ff:2:ffi|d_latch:slave                       ; work         ;
;       |decoder_3to8:state_decoder|    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|decoder_3to8:state_decoder                                               ; work         ;
;       |encoder_4to2:E_signal_encoder| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|encoder_4to2:E_signal_encoder                                            ; work         ;
;       |jk_countern_sync:timer|        ; 51 (3)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer                                                   ; work         ;
;          |jk_flipflop:\ff:1:ci|       ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:1:ci                              ; work         ;
;             |d_flipflop:f0|           ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:1:ci|d_flipflop:f0                ; work         ;
;                |d_latch:master|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:1:ci|d_flipflop:f0|d_latch:master ; work         ;
;                |d_latch:slave|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:1:ci|d_flipflop:f0|d_latch:slave  ; work         ;
;          |jk_flipflop:\ff:2:ci|       ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:2:ci                              ; work         ;
;             |d_flipflop:f0|           ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:2:ci|d_flipflop:f0                ; work         ;
;                |d_latch:master|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:2:ci|d_flipflop:f0|d_latch:master ; work         ;
;                |d_latch:slave|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:2:ci|d_flipflop:f0|d_latch:slave  ; work         ;
;          |jk_flipflop:\ff:3:ci|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:3:ci                              ; work         ;
;             |d_flipflop:f0|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:3:ci|d_flipflop:f0                ; work         ;
;                |d_latch:master|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:3:ci|d_flipflop:f0|d_latch:master ; work         ;
;                |d_latch:slave|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:3:ci|d_flipflop:f0|d_latch:slave  ; work         ;
;          |jk_flipflop:\ff:4:ci|       ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:4:ci                              ; work         ;
;             |d_flipflop:f0|           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:4:ci|d_flipflop:f0                ; work         ;
;                |d_latch:master|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:4:ci|d_flipflop:f0|d_latch:master ; work         ;
;                |d_latch:slave|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:4:ci|d_flipflop:f0|d_latch:slave  ; work         ;
;          |jk_flipflop:\ff:5:ci|       ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:5:ci                              ; work         ;
;             |d_flipflop:f0|           ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:5:ci|d_flipflop:f0                ; work         ;
;                |d_latch:master|       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:5:ci|d_flipflop:f0|d_latch:master ; work         ;
;                |d_latch:slave|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:5:ci|d_flipflop:f0|d_latch:slave  ; work         ;
;          |jk_flipflop:\ff:6:ci|       ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:6:ci                              ; work         ;
;             |d_flipflop:f0|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:6:ci|d_flipflop:f0                ; work         ;
;                |d_latch:master|       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:6:ci|d_flipflop:f0|d_latch:master ; work         ;
;                |d_latch:slave|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:6:ci|d_flipflop:f0|d_latch:slave  ; work         ;
;          |jk_flipflop:ff0|            ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0                                   ; work         ;
;             |d_flipflop:f0|           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0|d_flipflop:f0                     ; work         ;
;                |d_latch:master|       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0|d_flipflop:f0|d_latch:master      ; work         ;
;                |d_latch:slave|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0|d_flipflop:f0|d_latch:slave       ; work         ;
;          |mux_2to4:\ff:1:mi|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:1:mi                                 ; work         ;
;          |mux_2to4:\ff:2:mi|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:2:mi                                 ; work         ;
;          |mux_2to4:\ff:3:mi|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:3:mi                                 ; work         ;
;          |mux_2to4:\ff:4:mi|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:4:mi                                 ; work         ;
;          |mux_2to4:\ff:5:mi|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:5:mi                                 ; work         ;
;          |mux_2to4:\ff:6:mi|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:6:mi                                 ; work         ;
;          |mux_2to4:m0|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|Controller:inst|jk_countern_sync:timer|mux_2to4:m0                                       ; work         ;
;    |d_registern:MantissaS_reg|        ; 45 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg                                                                ; work         ;
;       |d_register1:\r:10:ri|          ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:10:ri                                           ; work         ;
;          |d_flipflop:f0|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:10:ri|d_flipflop:f0                             ; work         ;
;             |d_latch:master|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:10:ri|d_flipflop:f0|d_latch:master              ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:10:ri|d_flipflop:f0|d_latch:slave               ; work         ;
;       |d_register1:\r:1:ri|           ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:1:ri                                            ; work         ;
;          |d_flipflop:f0|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:1:ri|d_flipflop:f0                              ; work         ;
;             |d_latch:master|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:1:ri|d_flipflop:f0|d_latch:master               ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:1:ri|d_flipflop:f0|d_latch:slave                ; work         ;
;       |d_register1:\r:2:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri                                            ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri|d_flipflop:f0                              ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri|d_flipflop:f0|d_latch:master               ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri|d_flipflop:f0|d_latch:slave                ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:2:ri|mux_2to4:m1                                ; work         ;
;       |d_register1:\r:3:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri                                            ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri|d_flipflop:f0                              ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri|d_flipflop:f0|d_latch:master               ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri|d_flipflop:f0|d_latch:slave                ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:3:ri|mux_2to4:m1                                ; work         ;
;       |d_register1:\r:4:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri                                            ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri|d_flipflop:f0                              ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri|d_flipflop:f0|d_latch:master               ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri|d_flipflop:f0|d_latch:slave                ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:4:ri|mux_2to4:m1                                ; work         ;
;       |d_register1:\r:5:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri                                            ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri|d_flipflop:f0                              ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri|d_flipflop:f0|d_latch:master               ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri|d_flipflop:f0|d_latch:slave                ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:5:ri|mux_2to4:m1                                ; work         ;
;       |d_register1:\r:6:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri                                            ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri|d_flipflop:f0                              ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri|d_flipflop:f0|d_latch:master               ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri|d_flipflop:f0|d_latch:slave                ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:6:ri|mux_2to4:m1                                ; work         ;
;       |d_register1:\r:7:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri                                            ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri|d_flipflop:f0                              ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri|d_flipflop:f0|d_latch:master               ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri|d_flipflop:f0|d_latch:slave                ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:7:ri|mux_2to4:m1                                ; work         ;
;       |d_register1:\r:8:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri                                            ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri|d_flipflop:f0                              ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri|d_flipflop:f0|d_latch:master               ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri|d_flipflop:f0|d_latch:slave                ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:8:ri|mux_2to4:m1                                ; work         ;
;       |d_register1:\r:9:ri|           ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri                                            ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri|d_flipflop:f0                              ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri|d_flipflop:f0|d_latch:master               ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri|d_flipflop:f0|d_latch:slave                ; work         ;
;          |mux_2to4:m1|                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri|mux_2to4:m1                                ; work         ;
;       |d_register1:r0|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r0                                                 ; work         ;
;          |d_flipflop:f0|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r0|d_flipflop:f0                                   ; work         ;
;             |d_latch:master|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r0|d_flipflop:f0|d_latch:master                    ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r0|d_flipflop:f0|d_latch:slave                     ; work         ;
;       |d_register1:r7|                ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r7                                                 ; work         ;
;          |d_flipflop:f0|              ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0                                   ; work         ;
;             |d_latch:master|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0|d_latch:master                    ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0|d_latch:slave                     ; work         ;
;    |d_registern:inst9|                ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9                                                                        ; work         ;
;       |d_register1:\r:1:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri                                                    ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri|d_flipflop:f0                                      ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri|d_flipflop:f0|d_latch:master                       ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri|d_flipflop:f0|d_latch:slave                        ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:1:ri|mux_2to4:m1                                        ; work         ;
;       |d_register1:\r:2:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri                                                    ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri|d_flipflop:f0                                      ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri|d_flipflop:f0|d_latch:master                       ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri|d_flipflop:f0|d_latch:slave                        ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:2:ri|mux_2to4:m1                                        ; work         ;
;       |d_register1:\r:3:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri                                                    ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri|d_flipflop:f0                                      ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri|d_flipflop:f0|d_latch:master                       ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri|d_flipflop:f0|d_latch:slave                        ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:3:ri|mux_2to4:m1                                        ; work         ;
;       |d_register1:\r:4:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri                                                    ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri|d_flipflop:f0                                      ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri|d_flipflop:f0|d_latch:master                       ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri|d_flipflop:f0|d_latch:slave                        ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:4:ri|mux_2to4:m1                                        ; work         ;
;       |d_register1:\r:5:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri                                                    ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri|d_flipflop:f0                                      ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri|d_flipflop:f0|d_latch:master                       ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri|d_flipflop:f0|d_latch:slave                        ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:5:ri|mux_2to4:m1                                        ; work         ;
;       |d_register1:\r:6:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri                                                    ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri|d_flipflop:f0                                      ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri|d_flipflop:f0|d_latch:master                       ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri|d_flipflop:f0|d_latch:slave                        ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:6:ri|mux_2to4:m1                                        ; work         ;
;       |d_register1:\r:7:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri                                                    ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri|d_flipflop:f0                                      ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri|d_flipflop:f0|d_latch:master                       ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri|d_flipflop:f0|d_latch:slave                        ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:7:ri|mux_2to4:m1                                        ; work         ;
;       |d_register1:\r:8:ri|           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri                                                    ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri|d_flipflop:f0                                      ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri|d_flipflop:f0|d_latch:master                       ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri|d_flipflop:f0|d_latch:slave                        ; work         ;
;          |mux_2to4:m1|                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:\r:8:ri|mux_2to4:m1                                        ; work         ;
;       |d_register1:r0|                ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:r0                                                         ; work         ;
;          |d_flipflop:f0|              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:r0|d_flipflop:f0                                           ; work         ;
;             |d_latch:master|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:r0|d_flipflop:f0|d_latch:master                            ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:r0|d_flipflop:f0|d_latch:slave                             ; work         ;
;       |d_register1:r7|                ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:r7                                                         ; work         ;
;          |d_flipflop:f0|              ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:r7|d_flipflop:f0                                           ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:r7|d_flipflop:f0|d_latch:master                            ; work         ;
;             |d_latch:slave|           ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:r7|d_flipflop:f0|d_latch:slave                             ; work         ;
;          |mux_2to4:m1|                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|d_registern:inst9|d_register1:r7|mux_2to4:m1                                             ; work         ;
;    |jk_countern_sync:inst13|          ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|jk_countern_sync:inst13                                                                  ; work         ;
;       |jk_flipflop:ff0|               ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:ff0                                                  ; work         ;
;          |d_flipflop:f0|              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:ff0|d_flipflop:f0                                    ; work         ;
;             |d_latch:master|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|jk_countern_sync:inst13|jk_flipflop:ff0|d_flipflop:f0|d_latch:master                     ; work         ;
;       |mux_2to4:m0|                   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|jk_countern_sync:inst13|mux_2to4:m0                                                      ; work         ;
;    |mux_1to2:inst5|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|mux_1to2:inst5                                                                           ; work         ;
;    |mux_1to2:inst6|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|mux_1to2:inst6                                                                           ; work         ;
;    |mux_1to2n:MantissaL_mux|          ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|mux_1to2n:MantissaL_mux                                                                  ; work         ;
;       |mux_1to2:\m:3:mi|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|mux_1to2n:MantissaL_mux|mux_1to2:\m:3:mi                                                 ; work         ;
;       |mux_1to2:\m:7:mi|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|mux_1to2n:MantissaL_mux|mux_1to2:\m:7:mi                                                 ; work         ;
;    |rounding_hardware:inst3|          ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3                                                                  ; work         ;
;       |half_adder:\haE:0:haEi|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3|half_adder:\haE:0:haEi                                           ; work         ;
;       |half_adder:\haM:0:haMi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:0:haMi                                           ; work         ;
;       |half_adder:\haM:1:haMi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:1:haMi                                           ; work         ;
;       |half_adder:\haM:2:haMi|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:2:haMi                                           ; work         ;
;       |half_adder:\haM:3:haMi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:3:haMi                                           ; work         ;
;       |half_adder:\haM:4:haMi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:4:haMi                                           ; work         ;
;       |half_adder:\haM:5:haMi|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:5:haMi                                           ; work         ;
;       |half_adder:\haM:6:haMi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:6:haMi                                           ; work         ;
;       |half_adder:\haM:7:haMi|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:7:haMi                                           ; work         ;
;       |half_adder:\haM:8:haMi|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|rounding_hardware:inst3|half_adder:\haM:8:haMi                                           ; work         ;
;    |small_ALU:inst4|                  ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|small_ALU:inst4                                                                          ; work         ;
;       |cla4:\cla4:0:cla4i|            ; 6 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|small_ALU:inst4|cla4:\cla4:0:cla4i                                                       ; work         ;
;          |full_adder:\fa:1:fai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|small_ALU:inst4|cla4:\cla4:0:cla4i|full_adder:\fa:1:fai                                  ; work         ;
;       |cla4:\cla4:1:cla4i|            ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|small_ALU:inst4|cla4:\cla4:1:cla4i                                                       ; work         ;
;       |complementor2sn:complementor|  ; 10 (5)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor                                             ; work         ;
;          |half_adder:\ha:1:hai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:1:hai                        ; work         ;
;          |half_adder:\ha:2:hai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:2:hai                        ; work         ;
;          |half_adder:\ha:3:hai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:3:hai                        ; work         ;
;          |half_adder:\ha:4:hai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:4:hai                        ; work         ;
;          |half_adder:\ha:6:hai|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab1-fpAdd|small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:6:hai                        ; work         ;
+---------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                      ;
+----------------------------------------------------------------------------------------------+----+
; Logic Cell Name                                                                              ;    ;
+----------------------------------------------------------------------------------------------+----+
; d_registern:MantissaS_reg|d_register1:\r:10:ri|d_flipflop:f0|d_latch:slave|Q~0               ;    ;
; d_registern:MantissaS_reg|d_register1:\r:9:ri|d_flipflop:f0|d_latch:slave|Q~0                ;    ;
; d_registern:MantissaS_reg|d_register1:\r:8:ri|d_flipflop:f0|d_latch:slave|Q~0                ;    ;
; d_registern:MantissaS_reg|d_register1:\r:5:ri|d_flipflop:f0|d_latch:slave|Q~0                ;    ;
; d_registern:MantissaS_reg|d_register1:\r:6:ri|d_flipflop:f0|d_latch:slave|Q~0                ;    ;
; d_registern:MantissaS_reg|d_register1:\r:7:ri|d_flipflop:f0|d_latch:slave|Q~0                ;    ;
; d_registern:MantissaS_reg|d_register1:\r:4:ri|d_flipflop:f0|d_latch:slave|Q~0                ;    ;
; d_registern:MantissaS_reg|d_register1:r0|d_flipflop:f0|d_latch:slave|Q~0                     ;    ;
; d_registern:MantissaS_reg|d_register1:\r:1:ri|d_flipflop:f0|d_latch:slave|Q~0                ;    ;
; d_registern:MantissaS_reg|d_register1:\r:2:ri|d_flipflop:f0|d_latch:slave|Q~0                ;    ;
; d_registern:MantissaS_reg|d_register1:\r:3:ri|d_flipflop:f0|d_latch:slave|Q~0                ;    ;
; d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0|d_latch:slave|Q~0                     ;    ;
; jk_countern_sync:inst13|jk_flipflop:\ff:7:ci|d_flipflop:f0|d_latch:master|Q~0                ;    ;
; d_registern:inst9|d_register1:r7|d_flipflop:f0|d_latch:slave|Q~0                             ;    ;
; d_registern:inst9|d_register1:\r:8:ri|d_flipflop:f0|d_latch:slave|Q~0                        ;    ;
; d_registern:inst9|d_register1:\r:7:ri|d_flipflop:f0|d_latch:slave|Q~0                        ;    ;
; d_registern:inst9|d_register1:\r:6:ri|d_flipflop:f0|d_latch:slave|Q~0                        ;    ;
; d_registern:inst9|d_register1:\r:5:ri|d_flipflop:f0|d_latch:slave|Q~0                        ;    ;
; d_registern:inst9|d_register1:\r:4:ri|d_flipflop:f0|d_latch:slave|Q~0                        ;    ;
; d_registern:inst9|d_register1:\r:3:ri|d_flipflop:f0|d_latch:slave|Q~0                        ;    ;
; d_registern:inst9|d_register1:\r:2:ri|d_flipflop:f0|d_latch:slave|Q~0                        ;    ;
; d_registern:inst9|d_register1:\r:1:ri|d_flipflop:f0|d_latch:slave|Q~0                        ;    ;
; d_registern:inst9|d_register1:r0|d_flipflop:f0|d_latch:slave|Q~0                             ;    ;
; jk_countern_sync:inst13|jk_flipflop:ff0|d_flipflop:f0|d_latch:master|Q~0                     ;    ;
; jk_countern_sync:inst13|jk_flipflop:\ff:1:ci|d_flipflop:f0|d_latch:master|Q~0                ;    ;
; jk_countern_sync:inst13|jk_flipflop:\ff:2:ci|d_flipflop:f0|d_latch:master|Q~0                ;    ;
; jk_countern_sync:inst13|jk_flipflop:\ff:3:ci|d_flipflop:f0|d_latch:master|Q~0                ;    ;
; jk_countern_sync:inst13|jk_flipflop:\ff:4:ci|d_flipflop:f0|d_latch:master|Q~0                ;    ;
; jk_countern_sync:inst13|jk_flipflop:\ff:5:ci|d_flipflop:f0|d_latch:master|Q~0                ;    ;
; jk_countern_sync:inst13|jk_flipflop:\ff:6:ci|d_flipflop:f0|d_latch:master|Q~0                ;    ;
; d_registern:MantissaS_reg|d_register1:\r:10:ri|d_flipflop:f0|d_latch:master|Q~0              ;    ;
; d_registern:MantissaS_reg|d_register1:\r:9:ri|d_flipflop:f0|d_latch:master|Q~0               ;    ;
; d_registern:MantissaS_reg|d_register1:\r:8:ri|d_flipflop:f0|d_latch:master|Q~0               ;    ;
; d_registern:MantissaS_reg|d_register1:\r:5:ri|d_flipflop:f0|d_latch:master|Q~0               ;    ;
; d_registern:MantissaS_reg|d_register1:\r:6:ri|d_flipflop:f0|d_latch:master|Q~0               ;    ;
; d_registern:MantissaS_reg|d_register1:\r:7:ri|d_flipflop:f0|d_latch:master|Q~0               ;    ;
; d_registern:MantissaS_reg|d_register1:\r:4:ri|d_flipflop:f0|d_latch:master|Q~0               ;    ;
; d_registern:MantissaS_reg|d_register1:r0|d_flipflop:f0|d_latch:master|Q~0                    ;    ;
; d_registern:MantissaS_reg|d_register1:\r:1:ri|d_flipflop:f0|d_latch:master|Q~0               ;    ;
; d_registern:MantissaS_reg|d_register1:\r:2:ri|d_flipflop:f0|d_latch:master|Q~0               ;    ;
; d_registern:MantissaS_reg|d_register1:\r:3:ri|d_flipflop:f0|d_latch:master|Q~0               ;    ;
; d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0|d_latch:master|Q~0                    ;    ;
; Controller:inst|Control_FSM:FSM|d_flipflop:\ff:0:ffi|d_latch:slave|Q~0                       ;    ;
; Controller:inst|Control_FSM:FSM|d_flipflop:\ff:1:ffi|d_latch:slave|Q~0                       ;    ;
; Controller:inst|Control_FSM:FSM|d_flipflop:\ff:2:ffi|d_latch:slave|Q~0                       ;    ;
; d_registern:inst9|d_register1:r7|d_flipflop:f0|d_latch:master|Q~0                            ;    ;
; d_registern:inst9|d_register1:\r:8:ri|d_flipflop:f0|d_latch:master|Q~0                       ;    ;
; d_registern:inst9|d_register1:\r:7:ri|d_flipflop:f0|d_latch:master|Q~0                       ;    ;
; d_registern:inst9|d_register1:\r:6:ri|d_flipflop:f0|d_latch:master|Q~0                       ;    ;
; d_registern:inst9|d_register1:\r:5:ri|d_flipflop:f0|d_latch:master|Q~0                       ;    ;
; d_registern:inst9|d_register1:\r:4:ri|d_flipflop:f0|d_latch:master|Q~0                       ;    ;
; d_registern:inst9|d_register1:\r:3:ri|d_flipflop:f0|d_latch:master|Q~0                       ;    ;
; d_registern:inst9|d_register1:\r:2:ri|d_flipflop:f0|d_latch:master|Q~0                       ;    ;
; d_registern:inst9|d_register1:\r:1:ri|d_flipflop:f0|d_latch:master|Q~0                       ;    ;
; d_registern:inst9|d_register1:r0|d_flipflop:f0|d_latch:master|Q~0                            ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0|d_flipflop:f0|d_latch:master|Q~0      ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0|d_flipflop:f0|d_latch:slave|Q~0       ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:1:ci|d_flipflop:f0|d_latch:master|Q~0 ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:1:ci|d_flipflop:f0|d_latch:slave|Q~0  ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:2:ci|d_flipflop:f0|d_latch:master|Q~0 ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:2:ci|d_flipflop:f0|d_latch:slave|Q~0  ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:3:ci|d_flipflop:f0|d_latch:master|Q~0 ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:3:ci|d_flipflop:f0|d_latch:slave|Q~0  ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:4:ci|d_flipflop:f0|d_latch:master|Q~0 ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:4:ci|d_flipflop:f0|d_latch:slave|Q~0  ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:5:ci|d_flipflop:f0|d_latch:master|Q~0 ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:5:ci|d_flipflop:f0|d_latch:slave|Q~0  ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:6:ci|d_flipflop:f0|d_latch:master|Q~0 ;    ;
; Controller:inst|jk_countern_sync:timer|jk_flipflop:\ff:6:ci|d_flipflop:f0|d_latch:slave|Q~0  ;    ;
; Controller:inst|Control_FSM:FSM|d_flipflop:\ff:0:ffi|d_latch:master|Q~0                      ;    ;
; Controller:inst|Control_FSM:FSM|d_flipflop:\ff:1:ffi|d_latch:master|Q~0                      ;    ;
; Controller:inst|Control_FSM:FSM|d_flipflop:\ff:2:ffi|d_latch:master|Q~0                      ;    ;
; Number of logic cells representing combinational loops                                       ; 72 ;
+----------------------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |lab1-fpAdd|mux_1to2n:inst12|mux_1to2:\m:0:mi|y                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |lab1-fpAdd|d_registern:MantissaS_reg|d_register1:\r:9:ri|mux_2to4:m1|y ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |lab1-fpAdd|d_registern:inst9|d_register1:r7|mux_2to4:m1|y              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BIG_ALU:BIG_ALU|complementor2sn:complementor ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; bit_size       ; 12    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: small_ALU:inst4|complementor2sn:complementor ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; bit_size       ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_registern:MantissaS_reg ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bit_size       ; 12    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:inst|jk_countern_sync:timer ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; bit_size       ; 7     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: d_registern:inst9 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; bit_size       ; 10    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_1to2n:inst8 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; bit_size       ; 10    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jk_countern_sync:inst13 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; bit_size       ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_1to2n:inst12 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; bit_size       ; 8     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_1to2n:inst11 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; bit_size       ; 7     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_1to2n:MantissaS_mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; bit_size       ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_1to2n:MantissaL_mux ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; bit_size       ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:7:mi" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:6:mi" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:5:mi" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:4:mi" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:3:mi" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:2:mi" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:\ff:1:mi" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                ;
+------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "jk_countern_sync:inst13|mux_2to4:m0" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                          ;
; in1  ; Input ; Info     ; Stuck at VCC                          ;
; in2  ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rounding_hardware:inst3|half_adder:\haE:7:haEi"                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|encoder_4to2:E_signal_encoder" ;
+------+-------+----------+-------------------------------------------------+
; Port ; Type  ; Severity ; Details                                         ;
+------+-------+----------+-------------------------------------------------+
; y0   ; Input ; Info     ; Stuck at VCC                                    ;
+------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|decoder_3to8:state_decoder"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; y[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|Control_FSM:FSM|d_flipflop:\ff:2:ffi" ;
+------------+-------+----------+--------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                          ;
+------------+-------+----------+--------------------------------------------------+
; preset_not ; Input ; Info     ; Stuck at VCC                                     ;
+------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|Control_FSM:FSM|d_flipflop:\ff:1:ffi" ;
+------------+-------+----------+--------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                          ;
+------------+-------+----------+--------------------------------------------------+
; preset_not ; Input ; Info     ; Stuck at VCC                                     ;
+------------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|Control_FSM:FSM|d_flipflop:\ff:0:ffi" ;
+------------+-------+----------+--------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                          ;
+------------+-------+----------+--------------------------------------------------+
; preset_not ; Input ; Info     ; Stuck at VCC                                     ;
+------------+-------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|Control_FSM:FSM"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q_not ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:6:mi" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:5:mi" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:4:mi" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:3:mi" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:2:mi" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:\ff:1:mi" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                               ;
+------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer|mux_2to4:m0" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; in0  ; Input ; Info     ; Stuck at GND                                         ;
; in1  ; Input ; Info     ; Stuck at VCC                                         ;
; in2  ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|jk_countern_sync:timer"                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; preset_not ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q_not      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; v          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "Controller:inst|encoder_4to2:timer_signal_encoder" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; y0   ; Input ; Info     ; Stuck at VCC                                        ;
; y1   ; Input ; Info     ; Stuck at GND                                        ;
+------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0|d_latch:master"               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; q_not ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "small_ALU:inst4|complementor2sn:complementor|half_adder:\ha:7:hai"                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "small_ALU:inst4|cla4:\cla4:1:cla4i"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a[3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[3] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "small_ALU:inst4|cla4:\cla4:0:cla4i"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:11:hai"                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:2:cla4i"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:1:cla4i"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:3:fai"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:2:fai"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:1:fai"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:0:fai"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i"                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; v    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 30 15:01:11 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1-fpAdd
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file debouncer_2.vhd
    Info (12022): Found design unit 1: debouncer_2-rtl
    Info (12023): Found entity 1: debouncer_2
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a
    Info (12023): Found entity 1: clk_div
Info (12021): Found 2 design units, including 1 entities, in source file encoder_4to2.vhd
    Info (12022): Found design unit 1: encoder_4to2-struct
    Info (12023): Found entity 1: encoder_4to2
Info (12021): Found 2 design units, including 1 entities, in source file jk_countern_sync.vhd
    Info (12022): Found design unit 1: jk_countern_sync-struct
    Info (12023): Found entity 1: jk_countern_sync
Info (12021): Found 2 design units, including 1 entities, in source file jk_flipflop.vhd
    Info (12022): Found design unit 1: jk_flipflop-struct
    Info (12023): Found entity 1: jk_flipflop
Info (12021): Found 2 design units, including 1 entities, in source file small_alu.vhd
    Info (12022): Found design unit 1: small_ALU-struct
    Info (12023): Found entity 1: small_ALU
Info (12021): Found 2 design units, including 1 entities, in source file mux_2to4.vhd
    Info (12022): Found design unit 1: mux_2to4-struct
    Info (12023): Found entity 1: mux_2to4
Info (12021): Found 2 design units, including 1 entities, in source file d_registern.vhd
    Info (12022): Found design unit 1: d_registern-struct
    Info (12023): Found entity 1: d_registern
Info (12021): Found 2 design units, including 1 entities, in source file d_register1.vhd
    Info (12022): Found design unit 1: d_register1-struct
    Info (12023): Found entity 1: d_register1
Info (12021): Found 2 design units, including 1 entities, in source file d_latch.vhd
    Info (12022): Found design unit 1: d_latch-struct
    Info (12023): Found entity 1: d_latch
Info (12021): Found 2 design units, including 1 entities, in source file d_flipflop.vhd
    Info (12022): Found design unit 1: d_flipflop-struct
    Info (12023): Found entity 1: d_flipflop
Info (12021): Found 2 design units, including 1 entities, in source file mux_1to2.vhd
    Info (12022): Found design unit 1: mux_1to2-struct
    Info (12023): Found entity 1: mux_1to2
Info (12021): Found 2 design units, including 1 entities, in source file mux_1to2n.vhd
    Info (12022): Found design unit 1: mux_1to2n-struct
    Info (12023): Found entity 1: mux_1to2n
Info (12021): Found 2 design units, including 1 entities, in source file half_adder.vhd
    Info (12022): Found design unit 1: half_adder-struct
    Info (12023): Found entity 1: half_adder
Info (12021): Found 2 design units, including 1 entities, in source file complementor2sn.vhd
    Info (12022): Found design unit 1: complementor2sn-struct
    Info (12023): Found entity 1: complementor2sn
Info (12021): Found 2 design units, including 1 entities, in source file full_adder.vhd
    Info (12022): Found design unit 1: full_adder-struct
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file cla4.vhd
    Info (12022): Found design unit 1: cla4-struct
    Info (12023): Found entity 1: cla4
Info (12021): Found 2 design units, including 1 entities, in source file big_alu.vhd
    Info (12022): Found design unit 1: BIG_ALU-struct
    Info (12023): Found entity 1: BIG_ALU
Info (12021): Found 1 design units, including 1 entities, in source file lab1-fpadd.bdf
    Info (12023): Found entity 1: lab1-fpAdd
Info (12021): Found 2 design units, including 1 entities, in source file rounding_hardware.vhd
    Info (12022): Found design unit 1: rounding_hardware-struct
    Info (12023): Found entity 1: rounding_hardware
Info (12021): Found 2 design units, including 1 entities, in source file control_fsm.vhd
    Info (12022): Found design unit 1: Control_FSM-struct
    Info (12023): Found entity 1: Control_FSM
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: Controller-struct
    Info (12023): Found entity 1: Controller
Info (12021): Found 2 design units, including 1 entities, in source file decoder_3to8.vhd
    Info (12022): Found design unit 1: decoder_3to8-struct
    Info (12023): Found entity 1: decoder_3to8
Info (12127): Elaborating entity "lab1-fpAdd" for the top level hierarchy
Info (12128): Elaborating entity "BIG_ALU" for hierarchy "BIG_ALU:BIG_ALU"
Info (12129): Elaborating entity "cla4" using architecture "A:struct" for hierarchy "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i"
Info (12129): Elaborating entity "full_adder" using architecture "A:struct" for hierarchy "BIG_ALU:BIG_ALU|cla4:\cla4:0:cla4i|full_adder:\fa:0:fai"
Info (12129): Elaborating entity "complementor2sn" using architecture "A:struct" for hierarchy "BIG_ALU:BIG_ALU|complementor2sn:complementor"
Info (12129): Elaborating entity "half_adder" using architecture "A:struct" for hierarchy "BIG_ALU:BIG_ALU|complementor2sn:complementor|half_adder:\ha:0:hai"
Info (12128): Elaborating entity "mux_1to2" for hierarchy "mux_1to2:inst6"
Info (12128): Elaborating entity "small_ALU" for hierarchy "small_ALU:inst4"
Info (12129): Elaborating entity "complementor2sn" using architecture "A:struct" for hierarchy "small_ALU:inst4|complementor2sn:complementor"
Info (12128): Elaborating entity "d_registern" for hierarchy "d_registern:MantissaS_reg"
Info (12129): Elaborating entity "d_register1" using architecture "A:struct" for hierarchy "d_registern:MantissaS_reg|d_register1:r7"
Info (12129): Elaborating entity "mux_1to2" using architecture "A:struct" for hierarchy "d_registern:MantissaS_reg|d_register1:r7|mux_1to2:m0"
Info (12129): Elaborating entity "mux_2to4" using architecture "A:struct" for hierarchy "d_registern:MantissaS_reg|d_register1:r7|mux_2to4:m1"
Info (12129): Elaborating entity "d_flipflop" using architecture "A:struct" for hierarchy "d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0"
Info (12129): Elaborating entity "d_latch" using architecture "A:struct" for hierarchy "d_registern:MantissaS_reg|d_register1:r7|d_flipflop:f0|d_latch:master"
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:inst"
Info (12128): Elaborating entity "encoder_4to2" for hierarchy "Controller:inst|encoder_4to2:timer_signal_encoder"
Info (12129): Elaborating entity "jk_countern_sync" using architecture "A:struct" for hierarchy "Controller:inst|jk_countern_sync:timer"
Info (12129): Elaborating entity "jk_flipflop" using architecture "A:struct" for hierarchy "Controller:inst|jk_countern_sync:timer|jk_flipflop:ff0"
Info (12129): Elaborating entity "Control_FSM" using architecture "A:struct" for hierarchy "Controller:inst|Control_FSM:FSM"
Info (12129): Elaborating entity "decoder_3to8" using architecture "A:struct" for hierarchy "Controller:inst|decoder_3to8:state_decoder"
Info (12128): Elaborating entity "d_registern" for hierarchy "d_registern:inst9"
Info (12128): Elaborating entity "mux_1to2n" for hierarchy "mux_1to2n:inst8"
Info (12128): Elaborating entity "rounding_hardware" for hierarchy "rounding_hardware:inst3"
Info (12128): Elaborating entity "jk_countern_sync" for hierarchy "jk_countern_sync:inst13"
Info (12128): Elaborating entity "mux_1to2n" for hierarchy "mux_1to2n:inst12"
Info (12128): Elaborating entity "mux_1to2n" for hierarchy "mux_1to2n:inst11"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "V" is stuck at GND
    Warning (13410): Pin "E_out[6]" is stuck at GND
    Warning (13410): Pin "E_out[5]" is stuck at GND
    Warning (13410): Pin "E_out[4]" is stuck at GND
    Warning (13410): Pin "E_out[3]" is stuck at GND
    Warning (13410): Pin "E_out[2]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 340 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 289 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4637 megabytes
    Info: Processing ended: Thu May 30 15:01:15 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


