{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 26 16:59:51 2010 " "Info: Processing started: Fri Nov 26 16:59:51 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off display2 -c display2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off display2 -c display2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg15.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file seg15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg15-arq_seg15 " "Info: Found design unit 1: seg15-arq_seg15" {  } { { "seg15.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/seg15.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg15 " "Info: Found entity 1: seg15" {  } { { "seg15.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/seg15.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador8bits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file somador8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador8bits-arq_somador8bits " "Info: Found design unit 1: somador8bits-arq_somador8bits" {  } { { "somador8bits.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/somador8bits.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somador8bits " "Info: Found entity 1: somador8bits" {  } { { "somador8bits.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/somador8bits.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-arq_soma " "Info: Found design unit 1: soma-arq_soma" {  } { { "soma.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/soma.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Info: Found entity 1: soma" {  } { { "soma.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/soma.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sc-arq_sc " "Info: Found design unit 1: sc-arq_sc" {  } { { "sc.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/sc.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sc " "Info: Found entity 1: sc" {  } { { "sc.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/sc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ms.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ms-arq_ms " "Info: Found design unit 1: ms-arq_ms" {  } { { "ms.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/ms.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ms " "Info: Found entity 1: ms" {  } { { "ms.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/ms.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file display2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display2-arq_display2 " "Info: Found design unit 1: display2-arq_display2" {  } { { "display2.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/display2.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 display2 " "Info: Found entity 1: display2" {  } { { "display2.vhd" "" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/display2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "somador8bits " "Info: Elaborating entity \"somador8bits\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms ms:soma1 " "Info: Elaborating entity \"ms\" for hierarchy \"ms:soma1\"" {  } { { "somador8bits.vhd" "soma1" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/somador8bits.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc sc:soma2 " "Info: Elaborating entity \"sc\" for hierarchy \"sc:soma2\"" {  } { { "somador8bits.vhd" "soma2" { Text "E:/UFPEL/Circuitos Digitais/Projetos/display2/somador8bits.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Info: Implemented 18 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 26 16:59:53 2010 " "Info: Processing ended: Fri Nov 26 16:59:53 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
