// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_pool_1_HH_
#define _max_pool_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_fcmp_32ns_32neOg.h"
#include "cnn_mac_muladd_5ng8j.h"
#include "cnn_mac_muladd_6nhbi.h"

namespace ap_rtl {

struct max_pool_1 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<15> > conv_out_address0;
    sc_out< sc_logic > conv_out_ce0;
    sc_in< sc_lv<32> > conv_out_q0;
    sc_out< sc_lv<13> > max_pool_out_address0;
    sc_out< sc_logic > max_pool_out_ce0;
    sc_out< sc_logic > max_pool_out_we0;
    sc_out< sc_lv<32> > max_pool_out_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    max_pool_1(sc_module_name name);
    SC_HAS_PROCESS(max_pool_1);

    ~max_pool_1();

    sc_trace_file* mVcdFile;

    cnn_fcmp_32ns_32neOg<1,2,32,32,1>* cnn_fcmp_32ns_32neOg_U13;
    cnn_mac_muladd_5ng8j<1,1,5,4,4,8>* cnn_mac_muladd_5ng8j_U14;
    cnn_mac_muladd_6nhbi<1,1,6,5,5,10>* cnn_mac_muladd_6nhbi_U15;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > indvar_flatten117_reg_125;
    sc_signal< sc_lv<6> > f_0_reg_136;
    sc_signal< sc_lv<10> > indvar_flatten63_reg_147;
    sc_signal< sc_lv<4> > r_0_reg_158;
    sc_signal< sc_lv<7> > indvar_flatten24_reg_169;
    sc_signal< sc_lv<4> > c_0_reg_180;
    sc_signal< sc_lv<4> > indvar_flatten_reg_192;
    sc_signal< sc_lv<2> > mpr_0_reg_203;
    sc_signal< sc_lv<32> > max_4_reg_214;
    sc_signal< sc_lv<2> > mpc_0_reg_226;
    sc_signal< sc_lv<1> > icmp_ln9_fu_260_p2;
    sc_signal< sc_lv<1> > icmp_ln9_reg_897;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln9_reg_897_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln9_reg_897_pp0_iter2_reg;
    sc_signal< sc_lv<15> > add_ln9_fu_266_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > select_ln32_5_fu_292_p3;
    sc_signal< sc_lv<6> > select_ln32_5_reg_906;
    sc_signal< sc_lv<1> > or_ln12_fu_386_p2;
    sc_signal< sc_lv<1> > or_ln12_reg_913;
    sc_signal< sc_lv<4> > select_ln12_7_fu_416_p3;
    sc_signal< sc_lv<4> > select_ln12_7_reg_918;
    sc_signal< sc_lv<1> > and_ln12_6_fu_462_p2;
    sc_signal< sc_lv<1> > and_ln12_6_reg_924;
    sc_signal< sc_lv<4> > c_fu_468_p2;
    sc_signal< sc_lv<4> > c_reg_929;
    sc_signal< sc_lv<4> > select_ln15_6_fu_494_p3;
    sc_signal< sc_lv<4> > select_ln15_6_reg_934;
    sc_signal< sc_lv<2> > select_ln19_fu_552_p3;
    sc_signal< sc_lv<2> > select_ln19_reg_940;
    sc_signal< sc_lv<2> > select_ln19_reg_940_pp0_iter1_reg;
    sc_signal< sc_lv<1> > select_ln19_6_fu_564_p3;
    sc_signal< sc_lv<1> > select_ln19_6_reg_946;
    sc_signal< sc_lv<1> > select_ln19_6_reg_946_pp0_iter1_reg;
    sc_signal< sc_lv<5> > select_ln19_7_fu_582_p3;
    sc_signal< sc_lv<5> > select_ln19_7_reg_951;
    sc_signal< sc_lv<2> > select_ln19_9_fu_604_p3;
    sc_signal< sc_lv<1> > and_ln37_fu_618_p2;
    sc_signal< sc_lv<1> > and_ln37_reg_961;
    sc_signal< sc_lv<1> > and_ln37_reg_961_pp0_iter1_reg;
    sc_signal< sc_lv<1> > and_ln37_reg_961_pp0_iter2_reg;
    sc_signal< sc_lv<2> > mpc_fu_624_p2;
    sc_signal< sc_lv<4> > select_ln19_10_fu_636_p3;
    sc_signal< sc_lv<7> > select_ln15_8_fu_650_p3;
    sc_signal< sc_lv<10> > select_ln12_10_fu_664_p3;
    sc_signal< sc_lv<13> > max_pool_out_addr_reg_985;
    sc_signal< sc_lv<13> > max_pool_out_addr_reg_985_pp0_iter2_reg;
    sc_signal< sc_lv<32> > select_ln24_fu_781_p3;
    sc_signal< sc_lv<32> > select_ln24_reg_995;
    sc_signal< sc_lv<32> > max_reg_1002;
    sc_signal< sc_lv<32> > max_2_fu_872_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<6> > ap_phi_mux_f_0_phi_fu_140_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_r_0_phi_fu_162_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_c_0_phi_fu_184_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_max_4_phi_fu_218_p4;
    sc_signal< sc_lv<64> > zext_ln39_5_fu_730_p1;
    sc_signal< sc_lv<64> > zext_ln32_9_fu_768_p1;
    sc_signal< sc_lv<32> > grp_fu_237_p1;
    sc_signal< sc_lv<5> > shl_ln_fu_242_p3;
    sc_signal< sc_lv<5> > zext_ln19_fu_250_p1;
    sc_signal< sc_lv<1> > icmp_ln12_fu_278_p2;
    sc_signal< sc_lv<6> > f_fu_272_p2;
    sc_signal< sc_lv<1> > trunc_ln19_fu_314_p1;
    sc_signal< sc_lv<1> > xor_ln32_fu_308_p2;
    sc_signal< sc_lv<5> > i_fu_254_p2;
    sc_signal< sc_lv<1> > icmp_ln37_fu_332_p2;
    sc_signal< sc_lv<1> > icmp_ln22_fu_344_p2;
    sc_signal< sc_lv<1> > icmp_ln19_fu_356_p2;
    sc_signal< sc_lv<1> > icmp_ln15_fu_368_p2;
    sc_signal< sc_lv<4> > select_ln32_fu_284_p3;
    sc_signal< sc_lv<1> > and_ln32_11_fu_374_p2;
    sc_signal< sc_lv<4> > r_fu_380_p2;
    sc_signal< sc_lv<5> > shl_ln29_mid1_fu_400_p3;
    sc_signal< sc_lv<5> > select_ln32_6_fu_300_p3;
    sc_signal< sc_lv<1> > xor_ln12_fu_424_p2;
    sc_signal< sc_lv<1> > and_ln32_7_fu_318_p2;
    sc_signal< sc_lv<1> > or_ln12_2_fu_430_p2;
    sc_signal< sc_lv<5> > select_ln32_7_fu_324_p3;
    sc_signal< sc_lv<1> > and_ln32_8_fu_338_p2;
    sc_signal< sc_lv<1> > and_ln32_9_fu_350_p2;
    sc_signal< sc_lv<1> > and_ln32_10_fu_362_p2;
    sc_signal< sc_lv<4> > select_ln12_fu_392_p3;
    sc_signal< sc_lv<1> > or_ln15_fu_474_p2;
    sc_signal< sc_lv<1> > or_ln15_2_fu_480_p2;
    sc_signal< sc_lv<1> > and_ln12_fu_436_p2;
    sc_signal< sc_lv<1> > xor_ln15_fu_502_p2;
    sc_signal< sc_lv<5> > select_ln12_6_fu_408_p3;
    sc_signal< sc_lv<5> > select_ln12_9_fu_442_p3;
    sc_signal< sc_lv<1> > and_ln12_4_fu_450_p2;
    sc_signal< sc_lv<1> > and_ln12_5_fu_456_p2;
    sc_signal< sc_lv<2> > select_ln15_fu_486_p3;
    sc_signal< sc_lv<1> > and_ln15_4_fu_528_p2;
    sc_signal< sc_lv<1> > or_ln19_fu_540_p2;
    sc_signal< sc_lv<1> > or_ln19_2_fu_546_p2;
    sc_signal< sc_lv<2> > mpr_fu_534_p2;
    sc_signal< sc_lv<1> > trunc_ln19_2_fu_560_p1;
    sc_signal< sc_lv<1> > and_ln15_fu_508_p2;
    sc_signal< sc_lv<5> > zext_ln19_2_fu_572_p1;
    sc_signal< sc_lv<5> > add_ln29_2_fu_576_p2;
    sc_signal< sc_lv<5> > select_ln15_7_fu_514_p3;
    sc_signal< sc_lv<1> > icmp_ln37_3_fu_590_p2;
    sc_signal< sc_lv<1> > and_ln15_3_fu_522_p2;
    sc_signal< sc_lv<1> > select_ln19_8_fu_596_p3;
    sc_signal< sc_lv<1> > icmp_ln37_2_fu_612_p2;
    sc_signal< sc_lv<4> > add_ln19_fu_630_p2;
    sc_signal< sc_lv<7> > add_ln15_2_fu_644_p2;
    sc_signal< sc_lv<10> > add_ln12_2_fu_658_p2;
    sc_signal< sc_lv<5> > shl_ln2_fu_681_p3;
    sc_signal< sc_lv<5> > shl_ln30_mid1_fu_696_p3;
    sc_signal< sc_lv<5> > select_ln12_8_fu_689_p3;
    sc_signal< sc_lv<8> > grp_fu_879_p3;
    sc_signal< sc_lv<13> > tmp_2_fu_713_p3;
    sc_signal< sc_lv<14> > zext_ln32_5_fu_675_p1;
    sc_signal< sc_lv<14> > zext_ln39_4_fu_720_p1;
    sc_signal< sc_lv<14> > add_ln39_3_fu_724_p2;
    sc_signal< sc_lv<5> > select_ln15_5_fu_703_p3;
    sc_signal< sc_lv<5> > zext_ln22_fu_738_p1;
    sc_signal< sc_lv<5> > j_fu_741_p2;
    sc_signal< sc_lv<10> > grp_fu_888_p3;
    sc_signal< sc_lv<15> > tmp_3_fu_751_p3;
    sc_signal< sc_lv<16> > zext_ln32_fu_672_p1;
    sc_signal< sc_lv<16> > zext_ln32_8_fu_758_p1;
    sc_signal< sc_lv<16> > add_ln32_2_fu_762_p2;
    sc_signal< sc_lv<1> > trunc_ln22_fu_773_p1;
    sc_signal< sc_lv<1> > or_ln24_fu_776_p2;
    sc_signal< sc_lv<32> > bitcast_ln32_fu_790_p1;
    sc_signal< sc_lv<32> > bitcast_ln32_2_fu_807_p1;
    sc_signal< sc_lv<8> > tmp_fu_793_p4;
    sc_signal< sc_lv<23> > trunc_ln32_fu_803_p1;
    sc_signal< sc_lv<1> > icmp_ln32_4_fu_830_p2;
    sc_signal< sc_lv<1> > icmp_ln32_fu_824_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_810_p4;
    sc_signal< sc_lv<23> > trunc_ln32_2_fu_820_p1;
    sc_signal< sc_lv<1> > icmp_ln32_6_fu_848_p2;
    sc_signal< sc_lv<1> > icmp_ln32_5_fu_842_p2;
    sc_signal< sc_lv<1> > or_ln32_fu_836_p2;
    sc_signal< sc_lv<1> > or_ln32_2_fu_854_p2;
    sc_signal< sc_lv<1> > and_ln32_fu_860_p2;
    sc_signal< sc_lv<1> > grp_fu_237_p2;
    sc_signal< sc_lv<1> > and_ln32_2_fu_866_p2;
    sc_signal< sc_lv<5> > grp_fu_879_p0;
    sc_signal< sc_lv<4> > grp_fu_879_p1;
    sc_signal< sc_lv<4> > grp_fu_879_p2;
    sc_signal< sc_lv<6> > grp_fu_888_p0;
    sc_signal< sc_lv<5> > grp_fu_888_p1;
    sc_signal< sc_lv<5> > grp_fu_888_p2;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<8> > grp_fu_879_p10;
    sc_signal< sc_lv<8> > grp_fu_879_p20;
    sc_signal< sc_lv<10> > grp_fu_888_p10;
    sc_signal< sc_lv<10> > grp_fu_888_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state6;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<15> ap_const_lv15_5480;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<10> ap_const_lv10_2A4;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_800000;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<8> ap_const_lv8_D;
    static const sc_lv<10> ap_const_lv10_1A;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln12_2_fu_658_p2();
    void thread_add_ln15_2_fu_644_p2();
    void thread_add_ln19_fu_630_p2();
    void thread_add_ln29_2_fu_576_p2();
    void thread_add_ln32_2_fu_762_p2();
    void thread_add_ln39_3_fu_724_p2();
    void thread_add_ln9_fu_266_p2();
    void thread_and_ln12_4_fu_450_p2();
    void thread_and_ln12_5_fu_456_p2();
    void thread_and_ln12_6_fu_462_p2();
    void thread_and_ln12_fu_436_p2();
    void thread_and_ln15_3_fu_522_p2();
    void thread_and_ln15_4_fu_528_p2();
    void thread_and_ln15_fu_508_p2();
    void thread_and_ln32_10_fu_362_p2();
    void thread_and_ln32_11_fu_374_p2();
    void thread_and_ln32_2_fu_866_p2();
    void thread_and_ln32_7_fu_318_p2();
    void thread_and_ln32_8_fu_338_p2();
    void thread_and_ln32_9_fu_350_p2();
    void thread_and_ln32_fu_860_p2();
    void thread_and_ln37_fu_618_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_c_0_phi_fu_184_p4();
    void thread_ap_phi_mux_f_0_phi_fu_140_p4();
    void thread_ap_phi_mux_max_4_phi_fu_218_p4();
    void thread_ap_phi_mux_r_0_phi_fu_162_p4();
    void thread_ap_ready();
    void thread_bitcast_ln32_2_fu_807_p1();
    void thread_bitcast_ln32_fu_790_p1();
    void thread_c_fu_468_p2();
    void thread_conv_out_address0();
    void thread_conv_out_ce0();
    void thread_f_fu_272_p2();
    void thread_grp_fu_237_p1();
    void thread_grp_fu_879_p0();
    void thread_grp_fu_879_p1();
    void thread_grp_fu_879_p10();
    void thread_grp_fu_879_p2();
    void thread_grp_fu_879_p20();
    void thread_grp_fu_888_p0();
    void thread_grp_fu_888_p1();
    void thread_grp_fu_888_p10();
    void thread_grp_fu_888_p2();
    void thread_grp_fu_888_p20();
    void thread_i_fu_254_p2();
    void thread_icmp_ln12_fu_278_p2();
    void thread_icmp_ln15_fu_368_p2();
    void thread_icmp_ln19_fu_356_p2();
    void thread_icmp_ln22_fu_344_p2();
    void thread_icmp_ln32_4_fu_830_p2();
    void thread_icmp_ln32_5_fu_842_p2();
    void thread_icmp_ln32_6_fu_848_p2();
    void thread_icmp_ln32_fu_824_p2();
    void thread_icmp_ln37_2_fu_612_p2();
    void thread_icmp_ln37_3_fu_590_p2();
    void thread_icmp_ln37_fu_332_p2();
    void thread_icmp_ln9_fu_260_p2();
    void thread_j_fu_741_p2();
    void thread_max_2_fu_872_p3();
    void thread_max_pool_out_address0();
    void thread_max_pool_out_ce0();
    void thread_max_pool_out_d0();
    void thread_max_pool_out_we0();
    void thread_mpc_fu_624_p2();
    void thread_mpr_fu_534_p2();
    void thread_or_ln12_2_fu_430_p2();
    void thread_or_ln12_fu_386_p2();
    void thread_or_ln15_2_fu_480_p2();
    void thread_or_ln15_fu_474_p2();
    void thread_or_ln19_2_fu_546_p2();
    void thread_or_ln19_fu_540_p2();
    void thread_or_ln24_fu_776_p2();
    void thread_or_ln32_2_fu_854_p2();
    void thread_or_ln32_fu_836_p2();
    void thread_r_fu_380_p2();
    void thread_select_ln12_10_fu_664_p3();
    void thread_select_ln12_6_fu_408_p3();
    void thread_select_ln12_7_fu_416_p3();
    void thread_select_ln12_8_fu_689_p3();
    void thread_select_ln12_9_fu_442_p3();
    void thread_select_ln12_fu_392_p3();
    void thread_select_ln15_5_fu_703_p3();
    void thread_select_ln15_6_fu_494_p3();
    void thread_select_ln15_7_fu_514_p3();
    void thread_select_ln15_8_fu_650_p3();
    void thread_select_ln15_fu_486_p3();
    void thread_select_ln19_10_fu_636_p3();
    void thread_select_ln19_6_fu_564_p3();
    void thread_select_ln19_7_fu_582_p3();
    void thread_select_ln19_8_fu_596_p3();
    void thread_select_ln19_9_fu_604_p3();
    void thread_select_ln19_fu_552_p3();
    void thread_select_ln24_fu_781_p3();
    void thread_select_ln32_5_fu_292_p3();
    void thread_select_ln32_6_fu_300_p3();
    void thread_select_ln32_7_fu_324_p3();
    void thread_select_ln32_fu_284_p3();
    void thread_shl_ln29_mid1_fu_400_p3();
    void thread_shl_ln2_fu_681_p3();
    void thread_shl_ln30_mid1_fu_696_p3();
    void thread_shl_ln_fu_242_p3();
    void thread_tmp_2_fu_713_p3();
    void thread_tmp_3_fu_751_p3();
    void thread_tmp_9_fu_810_p4();
    void thread_tmp_fu_793_p4();
    void thread_trunc_ln19_2_fu_560_p1();
    void thread_trunc_ln19_fu_314_p1();
    void thread_trunc_ln22_fu_773_p1();
    void thread_trunc_ln32_2_fu_820_p1();
    void thread_trunc_ln32_fu_803_p1();
    void thread_xor_ln12_fu_424_p2();
    void thread_xor_ln15_fu_502_p2();
    void thread_xor_ln32_fu_308_p2();
    void thread_zext_ln19_2_fu_572_p1();
    void thread_zext_ln19_fu_250_p1();
    void thread_zext_ln22_fu_738_p1();
    void thread_zext_ln32_5_fu_675_p1();
    void thread_zext_ln32_8_fu_758_p1();
    void thread_zext_ln32_9_fu_768_p1();
    void thread_zext_ln32_fu_672_p1();
    void thread_zext_ln39_4_fu_720_p1();
    void thread_zext_ln39_5_fu_730_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
