$comment
	File created using the following command:
		vcd file ContadorSinc.msim.vcd -direction
$end
$date
	Mon Jul 26 16:38:23 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module contadorsinc_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " enp $end
$var wire 1 # load $end
$var wire 1 $ P [3] $end
$var wire 1 % P [2] $end
$var wire 1 & P [1] $end
$var wire 1 ' P [0] $end
$var wire 1 ( Q [3] $end
$var wire 1 ) Q [2] $end
$var wire 1 * Q [1] $end
$var wire 1 + Q [0] $end
$var wire 1 , reset $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_P [3] $end
$var wire 1 7 ww_P [2] $end
$var wire 1 8 ww_P [1] $end
$var wire 1 9 ww_P [0] $end
$var wire 1 : ww_clk $end
$var wire 1 ; ww_load $end
$var wire 1 < ww_enp $end
$var wire 1 = ww_reset $end
$var wire 1 > \reset~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 ? \reset~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 @ \reset~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 A \reset~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 B \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 C \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 D \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 E \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 F \Q[0]~input_o\ $end
$var wire 1 G \Q[1]~input_o\ $end
$var wire 1 H \Q[2]~input_o\ $end
$var wire 1 I \Q[3]~input_o\ $end
$var wire 1 J \Q[0]~output_o\ $end
$var wire 1 K \Q[1]~output_o\ $end
$var wire 1 L \Q[2]~output_o\ $end
$var wire 1 M \Q[3]~output_o\ $end
$var wire 1 N \clk~input_o\ $end
$var wire 1 O \clk~inputclkctrl_outclk\ $end
$var wire 1 P \load~input_o\ $end
$var wire 1 Q \P[0]~input_o\ $end
$var wire 1 R \Q[0]~0_combout\ $end
$var wire 1 S \reset~input_o\ $end
$var wire 1 T \reset~inputclkctrl_outclk\ $end
$var wire 1 U \enp~input_o\ $end
$var wire 1 V \Q~12_combout\ $end
$var wire 1 W \Q[0]~reg0_q\ $end
$var wire 1 X \P[1]~input_o\ $end
$var wire 1 Y \Add0~0_combout\ $end
$var wire 1 Z \Q[1]~1_combout\ $end
$var wire 1 [ \Q[1]~reg0_q\ $end
$var wire 1 \ \P[2]~input_o\ $end
$var wire 1 ] \Add0~1_combout\ $end
$var wire 1 ^ \Q[2]~2_combout\ $end
$var wire 1 _ \Q[2]~reg0_q\ $end
$var wire 1 ` \P[3]~input_o\ $end
$var wire 1 a \Q[3]~13_combout\ $end
$var wire 1 b \Q[3]~3_combout\ $end
$var wire 1 c \Q[3]~reg0_q\ $end
$var wire 1 d \ALT_INV_reset~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0,
0-
1.
x/
10
11
12
13
14
15
0:
0;
0<
0=
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
1Q
1R
0S
0T
0U
0V
0W
1X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
1d
0$
0%
1&
1'
0(
0)
0*
0+
06
07
18
19
1B
1C
1D
0E
1>
1?
1@
0A
$end
#500000
1!
1:
1N
1E
1O
1W
1[
1]
1K
1J
1*
1+
1F
1G
#1000000
0!
1"
1%
0&
0:
1<
08
17
1\
0X
1U
0N
0E
0Z
1^
0O
#1500000
1!
1:
1N
1E
1O
0[
1_
1Y
1L
0K
1)
0*
0G
1H
#2000000
0!
0%
1&
1#
1$
0'
0:
09
18
07
16
1;
1P
1`
0\
1X
0Q
0N
0E
0R
1Z
0O
#2500000
1!
1:
1N
1E
1O
0W
1[
1b
1R
1a
0b
1K
0J
1*
0+
0F
1G
#2826800
1%
1'
19
17
1\
1Q
#3000000
0!
0"
0:
0<
0U
0N
0E
1V
0O
#3328557
0%
0'
09
07
0\
0Q
#3500000
1!
1:
1N
1E
1O
#4000000
0!
0:
0N
0E
0O
#4112994
1%
0$
17
06
0`
1\
#4500000
1!
1:
1N
1E
1O
#5000000
0!
1"
0:
1<
1U
0N
0E
0V
0O
#5500000
1!
1:
1N
1E
1O
1W
0R
0Y
0]
0a
1b
0^
0Z
1J
1+
1F
#6000000
0!
0:
0N
0E
0O
#6500000
1!
1:
1N
1E
1O
0W
0[
0_
1c
1R
1a
1M
0L
0K
0J
1(
0)
0*
0+
0F
0G
0H
1I
#6522841
0%
07
0\
#7000000
0!
0:
0N
0E
0O
#7500000
1!
1:
1N
1E
1O
1W
0R
1Y
1Z
1J
1+
1F
#7999000
0&
x(
x+
08
xF
xI
0X
#8000000
0!
0:
0N
0E
0O
#8500000
1!
1:
1N
1E
1O
0W
1[
1R
1K
0J
x*
0+
0F
xG
#9000000
0!
1&
1%
0"
1$
1'
0#
0:
19
18
17
16
0<
0;
0P
0U
1`
1\
1X
1Q
0N
0E
1^
0O
#9500000
1!
1:
1N
1E
1O
1W
1_
0Y
1L
1J
x)
x+
xF
xH
#10000000
0!
0&
0%
1"
0$
0'
1#
0:
09
08
07
06
1<
1;
1P
1U
0`
0\
0X
0Q
0N
0E
0R
0Z
0^
0a
0b
0O
#10500000
1!
1:
1N
1E
1O
0W
0[
0_
0c
1R
1a
0M
0L
0K
0J
0(
0)
0*
0+
0F
0G
0H
0I
#11000000
0!
0:
0N
0E
0O
#11500000
1!
1:
1N
1E
1O
1W
0R
1Y
1Z
1J
x+
xF
#12000000
