{"sha": "0e9449e69f797c4274f3463e1e10a1796a455e42", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MGU5NDQ5ZTY5Zjc5N2M0Mjc0ZjM0NjNlMWUxMGExNzk2YTQ1NWU0Mg==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2019-06-04T23:36:49Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2019-06-04T23:36:49Z"}, "message": "rs6000: Add p9kf and p9tf isa values\n\nThis adds \"p9kf\" and \"p9tf\" isa values, to be used for instruction\nalternatives where KFmode resp. TFmode is used.\n\n\n\t* config/rs6000/rs6000.md (define_attr \"isa\"): Add p9kf and p9tf.\n\t(define_attr \"enabled\"): Handle those new isa values.\n\nFrom-SVN: r271938", "tree": {"sha": "ac49f61c72c7b4c69b26e770e11626992e46a393", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ac49f61c72c7b4c69b26e770e11626992e46a393"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0e9449e69f797c4274f3463e1e10a1796a455e42", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0e9449e69f797c4274f3463e1e10a1796a455e42", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0e9449e69f797c4274f3463e1e10a1796a455e42", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0e9449e69f797c4274f3463e1e10a1796a455e42/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "1f5aa628e342ab42577273206a67585d04fef5cc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1f5aa628e342ab42577273206a67585d04fef5cc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1f5aa628e342ab42577273206a67585d04fef5cc"}], "stats": {"total": 15, "additions": 14, "deletions": 1}, "files": [{"sha": "453f017c1a526de31933938344b365935a842cc0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0e9449e69f797c4274f3463e1e10a1796a455e42/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0e9449e69f797c4274f3463e1e10a1796a455e42/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0e9449e69f797c4274f3463e1e10a1796a455e42", "patch": "@@ -1,3 +1,8 @@\n+2019-06-04  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\t* config/rs6000/rs6000.md (define_attr \"isa\"): Add p9kf and p9tf.\n+\t(define_attr \"enabled\"): Handle those new isa values.\n+\n 2019-06-04  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \t* config/rs6000/vsx.md (define_mode_attr VSr4): Delete."}, {"sha": "b1f3bc3aac03f94bf85e9459dffa199407ab5aa3", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 9, "deletions": 1, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0e9449e69f797c4274f3463e1e10a1796a455e42/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0e9449e69f797c4274f3463e1e10a1796a455e42/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=0e9449e69f797c4274f3463e1e10a1796a455e42", "patch": "@@ -267,7 +267,7 @@\n   (const (symbol_ref \"(enum attr_cpu) rs6000_tune\")))\n \n ;; The ISA we implement.\n-(define_attr \"isa\" \"any,p5,p6,p7,p7v,p8v,p9v\" (const_string \"any\"))\n+(define_attr \"isa\" \"any,p5,p6,p7,p7v,p8v,p9v,p9kf,p9tf\" (const_string \"any\"))\n \n ;; Is this alternative enabled for the current CPU/ISA/etc.?\n (define_attr \"enabled\" \"\"\n@@ -298,6 +298,14 @@\n      (and (eq_attr \"isa\" \"p9v\")\n \t  (match_test \"TARGET_P9_VECTOR\"))\n      (const_int 1)\n+\n+     (and (eq_attr \"isa\" \"p9kf\")\n+\t  (match_test \"TARGET_FLOAT128_TYPE\"))\n+     (const_int 1)\n+\n+     (and (eq_attr \"isa\" \"p9tf\")\n+\t  (match_test \"FLOAT128_VECTOR_P (TFmode)\"))\n+     (const_int 1)\n     ] (const_int 0)))\n \n ;; If this instruction is microcoded on the CELL processor"}]}