Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 28 21:02:20 2023
| Host         : LAPTOP-4TSITKQT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-18  Warning           Missing input or output delay   17          
TIMING-20  Warning           Non-clocked latch               73          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1229)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2140)
5. checking no_input_delay (8)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1229)
---------------------------
 There are 945 register/latch pins with no clock driven by root clock pin: clk_divider1/clk_out_reg/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: current_reg[0]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: current_reg[1]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: current_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: display0/clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2140)
---------------------------------------------------
 There are 2140 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.175        0.000                      0                  646        0.138        0.000                      0                  646        5.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.175        0.000                      0                  646        0.138        0.000                      0                  646        5.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 display0/ram0/RAM_reg_0_4/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 4.023ns (45.982%)  route 4.726ns (54.018%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 16.892 - 12.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.597     5.148    display0/ram0/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  display0/ram0/RAM_reg_0_4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.020 r  display0/ram0/RAM_reg_0_4/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.086    display0/ram0/RAM_reg_0_4_n_1
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.511 r  display0/ram0/RAM_reg_1_4/DOADO[0]
                         net (fo=3, routed)           2.616    11.126    display0/ram0/RAM_reg_1_4_n_36
    SLICE_X6Y47          LUT4 (Prop_lut4_I3_O)        0.150    11.276 r  display0/ram0/rgb_reg[4]_i_7/O
                         net (fo=5, routed)           0.849    12.125    display0/vs0/rgb_reg_reg[4]
    SLICE_X10Y49         LUT5 (Prop_lut5_I0_O)        0.328    12.453 f  display0/vs0/rgb_reg[4]_i_14/O
                         net (fo=1, routed)           0.553    13.007    display0/vs0/rgb_reg[4]_i_14_n_1
    SLICE_X6Y49          LUT3 (Prop_lut3_I1_O)        0.124    13.131 f  display0/vs0/rgb_reg[4]_i_4/O
                         net (fo=1, routed)           0.643    13.773    display0/vs0/rgb_reg[4]_i_4_n_1
    SLICE_X4Y46          LUT6 (Prop_lut6_I2_O)        0.124    13.897 r  display0/vs0/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    13.897    display0/vs0_n_85
    SLICE_X4Y46          FDRE                                         r  display0/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.520    16.892    display0/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  display0/rgb_reg_reg[4]/C
                         clock pessimism              0.187    17.079    
                         clock uncertainty           -0.035    17.043    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.029    17.072    display0/rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         17.072    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.341ns  (required time - arrival time)
  Source:                 display0/ram0/RAM_reg_0_7/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 3.897ns (45.438%)  route 4.680ns (54.562%))
  Logic Levels:           4  (LUT2=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 16.894 - 12.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.608     5.159    display0/ram0/clk_IBUF_BUFG
    RAMB36_X2Y6          RAMB36E1                                     r  display0/ram0/RAM_reg_0_7/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.031 r  display0/ram0/RAM_reg_0_7/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.097    display0/ram0/RAM_reg_0_7_n_1
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.522 r  display0/ram0/RAM_reg_1_7/DOADO[0]
                         net (fo=5, routed)           2.677    11.198    display0/ram0/RAM_reg_1_7_1[0]
    SLICE_X6Y41          LUT2 (Prop_lut2_I0_O)        0.148    11.346 r  display0/ram0/rgb_reg[7]_i_6/O
                         net (fo=2, routed)           0.918    12.264    display0/vs0/rgb_reg_reg[7]
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.328    12.592 r  display0/vs0/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           1.020    13.612    display0/vs0/rgb_reg[7]_i_2_n_1
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    13.736 r  display0/vs0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.736    display0/vs0_n_93
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.522    16.894    display0/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[7]/C
                         clock pessimism              0.187    17.081    
                         clock uncertainty           -0.035    17.045    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)        0.031    17.076    display0/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         17.076    
                         arrival time                         -13.736    
  -------------------------------------------------------------------
                         slack                                  3.341    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 display0/ram0/RAM_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.557ns  (logic 4.217ns (49.283%)  route 4.340ns (50.717%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 16.892 - 12.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.609     5.160    display0/ram0/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  display0/ram0/RAM_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.032 r  display0/ram0/RAM_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.098    display0/ram0/RAM_reg_0_3_n_1
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.523 r  display0/ram0/RAM_reg_1_3/DOADO[0]
                         net (fo=4, routed)           2.166    10.689    display0/ram0/DOADO[0]
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.116    10.805 r  display0/ram0/rgb_reg[3]_i_5/O
                         net (fo=3, routed)           0.691    11.496    display0/vs0/rgb_reg_reg[3]
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.328    11.824 r  display0/vs0/rgb_reg[3]_i_10/O
                         net (fo=1, routed)           0.575    12.399    display0/vs0/rgb_reg[3]_i_10_n_1
    SLICE_X11Y49         LUT4 (Prop_lut4_I1_O)        0.150    12.549 r  display0/vs0/rgb_reg[3]_i_4/O
                         net (fo=1, routed)           0.842    13.391    display0/vs0/rgb_reg[3]_i_4_n_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I4_O)        0.326    13.717 r  display0/vs0/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.717    display0/vs0_n_94
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.520    16.892    display0/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[3]/C
                         clock pessimism              0.259    17.151    
                         clock uncertainty           -0.035    17.115    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.077    17.192    display0/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         17.192    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 display0/ram0/RAM_reg_0_5/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.304ns  (logic 4.010ns (48.288%)  route 4.294ns (51.712%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 16.894 - 12.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.612     5.163    display0/ram0/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  display0/ram0/RAM_reg_0_5/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.035 r  display0/ram0/RAM_reg_0_5/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.101    display0/ram0/RAM_reg_0_5_n_1
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.526 r  display0/ram0/RAM_reg_1_5/DOADO[0]
                         net (fo=4, routed)           1.835    10.361    display0/ram0/RAM_reg_1_5_n_36
    SLICE_X6Y41          LUT4 (Prop_lut4_I3_O)        0.124    10.485 r  display0/ram0/rgb_reg[5]_i_12/O
                         net (fo=4, routed)           0.803    11.287    display0/vs0/rgb_reg_reg[5]_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I1_O)        0.117    11.404 r  display0/vs0/rgb_reg[5]_i_7/O
                         net (fo=1, routed)           0.898    12.303    display0/vs0/rgb_reg[5]_i_7_n_1
    SLICE_X9Y47          LUT6 (Prop_lut6_I4_O)        0.348    12.651 r  display0/vs0/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.693    13.344    display0/vs0/rgb_reg[5]_i_2_n_1
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.124    13.468 r  display0/vs0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    13.468    display0/vs0_n_86
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.522    16.894    display0/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[5]/C
                         clock pessimism              0.187    17.081    
                         clock uncertainty           -0.035    17.045    
    SLICE_X0Y46          FDRE (Setup_fdre_C_D)        0.029    17.074    display0/rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         17.074    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.695ns  (required time - arrival time)
  Source:                 display0/ram0/RAM_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 3.669ns (44.384%)  route 4.598ns (55.616%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 16.894 - 12.000 ) 
    Source Clock Delay      (SCD):    5.161ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.610     5.161    display0/ram0/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  display0/ram0/RAM_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.033 r  display0/ram0/RAM_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.099    display0/ram0/RAM_reg_0_0_n_1
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.524 r  display0/ram0/RAM_reg_1_0/DOADO[0]
                         net (fo=3, routed)           2.372    10.896    display0/ram0/RAM_reg_1_0_n_36
    SLICE_X14Y44         LUT4 (Prop_lut4_I3_O)        0.124    11.020 r  display0/ram0/rgb_reg[0]_i_6/O
                         net (fo=4, routed)           1.459    12.479    display0/vs0/rgb_reg_reg[0]_1
    SLICE_X4Y47          LUT6 (Prop_lut6_I4_O)        0.124    12.603 f  display0/vs0/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           0.701    13.304    display0/vs0/rgb_reg[0]_i_3_n_1
    SLICE_X2Y46          LUT6 (Prop_lut6_I1_O)        0.124    13.428 r  display0/vs0/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.428    display0/vs0_n_82
    SLICE_X2Y46          FDRE                                         r  display0/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.522    16.894    display0/clk_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  display0/rgb_reg_reg[0]/C
                         clock pessimism              0.187    17.081    
                         clock uncertainty           -0.035    17.045    
    SLICE_X2Y46          FDRE (Setup_fdre_C_D)        0.077    17.122    display0/rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         17.122    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  3.695    

Slack (MET) :             3.734ns  (required time - arrival time)
  Source:                 display0/ram0/RAM_reg_0_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.171ns  (logic 3.793ns (46.420%)  route 4.378ns (53.580%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 16.893 - 12.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.617     5.168    display0/ram0/clk_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  display0/ram0/RAM_reg_0_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.040 r  display0/ram0/RAM_reg_0_10/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.106    display0/ram0/RAM_reg_0_10_n_1
    RAMB36_X2Y10         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.531 r  display0/ram0/RAM_reg_1_10/DOADO[0]
                         net (fo=3, routed)           2.250    10.781    display0/ram0/RAM_reg_1_10_n_36
    SLICE_X10Y50         LUT4 (Prop_lut4_I3_O)        0.124    10.905 r  display0/ram0/rgb_reg[10]_i_8/O
                         net (fo=5, routed)           0.907    11.812    display0/vs0/rgb_reg_reg[10]
    SLICE_X4Y49          LUT5 (Prop_lut5_I0_O)        0.124    11.936 r  display0/vs0/rgb_reg[10]_i_16/O
                         net (fo=1, routed)           0.669    12.605    display0/vs0/rgb_reg[10]_i_16_n_1
    SLICE_X4Y49          LUT6 (Prop_lut6_I3_O)        0.124    12.729 r  display0/vs0/rgb_reg[10]_i_6/O
                         net (fo=1, routed)           0.487    13.215    display0/vs0/rgb_reg[10]_i_6_n_1
    SLICE_X4Y47          LUT6 (Prop_lut6_I4_O)        0.124    13.339 r  display0/vs0/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.339    display0/vs0_n_90
    SLICE_X4Y47          FDRE                                         r  display0/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.521    16.893    display0/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  display0/rgb_reg_reg[10]/C
                         clock pessimism              0.187    17.080    
                         clock uncertainty           -0.035    17.044    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.029    17.073    display0/rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         17.073    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 display0/ram0/RAM_reg_0_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 4.224ns (51.508%)  route 3.977ns (48.492%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 16.895 - 12.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.598     5.149    display0/ram0/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  display0/ram0/RAM_reg_0_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.021 r  display0/ram0/RAM_reg_0_1/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.087    display0/ram0/RAM_reg_0_1_n_1
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.512 r  display0/ram0/RAM_reg_1_1/DOADO[0]
                         net (fo=2, routed)           2.235    10.747    display0/ram0/RAM_reg_1_1_n_36
    SLICE_X11Y48         LUT4 (Prop_lut4_I3_O)        0.150    10.897 r  display0/ram0/rgb_reg[1]_i_6/O
                         net (fo=5, routed)           0.505    11.402    display0/vs0/rgb_reg_reg[1]
    SLICE_X11Y48         LUT5 (Prop_lut5_I1_O)        0.321    11.723 r  display0/vs0/rgb_reg[1]_i_13/O
                         net (fo=1, routed)           0.300    12.023    display0/vs0/rgb_reg[1]_i_13_n_1
    SLICE_X11Y48         LUT6 (Prop_lut6_I3_O)        0.332    12.355 r  display0/vs0/rgb_reg[1]_i_5/O
                         net (fo=1, routed)           0.871    13.226    display0/vs0/rgb_reg[1]_i_5_n_1
    SLICE_X2Y47          LUT6 (Prop_lut6_I4_O)        0.124    13.350 r  display0/vs0/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.350    display0/vs0_n_83
    SLICE_X2Y47          FDRE                                         r  display0/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.523    16.895    display0/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  display0/rgb_reg_reg[1]/C
                         clock pessimism              0.187    17.082    
                         clock uncertainty           -0.035    17.046    
    SLICE_X2Y47          FDRE (Setup_fdre_C_D)        0.079    17.125    display0/rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                         -13.350    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 display0/ram0/RAM_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 4.145ns (50.939%)  route 3.992ns (49.061%))
  Logic Levels:           6  (LUT4=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 16.893 - 12.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.579     5.131    display0/ram0/clk_IBUF_BUFG
    RAMB36_X0Y14         RAMB36E1                                     r  display0/ram0/RAM_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.003 r  display0/ram0/RAM_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.068    display0/ram0/RAM_reg_0_8_n_1
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.493 r  display0/ram0/RAM_reg_1_8/DOADO[0]
                         net (fo=2, routed)           1.731    10.224    display0/ram0/RAM_reg_1_8_n_36
    SLICE_X10Y51         LUT4 (Prop_lut4_I3_O)        0.148    10.372 r  display0/ram0/rgb_reg[8]_i_7/O
                         net (fo=5, routed)           0.645    11.017    display0/vs0/rgb_reg_reg[8]
    SLICE_X4Y55          LUT6 (Prop_lut6_I5_O)        0.328    11.345 f  display0/vs0/rgb_reg[8]_i_16/O
                         net (fo=1, routed)           0.686    12.031    display0/vs0/rgb_reg[8]_i_16_n_1
    SLICE_X5Y50          LUT6 (Prop_lut6_I3_O)        0.124    12.155 r  display0/vs0/rgb_reg[8]_i_10/O
                         net (fo=1, routed)           0.437    12.592    display0/vs0/rgb_reg[8]_i_10_n_1
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.124    12.716 r  display0/vs0/rgb_reg[8]_i_6/O
                         net (fo=1, routed)           0.428    13.144    display0/vs0/rgb_reg[8]_i_6_n_1
    SLICE_X7Y47          LUT6 (Prop_lut6_I4_O)        0.124    13.268 r  display0/vs0/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    13.268    display0/vs0_n_88
    SLICE_X7Y47          FDRE                                         r  display0/rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.521    16.893    display0/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  display0/rgb_reg_reg[8]/C
                         clock pessimism              0.180    17.073    
                         clock uncertainty           -0.035    17.037    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.029    17.066    display0/rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         17.066    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 display0/ram0/RAM_reg_0_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 3.793ns (47.391%)  route 4.211ns (52.609%))
  Logic Levels:           5  (LUT4=1 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 16.893 - 12.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.611     5.162    display0/ram0/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  display0/ram0/RAM_reg_0_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.034 r  display0/ram0/RAM_reg_0_2/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.100    display0/ram0/RAM_reg_0_2_n_1
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.525 r  display0/ram0/RAM_reg_1_2/DOADO[0]
                         net (fo=1, routed)           2.340    10.864    display0/ram0/RAM_reg_1_2_n_36
    SLICE_X14Y45         LUT4 (Prop_lut4_I3_O)        0.124    10.988 r  display0/ram0/rgb_reg[2]_i_6/O
                         net (fo=6, routed)           0.673    11.661    display0/vs0/rgb_reg_reg[2]
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.785 r  display0/vs0/rgb_reg[2]_i_9/O
                         net (fo=1, routed)           0.543    12.328    display0/vs0/rgb_reg[2]_i_9_n_1
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  display0/vs0/rgb_reg[2]_i_3/O
                         net (fo=1, routed)           0.590    13.042    display0/vs0/rgb_reg[2]_i_3_n_1
    SLICE_X6Y48          LUT6 (Prop_lut6_I1_O)        0.124    13.166 r  display0/vs0/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.166    display0/vs0_n_84
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.521    16.893    display0/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[2]/C
                         clock pessimism              0.187    17.080    
                         clock uncertainty           -0.035    17.044    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)        0.081    17.125    display0/rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         17.125    
                         arrival time                         -13.166    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 display0/ram0/RAM_reg_0_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk_pin rise@12.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.677ns  (logic 3.669ns (47.795%)  route 4.008ns (52.205%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 16.892 - 12.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.614     5.165    display0/ram0/clk_IBUF_BUFG
    RAMB36_X0Y0          RAMB36E1                                     r  display0/ram0/RAM_reg_0_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.037 r  display0/ram0/RAM_reg_0_6/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.103    display0/ram0/RAM_reg_0_6_n_1
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.528 r  display0/ram0/RAM_reg_1_6/DOADO[0]
                         net (fo=2, routed)           1.690    10.218    display0/ram0/RAM_reg_1_6_n_36
    SLICE_X14Y43         LUT4 (Prop_lut4_I3_O)        0.124    10.342 r  display0/ram0/rgb_reg[6]_i_6/O
                         net (fo=5, routed)           1.321    11.663    display0/vs0/rgb_reg_reg[6]
    SLICE_X5Y48          LUT6 (Prop_lut6_I1_O)        0.124    11.787 r  display0/vs0/rgb_reg[6]_i_4/O
                         net (fo=1, routed)           0.931    12.718    display0/vs0/rgb_reg[6]_i_4_n_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I3_O)        0.124    12.842 r  display0/vs0/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.842    display0/vs0_n_87
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     12.000    12.000 r  
    E3                                                0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.520    16.892    display0/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[6]/C
                         clock pessimism              0.259    17.151    
                         clock uncertainty           -0.035    17.115    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.079    17.194    display0/rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                  4.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 display0/pixel_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/ram0/RAM_reg_1_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.248%)  route 0.493ns (77.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.476    display0/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  display0/pixel_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display0/pixel_addr_reg[3]/Q
                         net (fo=22, routed)          0.493     2.110    display0/ram0/Q[3]
    RAMB36_X1Y8          RAMB36E1                                     r  display0/ram0/RAM_reg_1_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.880     2.038    display0/ram0/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  display0/ram0/RAM_reg_1_5/CLKARDCLK
                         clock pessimism             -0.250     1.789    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.972    display0/ram0/RAM_reg_1_5
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 display0/pixel_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/ram0/RAM_reg_1_5/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.141ns (22.051%)  route 0.498ns (77.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.476    display0/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  display0/pixel_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display0/pixel_addr_reg[1]/Q
                         net (fo=22, routed)          0.498     2.116    display0/ram0/Q[1]
    RAMB36_X1Y8          RAMB36E1                                     r  display0/ram0/RAM_reg_1_5/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.880     2.038    display0/ram0/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  display0/ram0/RAM_reg_1_5/CLKARDCLK
                         clock pessimism             -0.250     1.789    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.972    display0/ram0/RAM_reg_1_5
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 display0/clk_divider0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/clk_divider0/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.421%)  route 0.098ns (34.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.504    display0/clk_divider0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  display0/clk_divider0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display0/clk_divider0/counter_reg[3]/Q
                         net (fo=7, routed)           0.098     1.744    display0/clk_divider0/counter_reg[3]
    SLICE_X64Y55         LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  display0/clk_divider0/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.789    display0/clk_divider0/p_0_in[6]
    SLICE_X64Y55         FDRE                                         r  display0/clk_divider0/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     2.020    display0/clk_divider0/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  display0/clk_divider0/counter_reg[6]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.121     1.638    display0/clk_divider0/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 display0/pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/ram0/RAM_reg_1_11/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.141ns (20.715%)  route 0.540ns (79.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.555     1.468    display0/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  display0/pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display0/pixel_addr_reg[7]/Q
                         net (fo=22, routed)          0.540     2.149    display0/ram0/Q[7]
    RAMB36_X0Y5          RAMB36E1                                     r  display0/ram0/RAM_reg_1_11/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.868     2.026    display0/ram0/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  display0/ram0/RAM_reg_1_11/CLKARDCLK
                         clock pessimism             -0.250     1.777    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.960    display0/ram0/RAM_reg_1_11
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 display0/pixel_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/ram0/RAM_reg_1_11/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.141ns (20.662%)  route 0.541ns (79.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.555     1.468    display0/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  display0/pixel_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display0/pixel_addr_reg[6]/Q
                         net (fo=22, routed)          0.541     2.151    display0/ram0/Q[6]
    RAMB36_X0Y5          RAMB36E1                                     r  display0/ram0/RAM_reg_1_11/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.868     2.026    display0/ram0/clk_IBUF_BUFG
    RAMB36_X0Y5          RAMB36E1                                     r  display0/ram0/RAM_reg_1_11/CLKARDCLK
                         clock pessimism             -0.250     1.777    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.960    display0/ram0/RAM_reg_1_11
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 clk_divider1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            clk_divider1/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.592     1.505    clk_divider1/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  clk_divider1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  clk_divider1/counter_reg[0]/Q
                         net (fo=9, routed)           0.120     1.767    clk_divider1/counter_reg[0]
    SLICE_X62Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  clk_divider1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.812    clk_divider1/clk_out_i_1_n_1
    SLICE_X62Y52         FDRE                                         r  clk_divider1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.863     2.021    clk_divider1/clk_IBUF_BUFG
    SLICE_X62Y52         FDRE                                         r  clk_divider1/clk_out_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.091     1.609    clk_divider1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 display0/pixel_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/ram0/RAM_reg_1_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.363%)  route 0.356ns (71.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.555     1.468    display0/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  display0/pixel_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  display0/pixel_addr_reg[6]/Q
                         net (fo=22, routed)          0.356     1.966    display0/ram0/Q[6]
    RAMB36_X1Y5          RAMB36E1                                     r  display0/ram0/RAM_reg_1_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.868     2.026    display0/ram0/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  display0/ram0/RAM_reg_1_4/CLKARDCLK
                         clock pessimism             -0.479     1.548    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.731    display0/ram0/RAM_reg_1_4
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 display0/clk_divider0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/clk_divider0/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.504    display0/clk_divider0/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  display0/clk_divider0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display0/clk_divider0/counter_reg[3]/Q
                         net (fo=7, routed)           0.183     1.829    display0/clk_divider0/counter_reg[3]
    SLICE_X64Y55         LUT6 (Prop_lut6_I2_O)        0.045     1.874 r  display0/clk_divider0/counter[7]_i_2/O
                         net (fo=1, routed)           0.000     1.874    display0/clk_divider0/p_0_in[7]
    SLICE_X64Y55         FDRE                                         r  display0/clk_divider0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     2.020    display0/clk_divider0/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  display0/clk_divider0/counter_reg[7]/C
                         clock pessimism             -0.502     1.517    
    SLICE_X64Y55         FDRE (Hold_fdre_C_D)         0.121     1.638    display0/clk_divider0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 clk_divider1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            clk_divider1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.592     1.505    clk_divider1/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  clk_divider1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  clk_divider1/counter_reg[6]/Q
                         net (fo=3, routed)           0.149     1.819    clk_divider1/counter_reg[6]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.045     1.864 r  clk_divider1/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    clk_divider1/p_0_in__0[6]
    SLICE_X64Y52         FDRE                                         r  clk_divider1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.863     2.021    clk_divider1/clk_IBUF_BUFG
    SLICE_X64Y52         FDRE                                         r  clk_divider1/counter_reg[6]/C
                         clock pessimism             -0.515     1.505    
    SLICE_X64Y52         FDRE (Hold_fdre_C_D)         0.121     1.626    clk_divider1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 display0/pixel_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            display0/ram0/RAM_reg_0_5/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.060%)  route 0.599ns (80.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.476    display0/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  display0/pixel_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  display0/pixel_addr_reg[3]/Q
                         net (fo=22, routed)          0.599     2.216    display0/ram0/Q[3]
    RAMB36_X1Y7          RAMB36E1                                     r  display0/ram0/RAM_reg_0_5/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.878     2.036    display0/ram0/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  display0/ram0/RAM_reg_0_5/CLKARDCLK
                         clock pessimism             -0.250     1.787    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.970    display0/ram0/RAM_reg_0_5
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.000      9.108      RAMB36_X1Y2   display0/ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.000      9.108      RAMB36_X2Y4   display0/ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.000      9.108      RAMB36_X2Y9   display0/ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.000      9.108      RAMB36_X0Y4   display0/ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.000      9.108      RAMB36_X2Y2   display0/ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.000      9.108      RAMB36_X0Y2   display0/ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.000      9.108      RAMB36_X1Y4   display0/ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.000      9.108      RAMB36_X1Y7   display0/ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.000      9.108      RAMB36_X0Y0   display0/ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         12.000      9.108      RAMB36_X2Y6   display0/ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X62Y52  clk_divider1/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X62Y52  clk_divider1/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X62Y52  clk_divider1/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X62Y52  clk_divider1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.000       5.500      SLICE_X63Y52  clk_divider1/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2145 Endpoints
Min Delay          2145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cur_blk0/blk_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            board_reg[261]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.126ns  (logic 2.139ns (5.467%)  route 36.987ns (94.533%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  cur_blk0/blk_1_reg[2]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cur_blk0/blk_1_reg[2]/Q
                         net (fo=6, routed)           1.218     1.843    cur_blk0/blk[0][2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.967 r  cur_blk0/board[88]_i_22/O
                         net (fo=1, routed)           0.000     1.967    cur_blk0/board[88]_i_22_n_1
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.347 r  cur_blk0/board_reg[88]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    cur_blk0/board_reg[88]_i_19_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.566 r  cur_blk0/board_reg[0]_i_80/O[0]
                         net (fo=38, routed)          0.896     3.462    cur_blk0/board5[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.295     3.757 r  cur_blk0/board[0]_i_78/O
                         net (fo=5, routed)           0.994     4.750    cur_blk0/board[0]_i_78_n_1
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  cur_blk0/board[0]_i_43/O
                         net (fo=1200, routed)       31.969    36.843    cur_blk0/board[0]_i_43_n_1
    SLICE_X6Y146         LUT6 (Prop_lut6_I5_O)        0.124    36.967 r  cur_blk0/board[261]_i_11/O
                         net (fo=1, routed)           0.967    37.934    cur_blk0/board[261]_i_11_n_1
    SLICE_X5Y146         LUT6 (Prop_lut6_I0_O)        0.124    38.058 r  cur_blk0/board[261]_i_4/O
                         net (fo=1, routed)           0.944    39.002    cur_blk0/board[261]_i_4_n_1
    SLICE_X5Y142         LUT6 (Prop_lut6_I3_O)        0.124    39.126 r  cur_blk0/board[261]_i_1/O
                         net (fo=1, routed)           0.000    39.126    cur_blk0_n_263
    SLICE_X5Y142         FDRE                                         r  board_reg[261]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_blk0/blk_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            board_reg[485]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.518ns  (logic 2.139ns (5.553%)  route 36.379ns (94.447%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  cur_blk0/blk_1_reg[2]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cur_blk0/blk_1_reg[2]/Q
                         net (fo=6, routed)           1.218     1.843    cur_blk0/blk[0][2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.967 r  cur_blk0/board[88]_i_22/O
                         net (fo=1, routed)           0.000     1.967    cur_blk0/board[88]_i_22_n_1
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.347 r  cur_blk0/board_reg[88]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    cur_blk0/board_reg[88]_i_19_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.566 r  cur_blk0/board_reg[0]_i_80/O[0]
                         net (fo=38, routed)          0.896     3.462    cur_blk0/board5[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.295     3.757 r  cur_blk0/board[0]_i_78/O
                         net (fo=5, routed)           0.994     4.750    cur_blk0/board[0]_i_78_n_1
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  cur_blk0/board[0]_i_43/O
                         net (fo=1200, routed)       31.422    36.296    cur_blk0/board[0]_i_43_n_1
    SLICE_X7Y144         LUT5 (Prop_lut5_I0_O)        0.124    36.420 r  cur_blk0/board[485]_i_7/O
                         net (fo=1, routed)           0.808    37.228    cur_blk0/board[485]_i_7_n_1
    SLICE_X7Y145         LUT6 (Prop_lut6_I2_O)        0.124    37.352 r  cur_blk0/board[485]_i_3/O
                         net (fo=1, routed)           1.042    38.394    cur_blk0/board09_out[114]
    SLICE_X8Y144         LUT6 (Prop_lut6_I2_O)        0.124    38.518 r  cur_blk0/board[485]_i_1/O
                         net (fo=1, routed)           0.000    38.518    cur_blk0_n_487
    SLICE_X8Y144         FDRE                                         r  board_reg[485]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_blk0/blk_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            board_reg[453]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.183ns  (logic 2.139ns (5.602%)  route 36.044ns (94.398%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  cur_blk0/blk_1_reg[2]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cur_blk0/blk_1_reg[2]/Q
                         net (fo=6, routed)           1.218     1.843    cur_blk0/blk[0][2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.967 r  cur_blk0/board[88]_i_22/O
                         net (fo=1, routed)           0.000     1.967    cur_blk0/board[88]_i_22_n_1
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.347 r  cur_blk0/board_reg[88]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    cur_blk0/board_reg[88]_i_19_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.566 r  cur_blk0/board_reg[0]_i_80/O[0]
                         net (fo=38, routed)          0.896     3.462    cur_blk0/board5[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.295     3.757 r  cur_blk0/board[0]_i_78/O
                         net (fo=5, routed)           0.994     4.750    cur_blk0/board[0]_i_78_n_1
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  cur_blk0/board[0]_i_43/O
                         net (fo=1200, routed)       31.180    36.054    cur_blk0/board[0]_i_43_n_1
    SLICE_X4Y144         LUT5 (Prop_lut5_I0_O)        0.124    36.178 r  cur_blk0/board[453]_i_7/O
                         net (fo=1, routed)           0.872    37.050    cur_blk0/board[453]_i_7_n_1
    SLICE_X5Y144         LUT6 (Prop_lut6_I2_O)        0.124    37.174 r  cur_blk0/board[453]_i_3/O
                         net (fo=1, routed)           0.885    38.059    cur_blk0/board09_out[146]
    SLICE_X6Y140         LUT6 (Prop_lut6_I2_O)        0.124    38.183 r  cur_blk0/board[453]_i_1/O
                         net (fo=1, routed)           0.000    38.183    cur_blk0_n_455
    SLICE_X6Y140         FDRE                                         r  board_reg[453]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_blk0/blk_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            board_reg[389]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.132ns  (logic 2.139ns (5.609%)  route 35.993ns (94.391%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  cur_blk0/blk_1_reg[2]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cur_blk0/blk_1_reg[2]/Q
                         net (fo=6, routed)           1.218     1.843    cur_blk0/blk[0][2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.967 r  cur_blk0/board[88]_i_22/O
                         net (fo=1, routed)           0.000     1.967    cur_blk0/board[88]_i_22_n_1
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.347 r  cur_blk0/board_reg[88]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    cur_blk0/board_reg[88]_i_19_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.566 r  cur_blk0/board_reg[0]_i_80/O[0]
                         net (fo=38, routed)          0.896     3.462    cur_blk0/board5[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.295     3.757 r  cur_blk0/board[0]_i_78/O
                         net (fo=5, routed)           0.994     4.750    cur_blk0/board[0]_i_78_n_1
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  cur_blk0/board[0]_i_43/O
                         net (fo=1200, routed)       31.177    36.051    cur_blk0/board[0]_i_43_n_1
    SLICE_X4Y144         LUT5 (Prop_lut5_I0_O)        0.124    36.175 r  cur_blk0/board[389]_i_7/O
                         net (fo=1, routed)           0.753    36.928    cur_blk0/board[389]_i_7_n_1
    SLICE_X2Y144         LUT6 (Prop_lut6_I2_O)        0.124    37.052 r  cur_blk0/board[389]_i_3/O
                         net (fo=1, routed)           0.956    38.008    cur_blk0/board09_out[210]
    SLICE_X3Y142         LUT6 (Prop_lut6_I2_O)        0.124    38.132 r  cur_blk0/board[389]_i_1/O
                         net (fo=1, routed)           0.000    38.132    cur_blk0_n_391
    SLICE_X3Y142         FDRE                                         r  board_reg[389]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_blk0/blk_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            board_reg[229]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.116ns  (logic 2.139ns (5.612%)  route 35.977ns (94.388%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  cur_blk0/blk_1_reg[2]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cur_blk0/blk_1_reg[2]/Q
                         net (fo=6, routed)           1.218     1.843    cur_blk0/blk[0][2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.967 r  cur_blk0/board[88]_i_22/O
                         net (fo=1, routed)           0.000     1.967    cur_blk0/board[88]_i_22_n_1
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.347 r  cur_blk0/board_reg[88]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    cur_blk0/board_reg[88]_i_19_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.566 r  cur_blk0/board_reg[0]_i_80/O[0]
                         net (fo=38, routed)          0.896     3.462    cur_blk0/board5[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.295     3.757 r  cur_blk0/board[0]_i_78/O
                         net (fo=5, routed)           0.994     4.750    cur_blk0/board[0]_i_78_n_1
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  cur_blk0/board[0]_i_43/O
                         net (fo=1200, routed)       31.306    36.180    cur_blk0/board[0]_i_43_n_1
    SLICE_X6Y143         LUT5 (Prop_lut5_I0_O)        0.124    36.304 r  cur_blk0/board[229]_i_7/O
                         net (fo=1, routed)           0.821    37.126    cur_blk0/board[229]_i_7_n_1
    SLICE_X4Y143         LUT6 (Prop_lut6_I2_O)        0.124    37.250 r  cur_blk0/board[229]_i_3/O
                         net (fo=1, routed)           0.742    37.992    cur_blk0/board09_out[370]
    SLICE_X6Y143         LUT6 (Prop_lut6_I2_O)        0.124    38.116 r  cur_blk0/board[229]_i_1/O
                         net (fo=1, routed)           0.000    38.116    cur_blk0_n_231
    SLICE_X6Y143         FDRE                                         r  board_reg[229]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_blk0/blk_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            board_reg[244]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.970ns  (logic 2.139ns (5.633%)  route 35.831ns (94.367%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  cur_blk0/blk_1_reg[2]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cur_blk0/blk_1_reg[2]/Q
                         net (fo=6, routed)           1.218     1.843    cur_blk0/blk[0][2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.967 r  cur_blk0/board[88]_i_22/O
                         net (fo=1, routed)           0.000     1.967    cur_blk0/board[88]_i_22_n_1
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.347 r  cur_blk0/board_reg[88]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    cur_blk0/board_reg[88]_i_19_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.566 r  cur_blk0/board_reg[0]_i_80/O[0]
                         net (fo=38, routed)          0.896     3.462    cur_blk0/board5[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.295     3.757 r  cur_blk0/board[0]_i_78/O
                         net (fo=5, routed)           0.994     4.750    cur_blk0/board[0]_i_78_n_1
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  cur_blk0/board[0]_i_43/O
                         net (fo=1200, routed)       30.957    35.831    cur_blk0/board[0]_i_43_n_1
    SLICE_X6Y140         LUT6 (Prop_lut6_I5_O)        0.124    35.955 r  cur_blk0/board[244]_i_11/O
                         net (fo=1, routed)           0.967    36.922    cur_blk0/board[244]_i_11_n_1
    SLICE_X5Y140         LUT6 (Prop_lut6_I0_O)        0.124    37.046 r  cur_blk0/board[244]_i_4/O
                         net (fo=1, routed)           0.800    37.846    cur_blk0/board[244]_i_4_n_1
    SLICE_X5Y138         LUT6 (Prop_lut6_I3_O)        0.124    37.970 r  cur_blk0/board[244]_i_1/O
                         net (fo=1, routed)           0.000    37.970    cur_blk0_n_246
    SLICE_X5Y138         FDRE                                         r  board_reg[244]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_blk0/blk_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            board_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.861ns  (logic 2.342ns (6.186%)  route 35.519ns (93.814%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT4=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  cur_blk0/blk_1_reg[2]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cur_blk0/blk_1_reg[2]/Q
                         net (fo=6, routed)           1.218     1.843    cur_blk0/blk[0][2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.967 r  cur_blk0/board[88]_i_22/O
                         net (fo=1, routed)           0.000     1.967    cur_blk0/board[88]_i_22_n_1
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.347 r  cur_blk0/board_reg[88]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    cur_blk0/board_reg[88]_i_19_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.566 r  cur_blk0/board_reg[0]_i_80/O[0]
                         net (fo=38, routed)          0.896     3.462    cur_blk0/board5[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.295     3.757 r  cur_blk0/board[0]_i_78/O
                         net (fo=5, routed)           0.994     4.750    cur_blk0/board[0]_i_78_n_1
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.874 f  cur_blk0/board[0]_i_43/O
                         net (fo=1200, routed)       30.739    35.614    cur_blk0/board[0]_i_43_n_1
    SLICE_X9Y142         LUT6 (Prop_lut6_I3_O)        0.124    35.738 f  cur_blk0/board[5]_i_12/O
                         net (fo=1, routed)           0.730    36.467    cur_blk0/board[5]_i_12_n_1
    SLICE_X19Y142        LUT4 (Prop_lut4_I2_O)        0.119    36.586 r  cur_blk0/board[5]_i_4/O
                         net (fo=1, routed)           0.943    37.529    cur_blk0/board[5]_i_4_n_1
    SLICE_X13Y142        LUT6 (Prop_lut6_I4_O)        0.332    37.861 r  cur_blk0/board[5]_i_1/O
                         net (fo=1, routed)           0.000    37.861    cur_blk0_n_7
    SLICE_X13Y142        FDRE                                         r  board_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_blk0/blk_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            board_reg[596]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.765ns  (logic 2.139ns (5.664%)  route 35.626ns (94.336%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  cur_blk0/blk_1_reg[2]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cur_blk0/blk_1_reg[2]/Q
                         net (fo=6, routed)           1.218     1.843    cur_blk0/blk[0][2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.967 r  cur_blk0/board[88]_i_22/O
                         net (fo=1, routed)           0.000     1.967    cur_blk0/board[88]_i_22_n_1
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.347 r  cur_blk0/board_reg[88]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    cur_blk0/board_reg[88]_i_19_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.566 r  cur_blk0/board_reg[0]_i_80/O[0]
                         net (fo=38, routed)          0.896     3.462    cur_blk0/board5[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.295     3.757 r  cur_blk0/board[0]_i_78/O
                         net (fo=5, routed)           0.994     4.750    cur_blk0/board[0]_i_78_n_1
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  cur_blk0/board[0]_i_43/O
                         net (fo=1200, routed)       30.633    35.508    cur_blk0/board[0]_i_43_n_1
    SLICE_X5Y135         LUT5 (Prop_lut5_I0_O)        0.124    35.632 r  cur_blk0/board[596]_i_9/O
                         net (fo=1, routed)           0.904    36.536    cur_blk0/board[596]_i_9_n_1
    SLICE_X5Y134         LUT6 (Prop_lut6_I2_O)        0.124    36.660 r  cur_blk0/board[596]_i_3/O
                         net (fo=1, routed)           0.981    37.641    cur_blk0/board09_out[3]
    SLICE_X13Y134        LUT6 (Prop_lut6_I3_O)        0.124    37.765 r  cur_blk0/board[596]_i_1/O
                         net (fo=1, routed)           0.000    37.765    cur_blk0_n_598
    SLICE_X13Y134        FDRE                                         r  board_reg[596]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_blk0/blk_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            board_reg[197]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.713ns  (logic 2.139ns (5.672%)  route 35.574ns (94.328%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  cur_blk0/blk_1_reg[2]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cur_blk0/blk_1_reg[2]/Q
                         net (fo=6, routed)           1.218     1.843    cur_blk0/blk[0][2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.967 r  cur_blk0/board[88]_i_22/O
                         net (fo=1, routed)           0.000     1.967    cur_blk0/board[88]_i_22_n_1
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.347 r  cur_blk0/board_reg[88]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    cur_blk0/board_reg[88]_i_19_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.566 r  cur_blk0/board_reg[0]_i_80/O[0]
                         net (fo=38, routed)          0.896     3.462    cur_blk0/board5[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.295     3.757 r  cur_blk0/board[0]_i_78/O
                         net (fo=5, routed)           0.994     4.750    cur_blk0/board[0]_i_78_n_1
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  cur_blk0/board[0]_i_43/O
                         net (fo=1200, routed)       31.017    35.891    cur_blk0/board[0]_i_43_n_1
    SLICE_X4Y141         LUT5 (Prop_lut5_I0_O)        0.124    36.015 r  cur_blk0/board[197]_i_9/O
                         net (fo=1, routed)           0.667    36.682    cur_blk0/board[197]_i_9_n_1
    SLICE_X4Y141         LUT6 (Prop_lut6_I2_O)        0.124    36.806 r  cur_blk0/board[197]_i_3/O
                         net (fo=1, routed)           0.783    37.589    cur_blk0/board09_out[402]
    SLICE_X4Y140         LUT6 (Prop_lut6_I2_O)        0.124    37.713 r  cur_blk0/board[197]_i_1/O
                         net (fo=1, routed)           0.000    37.713    cur_blk0_n_199
    SLICE_X4Y140         FDRE                                         r  board_reg[197]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cur_blk0/blk_1_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            board_reg[357]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.682ns  (logic 2.139ns (5.676%)  route 35.543ns (94.324%))
  Logic Levels:           9  (CARRY4=2 LDCE=1 LUT2=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          LDCE                         0.000     0.000 r  cur_blk0/blk_1_reg[2]/G
    SLICE_X6Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  cur_blk0/blk_1_reg[2]/Q
                         net (fo=6, routed)           1.218     1.843    cur_blk0/blk[0][2]
    SLICE_X8Y65          LUT2 (Prop_lut2_I1_O)        0.124     1.967 r  cur_blk0/board[88]_i_22/O
                         net (fo=1, routed)           0.000     1.967    cur_blk0/board[88]_i_22_n_1
    SLICE_X8Y65          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.347 r  cur_blk0/board_reg[88]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.347    cur_blk0/board_reg[88]_i_19_n_1
    SLICE_X8Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.566 r  cur_blk0/board_reg[0]_i_80/O[0]
                         net (fo=38, routed)          0.896     3.462    cur_blk0/board5[4]
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.295     3.757 r  cur_blk0/board[0]_i_78/O
                         net (fo=5, routed)           0.994     4.750    cur_blk0/board[0]_i_78_n_1
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.124     4.874 r  cur_blk0/board[0]_i_43/O
                         net (fo=1200, routed)       31.348    36.222    cur_blk0/board[0]_i_43_n_1
    SLICE_X6Y145         LUT5 (Prop_lut5_I0_O)        0.124    36.346 r  cur_blk0/board[357]_i_7/O
                         net (fo=1, routed)           0.282    36.628    cur_blk0/board[357]_i_7_n_1
    SLICE_X6Y145         LUT6 (Prop_lut6_I2_O)        0.124    36.752 r  cur_blk0/board[357]_i_3/O
                         net (fo=1, routed)           0.806    37.558    cur_blk0/board09_out[242]
    SLICE_X7Y143         LUT6 (Prop_lut6_I2_O)        0.124    37.682 r  cur_blk0/board[357]_i_1/O
                         net (fo=1, routed)           0.000    37.682    cur_blk0_n_359
    SLICE_X7Y143         FDRE                                         r  board_reg[357]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 detect0/row_reg[2]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            detect0/row_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  detect0/row_reg[2]_rep/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  detect0/row_reg[2]_rep/Q
                         net (fo=125, routed)         0.078     0.219    detect0/row_reg[2]_rep_n_1
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.045     0.264 r  detect0/row[5]_i_1/O
                         net (fo=1, routed)           0.000     0.264    detect0/row[5]_i_1_n_1
    SLICE_X2Y95          FDRE                                         r  detect0/row_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 detect0/row_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            detect0/row_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE                         0.000     0.000 r  detect0/row_reg[1]_rep__0/C
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  detect0/row_reg[1]_rep__0/Q
                         net (fo=149, routed)         0.069     0.197    detect0/row_reg[1]_rep__0_n_1
    SLICE_X3Y94          LUT6 (Prop_lut6_I3_O)        0.099     0.296 r  detect0/row[2]_i_1/O
                         net (fo=1, routed)           0.000     0.296    detect0/row[2]_i_1_n_1
    SLICE_X3Y94          FDRE                                         r  detect0/row_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_reg[430]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_reg[430]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE                         0.000     0.000 r  board_reg[430]/C
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  board_reg[430]/Q
                         net (fo=11, routed)          0.117     0.258    cur_blk0/board[430]
    SLICE_X59Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  cur_blk0/board[430]_i_1/O
                         net (fo=1, routed)           0.000     0.303    cur_blk0_n_432
    SLICE_X59Y76         FDRE                                         r  board_reg[430]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_reg[591]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_reg[591]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y80         FDRE                         0.000     0.000 r  board_reg[591]/C
    SLICE_X55Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  board_reg[591]/Q
                         net (fo=15, routed)          0.117     0.258    cur_blk0/board[591]
    SLICE_X55Y80         LUT6 (Prop_lut6_I5_O)        0.045     0.303 r  cur_blk0/board[591]_i_1/O
                         net (fo=1, routed)           0.000     0.303    cur_blk0_n_593
    SLICE_X55Y80         FDRE                                         r  board_reg[591]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (61.042%)  route 0.119ns (38.958%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  board_reg[30]/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  board_reg[30]/Q
                         net (fo=10, routed)          0.119     0.260    cur_blk0/board[30]
    SLICE_X57Y82         LUT6 (Prop_lut6_I5_O)        0.045     0.305 r  cur_blk0/board[30]_i_2/O
                         net (fo=1, routed)           0.000     0.305    cur_blk0_n_32
    SLICE_X57Y82         FDRE                                         r  board_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_reg[94]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_reg[94]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (61.042%)  route 0.119ns (38.958%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE                         0.000     0.000 r  board_reg[94]/C
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  board_reg[94]/Q
                         net (fo=11, routed)          0.119     0.260    cur_blk0/board[94]
    SLICE_X59Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.305 r  cur_blk0/board[94]_i_1/O
                         net (fo=1, routed)           0.000     0.305    cur_blk0_n_96
    SLICE_X59Y84         FDRE                                         r  board_reg[94]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE                         0.000     0.000 r  board_reg[20]/C
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  board_reg[20]/Q
                         net (fo=16, routed)          0.120     0.261    cur_blk0/board[20]
    SLICE_X13Y135        LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  cur_blk0/board[20]_i_1/O
                         net (fo=1, routed)           0.000     0.306    cur_blk0_n_22
    SLICE_X13Y135        FDRE                                         r  board_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_reg[34]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE                         0.000     0.000 r  board_reg[34]/C
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  board_reg[34]/Q
                         net (fo=12, routed)          0.120     0.261    cur_blk0/board[34]
    SLICE_X53Y97         LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  cur_blk0/board[34]_i_1/O
                         net (fo=1, routed)           0.000     0.306    cur_blk0_n_36
    SLICE_X53Y97         FDRE                                         r  board_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_reg[56]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.876%)  route 0.120ns (39.124%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y141        FDRE                         0.000     0.000 r  board_reg[56]/C
    SLICE_X33Y141        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  board_reg[56]/Q
                         net (fo=12, routed)          0.120     0.261    cur_blk0/board[56]
    SLICE_X33Y141        LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  cur_blk0/board[56]_i_1/O
                         net (fo=1, routed)           0.000     0.306    cur_blk0_n_58
    SLICE_X33Y141        FDRE                                         r  board_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 board_reg[502]/C
                            (rising edge-triggered cell FDRE)
  Destination:            board_reg[502]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.210%)  route 0.123ns (39.790%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE                         0.000     0.000 r  board_reg[502]/C
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  board_reg[502]/Q
                         net (fo=13, routed)          0.123     0.264    cur_blk0/board[502]
    SLICE_X61Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  cur_blk0/board[502]_i_1/O
                         net (fo=1, routed)           0.000     0.309    cur_blk0_n_504
    SLICE_X61Y68         FDRE                                         r  board_reg[502]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display0/rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.759ns  (logic 4.049ns (59.906%)  route 2.710ns (40.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.640     5.192    display0/clk_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  display0/rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  display0/rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.710     8.420    VGA_BLUE_OBUF[0]
    R16                  OBUF (Prop_obuf_I_O)         3.531    11.951 r  VGA_BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.951    VGA_BLUE[0]
    R16                                                               r  VGA_BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.695ns  (logic 4.042ns (60.369%)  route 2.653ns (39.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.637     5.189    display0/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  display0/rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.653     8.360    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         3.524    11.884 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.884    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.691ns  (logic 4.058ns (60.640%)  route 2.634ns (39.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.637     5.189    display0/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  display0/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.634     8.341    VGA_BLUE_OBUF[3]
    U17                  OBUF (Prop_obuf_I_O)         3.540    11.880 r  VGA_BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.880    VGA_BLUE[3]
    U17                                                               r  VGA_BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.490ns  (logic 3.974ns (61.233%)  route 2.516ns (38.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.640     5.192    display0/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  display0/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.516     8.164    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.518    11.682 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.682    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.377ns  (logic 4.049ns (63.492%)  route 2.328ns (36.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.641     5.193    display0/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  display0/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.518     5.711 r  display0/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.328     8.039    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         3.531    11.570 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.570    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.298ns  (logic 4.043ns (64.200%)  route 2.255ns (35.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.638     5.190    display0/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.708 r  display0/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.255     7.962    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         3.525    11.488 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.488    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.174ns  (logic 4.044ns (65.508%)  route 2.129ns (34.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.638     5.190    display0/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.708 r  display0/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.129     7.837    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         3.526    11.364 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.364    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.123ns  (logic 3.987ns (65.121%)  route 2.136ns (34.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.638     5.190    display0/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  display0/rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  display0/rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.136     7.782    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         3.531    11.313 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.313    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.099ns  (logic 4.002ns (65.616%)  route 2.097ns (34.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.638     5.190    display0/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  display0/rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  display0/rgb_reg_reg[8]/Q
                         net (fo=1, routed)           2.097     7.743    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         3.546    11.289 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.289    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.922ns  (logic 4.000ns (67.547%)  route 1.922ns (32.453%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.640     5.192    display0/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.648 r  display0/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           1.922     7.570    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         3.544    11.114 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.114    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display0/rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.382ns (76.450%)  route 0.426ns (23.550%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.510    display0/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display0/rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.426     2.077    VGA_GREEN_OBUF[1]
    R13                  OBUF (Prop_obuf_I_O)         1.241     3.318 r  VGA_GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.318    VGA_GREEN[1]
    R13                                                               r  VGA_GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.385ns (76.519%)  route 0.425ns (23.481%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.595     1.508    display0/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  display0/rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display0/rgb_reg_reg[4]/Q
                         net (fo=1, routed)           0.425     2.074    VGA_GREEN_OBUF[0]
    R11                  OBUF (Prop_obuf_I_O)         1.244     3.318 r  VGA_GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.318    VGA_GREEN[0]
    R11                                                               r  VGA_GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.386ns (75.741%)  route 0.444ns (24.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.510    display0/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display0/rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.444     2.095    VGA_RED_OBUF[1]
    R18                  OBUF (Prop_obuf_I_O)         1.245     3.340 r  VGA_RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.340    VGA_RED[1]
    R18                                                               r  VGA_RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.388ns (72.891%)  route 0.516ns (27.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.509    display0/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  display0/rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display0/rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.516     2.166    VGA_RED_OBUF[0]
    T18                  OBUF (Prop_obuf_I_O)         1.247     3.413 r  VGA_RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.413    VGA_RED[0]
    T18                                                               r  VGA_RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.373ns (71.864%)  route 0.538ns (28.136%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.509    display0/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  display0/rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display0/rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.538     2.188    VGA_RED_OBUF[2]
    P18                  OBUF (Prop_obuf_I_O)         1.232     3.420 r  VGA_RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.420    VGA_RED[2]
    P18                                                               r  VGA_RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_BLUE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.391ns (72.135%)  route 0.537ns (27.865%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.509    display0/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display0/rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.537     2.211    VGA_BLUE_OBUF[2]
    N14                  OBUF (Prop_obuf_I_O)         1.227     3.438 r  VGA_BLUE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.438    VGA_BLUE[2]
    N14                                                               r  VGA_BLUE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.390ns (70.971%)  route 0.569ns (29.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.596     1.509    display0/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display0/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.569     2.242    VGA_RED_OBUF[3]
    N17                  OBUF (Prop_obuf_I_O)         1.226     3.468 r  VGA_RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.468    VGA_RED[3]
    N17                                                               r  VGA_RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.013ns  (logic 1.396ns (69.341%)  route 0.617ns (30.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.598     1.511    display0/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  display0/rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display0/rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.617     2.292    VGA_BLUE_OBUF[1]
    N16                  OBUF (Prop_obuf_I_O)         1.232     3.524 r  VGA_BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.524    VGA_BLUE[1]
    N16                                                               r  VGA_BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.360ns (65.861%)  route 0.705ns (34.139%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.597     1.510    display0/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  display0/rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.705     2.356    VGA_GREEN_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.219     3.575 r  VGA_GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.575    VGA_GREEN[3]
    P15                                                               r  VGA_GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display0/rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            VGA_GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.388ns (65.075%)  route 0.745ns (34.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.595     1.508    display0/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.672 r  display0/rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.745     2.418    VGA_GREEN_OBUF[2]
    R15                  OBUF (Prop_obuf_I_O)         1.224     3.642 r  VGA_GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.642    VGA_GREEN[2]
    R15                                                               r  VGA_GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.123ns  (logic 12.879ns (24.244%)  route 40.244ns (75.756%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=4 LUT3=4 LUT4=4 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[3]_rep/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display0/vs0/h_count_reg_reg[3]_rep/Q
                         net (fo=99, routed)          2.794     3.312    display0/vs0/h_count_reg_reg[3]_rep_n_1
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.436 f  display0/vs0/rgb_reg[7]_i_42/O
                         net (fo=17, routed)          0.471     3.908    display0/vs0/rgb_reg[7]_i_42_n_1
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.150     4.058 r  display0/vs0/rgb_reg[7]_i_26/O
                         net (fo=31, routed)          1.680     5.738    display0/vs0/rgb_reg[7]_i_26_n_1
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.064 r  display0/vs0/rgb_reg[11]_i_4807/O
                         net (fo=53, routed)          1.686     7.750    display0/vs0/is_block3[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  display0/vs0/rgb_reg[11]_i_8934/O
                         net (fo=2, routed)           0.883     8.757    display0/vs0/rgb_reg[11]_i_8934_n_1
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  display0/vs0/rgb_reg_reg[11]_i_8409/CO[3]
                         net (fo=1, routed)           0.000     9.264    display0/vs0/rgb_reg_reg[11]_i_8409_n_1
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  display0/vs0/rgb_reg_reg[11]_i_7438/CO[3]
                         net (fo=1, routed)           0.001     9.379    display0/vs0/rgb_reg_reg[11]_i_7438_n_1
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.650 r  display0/vs0/rgb_reg_reg[11]_i_4812/CO[0]
                         net (fo=30, routed)          0.790    10.440    display0/vs0/rgb_reg_reg[11]_i_4812_n_4
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    11.297 r  display0/vs0/rgb_reg_reg[11]_i_4813/CO[2]
                         net (fo=3, routed)           0.753    12.050    display0/vs0/rgb_reg_reg[11]_i_4813_n_2
    SLICE_X50Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    12.844 r  display0/vs0/rgb_reg_reg[11]_i_7367/CO[2]
                         net (fo=4, routed)           0.760    13.603    display0/vs0/rgb_reg_reg[11]_i_7367_n_2
    SLICE_X43Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.381 f  display0/vs0/rgb_reg_reg[11]_i_7368/CO[2]
                         net (fo=38, routed)          0.801    15.183    display0/vs0/rgb_reg_reg[11]_i_7368_n_2
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.313    15.496 r  display0/vs0/rgb_reg[11]_i_8295/O
                         net (fo=10, routed)          1.450    16.946    display0/vs0/rgb_reg[11]_i_8295_n_1
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  display0/vs0/rgb_reg[11]_i_8892/O
                         net (fo=1, routed)           0.000    17.070    display0/vs0/rgb_reg[11]_i_8892_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  display0/vs0/rgb_reg_reg[11]_i_8366/CO[3]
                         net (fo=1, routed)           0.000    17.620    display0/vs0/rgb_reg_reg[11]_i_8366_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  display0/vs0/rgb_reg_reg[11]_i_7387/CO[3]
                         net (fo=1, routed)           0.000    17.734    display0/vs0/rgb_reg_reg[11]_i_7387_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  display0/vs0/rgb_reg_reg[11]_i_4762/CO[3]
                         net (fo=1, routed)           0.000    17.848    display0/vs0/rgb_reg_reg[11]_i_4762_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.070 r  display0/vs0/rgb_reg_reg[11]_i_4761/O[0]
                         net (fo=3, routed)           0.871    18.941    display0/vs0/rgb_reg_reg[11]_i_4761_n_8
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.299    19.240 r  display0/vs0/rgb_reg[11]_i_2142/O
                         net (fo=1, routed)           0.000    19.240    display0/vs0/rgb_reg[11]_i_2142_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.790 r  display0/vs0/rgb_reg_reg[11]_i_988/CO[3]
                         net (fo=1, routed)           0.000    19.790    display0/vs0/rgb_reg_reg[11]_i_988_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.012 f  display0/vs0/rgb_reg_reg[11]_i_989/O[0]
                         net (fo=7, routed)           1.322    21.334    display0/vs0/rgb_reg_reg[11]_i_989_n_8
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.327    21.661 r  display0/vs0/rgb_reg[11]_i_533/O
                         net (fo=2, routed)           0.810    22.471    display0/vs0/rgb_reg[11]_i_533_n_1
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.348    22.819 r  display0/vs0/rgb_reg[11]_i_537/O
                         net (fo=1, routed)           0.000    22.819    display0/vs0/rgb_reg[11]_i_537_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.425 r  display0/vs0/rgb_reg_reg[11]_i_273/O[3]
                         net (fo=11, routed)          1.634    25.059    display0/vs0/rgb_reg_reg[11]_i_273_n_5
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.306    25.365 r  display0/vs0/rgb_reg[11]_i_543/O
                         net (fo=1, routed)           0.000    25.365    display0/vs0/rgb_reg[11]_i_543_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.766 r  display0/vs0/rgb_reg_reg[11]_i_274/CO[3]
                         net (fo=10, routed)          1.619    27.384    display0/vs0/rgb_reg_reg[11]_i_274_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.152    27.536 r  display0/vs0/rgb_reg[11]_i_276/O
                         net (fo=2, routed)           0.617    28.153    display0/vs0/rgb_reg[11]_i_276_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    28.479 r  display0/vs0/rgb_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    28.479    display0/vs0/rgb_reg[11]_i_527_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.726 f  display0/vs0/rgb_reg_reg[11]_i_271/O[0]
                         net (fo=3, routed)           0.997    29.723    display0/vs0/which_block0[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.299    30.022 r  display0/vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.000    30.022    display0/vs0/rgb_reg[11]_i_117_n_1
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.665 r  display0/vs0/rgb_reg_reg[11]_i_43/O[3]
                         net (fo=29, routed)          2.231    32.896    display0/vs0/O[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.335    33.231 r  display0/vs0/rgb_reg[11]_i_580/O
                         net (fo=4, routed)           0.674    33.904    display0/vs0/rgb_reg[11]_i_580_n_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.326    34.230 r  display0/vs0/rgb_reg[11]_i_304/O
                         net (fo=148, routed)         8.674    42.904    cur_blk0/rgb_reg[11]_i_263
    SLICE_X37Y128        LUT6 (Prop_lut6_I2_O)        0.124    43.028 r  cur_blk0/rgb_reg[11]_i_780/O
                         net (fo=1, routed)           0.000    43.028    cur_blk0/rgb_reg[11]_i_780_n_1
    SLICE_X37Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    43.240 r  cur_blk0/rgb_reg_reg[11]_i_442/O
                         net (fo=1, routed)           0.000    43.240    cur_blk0/rgb_reg_reg[11]_i_442_n_1
    SLICE_X37Y128        MUXF8 (Prop_muxf8_I1_O)      0.094    43.334 r  cur_blk0/rgb_reg_reg[11]_i_241/O
                         net (fo=1, routed)           1.063    44.398    cur_blk0/rgb_reg_reg[11]_i_241_n_1
    SLICE_X31Y123        LUT6 (Prop_lut6_I1_O)        0.316    44.714 r  cur_blk0/rgb_reg[11]_i_104/O
                         net (fo=2, routed)           2.519    47.233    display0/vs0/rgb_reg[11]_i_16_2
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.124    47.357 r  display0/vs0/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           1.124    48.481    display0/vs0/rgb_reg[11]_i_40_n_1
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    48.605 r  display0/vs0/rgb_reg[11]_i_16/O
                         net (fo=14, routed)          3.051    51.657    display0/vs0/rgb_reg[11]_i_44_0
    SLICE_X2Y46          LUT3 (Prop_lut3_I2_O)        0.150    51.807 f  display0/vs0/rgb_reg[9]_i_2/O
                         net (fo=1, routed)           0.969    52.775    display0/vs0/rgb_reg[9]_i_2_n_1
    SLICE_X0Y46          LUT6 (Prop_lut6_I0_O)        0.348    53.123 r  display0/vs0/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    53.123    display0/vs0_n_89
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.522     4.894    display0/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        53.009ns  (logic 12.629ns (23.824%)  route 40.380ns (76.176%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=4 LUT3=3 LUT4=4 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[3]_rep/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display0/vs0/h_count_reg_reg[3]_rep/Q
                         net (fo=99, routed)          2.794     3.312    display0/vs0/h_count_reg_reg[3]_rep_n_1
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.436 f  display0/vs0/rgb_reg[7]_i_42/O
                         net (fo=17, routed)          0.471     3.908    display0/vs0/rgb_reg[7]_i_42_n_1
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.150     4.058 r  display0/vs0/rgb_reg[7]_i_26/O
                         net (fo=31, routed)          1.680     5.738    display0/vs0/rgb_reg[7]_i_26_n_1
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.064 r  display0/vs0/rgb_reg[11]_i_4807/O
                         net (fo=53, routed)          1.686     7.750    display0/vs0/is_block3[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  display0/vs0/rgb_reg[11]_i_8934/O
                         net (fo=2, routed)           0.883     8.757    display0/vs0/rgb_reg[11]_i_8934_n_1
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  display0/vs0/rgb_reg_reg[11]_i_8409/CO[3]
                         net (fo=1, routed)           0.000     9.264    display0/vs0/rgb_reg_reg[11]_i_8409_n_1
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  display0/vs0/rgb_reg_reg[11]_i_7438/CO[3]
                         net (fo=1, routed)           0.001     9.379    display0/vs0/rgb_reg_reg[11]_i_7438_n_1
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.650 r  display0/vs0/rgb_reg_reg[11]_i_4812/CO[0]
                         net (fo=30, routed)          0.790    10.440    display0/vs0/rgb_reg_reg[11]_i_4812_n_4
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    11.297 r  display0/vs0/rgb_reg_reg[11]_i_4813/CO[2]
                         net (fo=3, routed)           0.753    12.050    display0/vs0/rgb_reg_reg[11]_i_4813_n_2
    SLICE_X50Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    12.844 r  display0/vs0/rgb_reg_reg[11]_i_7367/CO[2]
                         net (fo=4, routed)           0.760    13.603    display0/vs0/rgb_reg_reg[11]_i_7367_n_2
    SLICE_X43Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.381 f  display0/vs0/rgb_reg_reg[11]_i_7368/CO[2]
                         net (fo=38, routed)          0.801    15.183    display0/vs0/rgb_reg_reg[11]_i_7368_n_2
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.313    15.496 r  display0/vs0/rgb_reg[11]_i_8295/O
                         net (fo=10, routed)          1.450    16.946    display0/vs0/rgb_reg[11]_i_8295_n_1
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  display0/vs0/rgb_reg[11]_i_8892/O
                         net (fo=1, routed)           0.000    17.070    display0/vs0/rgb_reg[11]_i_8892_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  display0/vs0/rgb_reg_reg[11]_i_8366/CO[3]
                         net (fo=1, routed)           0.000    17.620    display0/vs0/rgb_reg_reg[11]_i_8366_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  display0/vs0/rgb_reg_reg[11]_i_7387/CO[3]
                         net (fo=1, routed)           0.000    17.734    display0/vs0/rgb_reg_reg[11]_i_7387_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  display0/vs0/rgb_reg_reg[11]_i_4762/CO[3]
                         net (fo=1, routed)           0.000    17.848    display0/vs0/rgb_reg_reg[11]_i_4762_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.070 r  display0/vs0/rgb_reg_reg[11]_i_4761/O[0]
                         net (fo=3, routed)           0.871    18.941    display0/vs0/rgb_reg_reg[11]_i_4761_n_8
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.299    19.240 r  display0/vs0/rgb_reg[11]_i_2142/O
                         net (fo=1, routed)           0.000    19.240    display0/vs0/rgb_reg[11]_i_2142_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.790 r  display0/vs0/rgb_reg_reg[11]_i_988/CO[3]
                         net (fo=1, routed)           0.000    19.790    display0/vs0/rgb_reg_reg[11]_i_988_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.012 f  display0/vs0/rgb_reg_reg[11]_i_989/O[0]
                         net (fo=7, routed)           1.322    21.334    display0/vs0/rgb_reg_reg[11]_i_989_n_8
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.327    21.661 r  display0/vs0/rgb_reg[11]_i_533/O
                         net (fo=2, routed)           0.810    22.471    display0/vs0/rgb_reg[11]_i_533_n_1
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.348    22.819 r  display0/vs0/rgb_reg[11]_i_537/O
                         net (fo=1, routed)           0.000    22.819    display0/vs0/rgb_reg[11]_i_537_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.425 r  display0/vs0/rgb_reg_reg[11]_i_273/O[3]
                         net (fo=11, routed)          1.634    25.059    display0/vs0/rgb_reg_reg[11]_i_273_n_5
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.306    25.365 r  display0/vs0/rgb_reg[11]_i_543/O
                         net (fo=1, routed)           0.000    25.365    display0/vs0/rgb_reg[11]_i_543_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.766 r  display0/vs0/rgb_reg_reg[11]_i_274/CO[3]
                         net (fo=10, routed)          1.619    27.384    display0/vs0/rgb_reg_reg[11]_i_274_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.152    27.536 r  display0/vs0/rgb_reg[11]_i_276/O
                         net (fo=2, routed)           0.617    28.153    display0/vs0/rgb_reg[11]_i_276_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    28.479 r  display0/vs0/rgb_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    28.479    display0/vs0/rgb_reg[11]_i_527_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.726 f  display0/vs0/rgb_reg_reg[11]_i_271/O[0]
                         net (fo=3, routed)           0.997    29.723    display0/vs0/which_block0[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.299    30.022 r  display0/vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.000    30.022    display0/vs0/rgb_reg[11]_i_117_n_1
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.665 r  display0/vs0/rgb_reg_reg[11]_i_43/O[3]
                         net (fo=29, routed)          2.231    32.896    display0/vs0/O[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.335    33.231 r  display0/vs0/rgb_reg[11]_i_580/O
                         net (fo=4, routed)           0.674    33.904    display0/vs0/rgb_reg[11]_i_580_n_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.326    34.230 r  display0/vs0/rgb_reg[11]_i_304/O
                         net (fo=148, routed)         8.674    42.904    cur_blk0/rgb_reg[11]_i_263
    SLICE_X37Y128        LUT6 (Prop_lut6_I2_O)        0.124    43.028 f  cur_blk0/rgb_reg[11]_i_780/O
                         net (fo=1, routed)           0.000    43.028    cur_blk0/rgb_reg[11]_i_780_n_1
    SLICE_X37Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    43.240 f  cur_blk0/rgb_reg_reg[11]_i_442/O
                         net (fo=1, routed)           0.000    43.240    cur_blk0/rgb_reg_reg[11]_i_442_n_1
    SLICE_X37Y128        MUXF8 (Prop_muxf8_I1_O)      0.094    43.334 f  cur_blk0/rgb_reg_reg[11]_i_241/O
                         net (fo=1, routed)           1.063    44.398    cur_blk0/rgb_reg_reg[11]_i_241_n_1
    SLICE_X31Y123        LUT6 (Prop_lut6_I1_O)        0.316    44.714 f  cur_blk0/rgb_reg[11]_i_104/O
                         net (fo=2, routed)           2.519    47.233    display0/vs0/rgb_reg[11]_i_16_2
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.124    47.357 f  display0/vs0/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           1.124    48.481    display0/vs0/rgb_reg[11]_i_40_n_1
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    48.605 f  display0/vs0/rgb_reg[11]_i_16/O
                         net (fo=14, routed)          3.221    51.827    display0/vs0/rgb_reg[11]_i_44_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I2_O)        0.124    51.951 f  display0/vs0/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.935    52.885    display0/vs0/rgb_reg[7]_i_3_n_1
    SLICE_X0Y46          LUT6 (Prop_lut6_I1_O)        0.124    53.009 r  display0/vs0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    53.009    display0/vs0_n_93
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.522     4.894    display0/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        52.614ns  (logic 12.629ns (24.003%)  route 39.985ns (75.997%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=4 LUT3=3 LUT4=5 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[3]_rep/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display0/vs0/h_count_reg_reg[3]_rep/Q
                         net (fo=99, routed)          2.794     3.312    display0/vs0/h_count_reg_reg[3]_rep_n_1
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.436 f  display0/vs0/rgb_reg[7]_i_42/O
                         net (fo=17, routed)          0.471     3.908    display0/vs0/rgb_reg[7]_i_42_n_1
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.150     4.058 r  display0/vs0/rgb_reg[7]_i_26/O
                         net (fo=31, routed)          1.680     5.738    display0/vs0/rgb_reg[7]_i_26_n_1
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.064 r  display0/vs0/rgb_reg[11]_i_4807/O
                         net (fo=53, routed)          1.686     7.750    display0/vs0/is_block3[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  display0/vs0/rgb_reg[11]_i_8934/O
                         net (fo=2, routed)           0.883     8.757    display0/vs0/rgb_reg[11]_i_8934_n_1
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  display0/vs0/rgb_reg_reg[11]_i_8409/CO[3]
                         net (fo=1, routed)           0.000     9.264    display0/vs0/rgb_reg_reg[11]_i_8409_n_1
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  display0/vs0/rgb_reg_reg[11]_i_7438/CO[3]
                         net (fo=1, routed)           0.001     9.379    display0/vs0/rgb_reg_reg[11]_i_7438_n_1
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.650 r  display0/vs0/rgb_reg_reg[11]_i_4812/CO[0]
                         net (fo=30, routed)          0.790    10.440    display0/vs0/rgb_reg_reg[11]_i_4812_n_4
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    11.297 r  display0/vs0/rgb_reg_reg[11]_i_4813/CO[2]
                         net (fo=3, routed)           0.753    12.050    display0/vs0/rgb_reg_reg[11]_i_4813_n_2
    SLICE_X50Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    12.844 r  display0/vs0/rgb_reg_reg[11]_i_7367/CO[2]
                         net (fo=4, routed)           0.760    13.603    display0/vs0/rgb_reg_reg[11]_i_7367_n_2
    SLICE_X43Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.381 f  display0/vs0/rgb_reg_reg[11]_i_7368/CO[2]
                         net (fo=38, routed)          0.801    15.183    display0/vs0/rgb_reg_reg[11]_i_7368_n_2
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.313    15.496 r  display0/vs0/rgb_reg[11]_i_8295/O
                         net (fo=10, routed)          1.450    16.946    display0/vs0/rgb_reg[11]_i_8295_n_1
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  display0/vs0/rgb_reg[11]_i_8892/O
                         net (fo=1, routed)           0.000    17.070    display0/vs0/rgb_reg[11]_i_8892_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  display0/vs0/rgb_reg_reg[11]_i_8366/CO[3]
                         net (fo=1, routed)           0.000    17.620    display0/vs0/rgb_reg_reg[11]_i_8366_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  display0/vs0/rgb_reg_reg[11]_i_7387/CO[3]
                         net (fo=1, routed)           0.000    17.734    display0/vs0/rgb_reg_reg[11]_i_7387_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  display0/vs0/rgb_reg_reg[11]_i_4762/CO[3]
                         net (fo=1, routed)           0.000    17.848    display0/vs0/rgb_reg_reg[11]_i_4762_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.070 r  display0/vs0/rgb_reg_reg[11]_i_4761/O[0]
                         net (fo=3, routed)           0.871    18.941    display0/vs0/rgb_reg_reg[11]_i_4761_n_8
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.299    19.240 r  display0/vs0/rgb_reg[11]_i_2142/O
                         net (fo=1, routed)           0.000    19.240    display0/vs0/rgb_reg[11]_i_2142_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.790 r  display0/vs0/rgb_reg_reg[11]_i_988/CO[3]
                         net (fo=1, routed)           0.000    19.790    display0/vs0/rgb_reg_reg[11]_i_988_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.012 f  display0/vs0/rgb_reg_reg[11]_i_989/O[0]
                         net (fo=7, routed)           1.322    21.334    display0/vs0/rgb_reg_reg[11]_i_989_n_8
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.327    21.661 r  display0/vs0/rgb_reg[11]_i_533/O
                         net (fo=2, routed)           0.810    22.471    display0/vs0/rgb_reg[11]_i_533_n_1
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.348    22.819 r  display0/vs0/rgb_reg[11]_i_537/O
                         net (fo=1, routed)           0.000    22.819    display0/vs0/rgb_reg[11]_i_537_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.425 r  display0/vs0/rgb_reg_reg[11]_i_273/O[3]
                         net (fo=11, routed)          1.634    25.059    display0/vs0/rgb_reg_reg[11]_i_273_n_5
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.306    25.365 r  display0/vs0/rgb_reg[11]_i_543/O
                         net (fo=1, routed)           0.000    25.365    display0/vs0/rgb_reg[11]_i_543_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.766 r  display0/vs0/rgb_reg_reg[11]_i_274/CO[3]
                         net (fo=10, routed)          1.619    27.384    display0/vs0/rgb_reg_reg[11]_i_274_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.152    27.536 r  display0/vs0/rgb_reg[11]_i_276/O
                         net (fo=2, routed)           0.617    28.153    display0/vs0/rgb_reg[11]_i_276_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    28.479 r  display0/vs0/rgb_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    28.479    display0/vs0/rgb_reg[11]_i_527_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.726 f  display0/vs0/rgb_reg_reg[11]_i_271/O[0]
                         net (fo=3, routed)           0.997    29.723    display0/vs0/which_block0[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.299    30.022 r  display0/vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.000    30.022    display0/vs0/rgb_reg[11]_i_117_n_1
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.665 r  display0/vs0/rgb_reg_reg[11]_i_43/O[3]
                         net (fo=29, routed)          2.231    32.896    display0/vs0/O[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.335    33.231 r  display0/vs0/rgb_reg[11]_i_580/O
                         net (fo=4, routed)           0.674    33.904    display0/vs0/rgb_reg[11]_i_580_n_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.326    34.230 r  display0/vs0/rgb_reg[11]_i_304/O
                         net (fo=148, routed)         8.674    42.904    cur_blk0/rgb_reg[11]_i_263
    SLICE_X37Y128        LUT6 (Prop_lut6_I2_O)        0.124    43.028 f  cur_blk0/rgb_reg[11]_i_780/O
                         net (fo=1, routed)           0.000    43.028    cur_blk0/rgb_reg[11]_i_780_n_1
    SLICE_X37Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    43.240 f  cur_blk0/rgb_reg_reg[11]_i_442/O
                         net (fo=1, routed)           0.000    43.240    cur_blk0/rgb_reg_reg[11]_i_442_n_1
    SLICE_X37Y128        MUXF8 (Prop_muxf8_I1_O)      0.094    43.334 f  cur_blk0/rgb_reg_reg[11]_i_241/O
                         net (fo=1, routed)           1.063    44.398    cur_blk0/rgb_reg_reg[11]_i_241_n_1
    SLICE_X31Y123        LUT6 (Prop_lut6_I1_O)        0.316    44.714 f  cur_blk0/rgb_reg[11]_i_104/O
                         net (fo=2, routed)           2.519    47.233    display0/vs0/rgb_reg[11]_i_16_2
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.124    47.357 f  display0/vs0/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           1.124    48.481    display0/vs0/rgb_reg[11]_i_40_n_1
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    48.605 f  display0/vs0/rgb_reg[11]_i_16/O
                         net (fo=14, routed)          3.202    51.808    display0/vs0/rgb_reg[11]_i_44_0
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.124    51.932 f  display0/vs0/rgb_reg[5]_i_4/O
                         net (fo=1, routed)           0.559    52.490    display0/vs0/rgb_reg[5]_i_4_n_1
    SLICE_X0Y46          LUT6 (Prop_lut6_I3_O)        0.124    52.614 r  display0/vs0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    52.614    display0/vs0_n_86
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.522     4.894    display0/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  display0/rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        52.357ns  (logic 12.629ns (24.121%)  route 39.728ns (75.879%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=4 LUT3=3 LUT4=4 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[3]_rep/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display0/vs0/h_count_reg_reg[3]_rep/Q
                         net (fo=99, routed)          2.794     3.312    display0/vs0/h_count_reg_reg[3]_rep_n_1
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.436 f  display0/vs0/rgb_reg[7]_i_42/O
                         net (fo=17, routed)          0.471     3.908    display0/vs0/rgb_reg[7]_i_42_n_1
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.150     4.058 r  display0/vs0/rgb_reg[7]_i_26/O
                         net (fo=31, routed)          1.680     5.738    display0/vs0/rgb_reg[7]_i_26_n_1
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.064 r  display0/vs0/rgb_reg[11]_i_4807/O
                         net (fo=53, routed)          1.686     7.750    display0/vs0/is_block3[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  display0/vs0/rgb_reg[11]_i_8934/O
                         net (fo=2, routed)           0.883     8.757    display0/vs0/rgb_reg[11]_i_8934_n_1
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  display0/vs0/rgb_reg_reg[11]_i_8409/CO[3]
                         net (fo=1, routed)           0.000     9.264    display0/vs0/rgb_reg_reg[11]_i_8409_n_1
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  display0/vs0/rgb_reg_reg[11]_i_7438/CO[3]
                         net (fo=1, routed)           0.001     9.379    display0/vs0/rgb_reg_reg[11]_i_7438_n_1
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.650 r  display0/vs0/rgb_reg_reg[11]_i_4812/CO[0]
                         net (fo=30, routed)          0.790    10.440    display0/vs0/rgb_reg_reg[11]_i_4812_n_4
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    11.297 r  display0/vs0/rgb_reg_reg[11]_i_4813/CO[2]
                         net (fo=3, routed)           0.753    12.050    display0/vs0/rgb_reg_reg[11]_i_4813_n_2
    SLICE_X50Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    12.844 r  display0/vs0/rgb_reg_reg[11]_i_7367/CO[2]
                         net (fo=4, routed)           0.760    13.603    display0/vs0/rgb_reg_reg[11]_i_7367_n_2
    SLICE_X43Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.381 f  display0/vs0/rgb_reg_reg[11]_i_7368/CO[2]
                         net (fo=38, routed)          0.801    15.183    display0/vs0/rgb_reg_reg[11]_i_7368_n_2
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.313    15.496 r  display0/vs0/rgb_reg[11]_i_8295/O
                         net (fo=10, routed)          1.450    16.946    display0/vs0/rgb_reg[11]_i_8295_n_1
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  display0/vs0/rgb_reg[11]_i_8892/O
                         net (fo=1, routed)           0.000    17.070    display0/vs0/rgb_reg[11]_i_8892_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  display0/vs0/rgb_reg_reg[11]_i_8366/CO[3]
                         net (fo=1, routed)           0.000    17.620    display0/vs0/rgb_reg_reg[11]_i_8366_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  display0/vs0/rgb_reg_reg[11]_i_7387/CO[3]
                         net (fo=1, routed)           0.000    17.734    display0/vs0/rgb_reg_reg[11]_i_7387_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  display0/vs0/rgb_reg_reg[11]_i_4762/CO[3]
                         net (fo=1, routed)           0.000    17.848    display0/vs0/rgb_reg_reg[11]_i_4762_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.070 r  display0/vs0/rgb_reg_reg[11]_i_4761/O[0]
                         net (fo=3, routed)           0.871    18.941    display0/vs0/rgb_reg_reg[11]_i_4761_n_8
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.299    19.240 r  display0/vs0/rgb_reg[11]_i_2142/O
                         net (fo=1, routed)           0.000    19.240    display0/vs0/rgb_reg[11]_i_2142_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.790 r  display0/vs0/rgb_reg_reg[11]_i_988/CO[3]
                         net (fo=1, routed)           0.000    19.790    display0/vs0/rgb_reg_reg[11]_i_988_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.012 f  display0/vs0/rgb_reg_reg[11]_i_989/O[0]
                         net (fo=7, routed)           1.322    21.334    display0/vs0/rgb_reg_reg[11]_i_989_n_8
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.327    21.661 r  display0/vs0/rgb_reg[11]_i_533/O
                         net (fo=2, routed)           0.810    22.471    display0/vs0/rgb_reg[11]_i_533_n_1
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.348    22.819 r  display0/vs0/rgb_reg[11]_i_537/O
                         net (fo=1, routed)           0.000    22.819    display0/vs0/rgb_reg[11]_i_537_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.425 r  display0/vs0/rgb_reg_reg[11]_i_273/O[3]
                         net (fo=11, routed)          1.634    25.059    display0/vs0/rgb_reg_reg[11]_i_273_n_5
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.306    25.365 r  display0/vs0/rgb_reg[11]_i_543/O
                         net (fo=1, routed)           0.000    25.365    display0/vs0/rgb_reg[11]_i_543_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.766 r  display0/vs0/rgb_reg_reg[11]_i_274/CO[3]
                         net (fo=10, routed)          1.619    27.384    display0/vs0/rgb_reg_reg[11]_i_274_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.152    27.536 r  display0/vs0/rgb_reg[11]_i_276/O
                         net (fo=2, routed)           0.617    28.153    display0/vs0/rgb_reg[11]_i_276_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    28.479 r  display0/vs0/rgb_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    28.479    display0/vs0/rgb_reg[11]_i_527_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.726 f  display0/vs0/rgb_reg_reg[11]_i_271/O[0]
                         net (fo=3, routed)           0.997    29.723    display0/vs0/which_block0[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.299    30.022 r  display0/vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.000    30.022    display0/vs0/rgb_reg[11]_i_117_n_1
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.665 r  display0/vs0/rgb_reg_reg[11]_i_43/O[3]
                         net (fo=29, routed)          2.231    32.896    display0/vs0/O[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.335    33.231 r  display0/vs0/rgb_reg[11]_i_580/O
                         net (fo=4, routed)           0.674    33.904    display0/vs0/rgb_reg[11]_i_580_n_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.326    34.230 r  display0/vs0/rgb_reg[11]_i_304/O
                         net (fo=148, routed)         8.674    42.904    cur_blk0/rgb_reg[11]_i_263
    SLICE_X37Y128        LUT6 (Prop_lut6_I2_O)        0.124    43.028 f  cur_blk0/rgb_reg[11]_i_780/O
                         net (fo=1, routed)           0.000    43.028    cur_blk0/rgb_reg[11]_i_780_n_1
    SLICE_X37Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    43.240 f  cur_blk0/rgb_reg_reg[11]_i_442/O
                         net (fo=1, routed)           0.000    43.240    cur_blk0/rgb_reg_reg[11]_i_442_n_1
    SLICE_X37Y128        MUXF8 (Prop_muxf8_I1_O)      0.094    43.334 f  cur_blk0/rgb_reg_reg[11]_i_241/O
                         net (fo=1, routed)           1.063    44.398    cur_blk0/rgb_reg_reg[11]_i_241_n_1
    SLICE_X31Y123        LUT6 (Prop_lut6_I1_O)        0.316    44.714 f  cur_blk0/rgb_reg[11]_i_104/O
                         net (fo=2, routed)           2.519    47.233    display0/vs0/rgb_reg[11]_i_16_2
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.124    47.357 f  display0/vs0/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           1.124    48.481    display0/vs0/rgb_reg[11]_i_40_n_1
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    48.605 f  display0/vs0/rgb_reg[11]_i_16/O
                         net (fo=14, routed)          3.051    51.657    display0/vs0/rgb_reg[11]_i_44_0
    SLICE_X2Y46          LUT5 (Prop_lut5_I4_O)        0.124    51.781 r  display0/vs0/rgb_reg[0]_i_2/O
                         net (fo=1, routed)           0.452    52.233    display0/vs0/rgb_reg[0]_i_2_n_1
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.124    52.357 r  display0/vs0/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    52.357    display0/vs0_n_82
    SLICE_X2Y46          FDRE                                         r  display0/rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.522     4.894    display0/clk_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  display0/rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        52.244ns  (logic 12.629ns (24.173%)  route 39.615ns (75.827%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=4 LUT3=4 LUT4=4 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[3]_rep/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display0/vs0/h_count_reg_reg[3]_rep/Q
                         net (fo=99, routed)          2.794     3.312    display0/vs0/h_count_reg_reg[3]_rep_n_1
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.436 f  display0/vs0/rgb_reg[7]_i_42/O
                         net (fo=17, routed)          0.471     3.908    display0/vs0/rgb_reg[7]_i_42_n_1
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.150     4.058 r  display0/vs0/rgb_reg[7]_i_26/O
                         net (fo=31, routed)          1.680     5.738    display0/vs0/rgb_reg[7]_i_26_n_1
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.064 r  display0/vs0/rgb_reg[11]_i_4807/O
                         net (fo=53, routed)          1.686     7.750    display0/vs0/is_block3[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  display0/vs0/rgb_reg[11]_i_8934/O
                         net (fo=2, routed)           0.883     8.757    display0/vs0/rgb_reg[11]_i_8934_n_1
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  display0/vs0/rgb_reg_reg[11]_i_8409/CO[3]
                         net (fo=1, routed)           0.000     9.264    display0/vs0/rgb_reg_reg[11]_i_8409_n_1
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  display0/vs0/rgb_reg_reg[11]_i_7438/CO[3]
                         net (fo=1, routed)           0.001     9.379    display0/vs0/rgb_reg_reg[11]_i_7438_n_1
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.650 r  display0/vs0/rgb_reg_reg[11]_i_4812/CO[0]
                         net (fo=30, routed)          0.790    10.440    display0/vs0/rgb_reg_reg[11]_i_4812_n_4
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    11.297 r  display0/vs0/rgb_reg_reg[11]_i_4813/CO[2]
                         net (fo=3, routed)           0.753    12.050    display0/vs0/rgb_reg_reg[11]_i_4813_n_2
    SLICE_X50Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    12.844 r  display0/vs0/rgb_reg_reg[11]_i_7367/CO[2]
                         net (fo=4, routed)           0.760    13.603    display0/vs0/rgb_reg_reg[11]_i_7367_n_2
    SLICE_X43Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.381 f  display0/vs0/rgb_reg_reg[11]_i_7368/CO[2]
                         net (fo=38, routed)          0.801    15.183    display0/vs0/rgb_reg_reg[11]_i_7368_n_2
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.313    15.496 r  display0/vs0/rgb_reg[11]_i_8295/O
                         net (fo=10, routed)          1.450    16.946    display0/vs0/rgb_reg[11]_i_8295_n_1
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  display0/vs0/rgb_reg[11]_i_8892/O
                         net (fo=1, routed)           0.000    17.070    display0/vs0/rgb_reg[11]_i_8892_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  display0/vs0/rgb_reg_reg[11]_i_8366/CO[3]
                         net (fo=1, routed)           0.000    17.620    display0/vs0/rgb_reg_reg[11]_i_8366_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  display0/vs0/rgb_reg_reg[11]_i_7387/CO[3]
                         net (fo=1, routed)           0.000    17.734    display0/vs0/rgb_reg_reg[11]_i_7387_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  display0/vs0/rgb_reg_reg[11]_i_4762/CO[3]
                         net (fo=1, routed)           0.000    17.848    display0/vs0/rgb_reg_reg[11]_i_4762_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.070 r  display0/vs0/rgb_reg_reg[11]_i_4761/O[0]
                         net (fo=3, routed)           0.871    18.941    display0/vs0/rgb_reg_reg[11]_i_4761_n_8
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.299    19.240 r  display0/vs0/rgb_reg[11]_i_2142/O
                         net (fo=1, routed)           0.000    19.240    display0/vs0/rgb_reg[11]_i_2142_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.790 r  display0/vs0/rgb_reg_reg[11]_i_988/CO[3]
                         net (fo=1, routed)           0.000    19.790    display0/vs0/rgb_reg_reg[11]_i_988_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.012 f  display0/vs0/rgb_reg_reg[11]_i_989/O[0]
                         net (fo=7, routed)           1.322    21.334    display0/vs0/rgb_reg_reg[11]_i_989_n_8
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.327    21.661 r  display0/vs0/rgb_reg[11]_i_533/O
                         net (fo=2, routed)           0.810    22.471    display0/vs0/rgb_reg[11]_i_533_n_1
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.348    22.819 r  display0/vs0/rgb_reg[11]_i_537/O
                         net (fo=1, routed)           0.000    22.819    display0/vs0/rgb_reg[11]_i_537_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.425 r  display0/vs0/rgb_reg_reg[11]_i_273/O[3]
                         net (fo=11, routed)          1.634    25.059    display0/vs0/rgb_reg_reg[11]_i_273_n_5
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.306    25.365 r  display0/vs0/rgb_reg[11]_i_543/O
                         net (fo=1, routed)           0.000    25.365    display0/vs0/rgb_reg[11]_i_543_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.766 r  display0/vs0/rgb_reg_reg[11]_i_274/CO[3]
                         net (fo=10, routed)          1.619    27.384    display0/vs0/rgb_reg_reg[11]_i_274_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.152    27.536 r  display0/vs0/rgb_reg[11]_i_276/O
                         net (fo=2, routed)           0.617    28.153    display0/vs0/rgb_reg[11]_i_276_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    28.479 r  display0/vs0/rgb_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    28.479    display0/vs0/rgb_reg[11]_i_527_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.726 f  display0/vs0/rgb_reg_reg[11]_i_271/O[0]
                         net (fo=3, routed)           0.997    29.723    display0/vs0/which_block0[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.299    30.022 r  display0/vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.000    30.022    display0/vs0/rgb_reg[11]_i_117_n_1
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.665 r  display0/vs0/rgb_reg_reg[11]_i_43/O[3]
                         net (fo=29, routed)          2.231    32.896    display0/vs0/O[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.335    33.231 r  display0/vs0/rgb_reg[11]_i_580/O
                         net (fo=4, routed)           0.674    33.904    display0/vs0/rgb_reg[11]_i_580_n_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.326    34.230 r  display0/vs0/rgb_reg[11]_i_304/O
                         net (fo=148, routed)         8.674    42.904    cur_blk0/rgb_reg[11]_i_263
    SLICE_X37Y128        LUT6 (Prop_lut6_I2_O)        0.124    43.028 r  cur_blk0/rgb_reg[11]_i_780/O
                         net (fo=1, routed)           0.000    43.028    cur_blk0/rgb_reg[11]_i_780_n_1
    SLICE_X37Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    43.240 r  cur_blk0/rgb_reg_reg[11]_i_442/O
                         net (fo=1, routed)           0.000    43.240    cur_blk0/rgb_reg_reg[11]_i_442_n_1
    SLICE_X37Y128        MUXF8 (Prop_muxf8_I1_O)      0.094    43.334 r  cur_blk0/rgb_reg_reg[11]_i_241/O
                         net (fo=1, routed)           1.063    44.398    cur_blk0/rgb_reg_reg[11]_i_241_n_1
    SLICE_X31Y123        LUT6 (Prop_lut6_I1_O)        0.316    44.714 r  cur_blk0/rgb_reg[11]_i_104/O
                         net (fo=2, routed)           2.519    47.233    display0/vs0/rgb_reg[11]_i_16_2
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.124    47.357 r  display0/vs0/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           1.124    48.481    display0/vs0/rgb_reg[11]_i_40_n_1
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    48.605 r  display0/vs0/rgb_reg[11]_i_16/O
                         net (fo=14, routed)          2.591    51.196    display0/vs0/rgb_reg[11]_i_44_0
    SLICE_X6Y46          LUT3 (Prop_lut3_I2_O)        0.124    51.320 r  display0/vs0/rgb_reg[4]_i_5/O
                         net (fo=2, routed)           0.800    52.120    display0/vs0/rgb_reg[4]_i_5_n_1
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.124    52.244 r  display0/vs0/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    52.244    display0/vs0_n_85
    SLICE_X4Y46          FDRE                                         r  display0/rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.520     4.892    display0/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  display0/rgb_reg_reg[4]/C

Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        52.211ns  (logic 12.859ns (24.629%)  route 39.352ns (75.371%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=5 LUT3=3 LUT4=4 LUT5=1 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[3]_rep/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display0/vs0/h_count_reg_reg[3]_rep/Q
                         net (fo=99, routed)          2.794     3.312    display0/vs0/h_count_reg_reg[3]_rep_n_1
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.436 f  display0/vs0/rgb_reg[7]_i_42/O
                         net (fo=17, routed)          0.471     3.908    display0/vs0/rgb_reg[7]_i_42_n_1
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.150     4.058 r  display0/vs0/rgb_reg[7]_i_26/O
                         net (fo=31, routed)          1.680     5.738    display0/vs0/rgb_reg[7]_i_26_n_1
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.064 r  display0/vs0/rgb_reg[11]_i_4807/O
                         net (fo=53, routed)          1.686     7.750    display0/vs0/is_block3[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  display0/vs0/rgb_reg[11]_i_8934/O
                         net (fo=2, routed)           0.883     8.757    display0/vs0/rgb_reg[11]_i_8934_n_1
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  display0/vs0/rgb_reg_reg[11]_i_8409/CO[3]
                         net (fo=1, routed)           0.000     9.264    display0/vs0/rgb_reg_reg[11]_i_8409_n_1
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  display0/vs0/rgb_reg_reg[11]_i_7438/CO[3]
                         net (fo=1, routed)           0.001     9.379    display0/vs0/rgb_reg_reg[11]_i_7438_n_1
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.650 r  display0/vs0/rgb_reg_reg[11]_i_4812/CO[0]
                         net (fo=30, routed)          0.790    10.440    display0/vs0/rgb_reg_reg[11]_i_4812_n_4
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    11.297 r  display0/vs0/rgb_reg_reg[11]_i_4813/CO[2]
                         net (fo=3, routed)           0.753    12.050    display0/vs0/rgb_reg_reg[11]_i_4813_n_2
    SLICE_X50Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    12.844 r  display0/vs0/rgb_reg_reg[11]_i_7367/CO[2]
                         net (fo=4, routed)           0.760    13.603    display0/vs0/rgb_reg_reg[11]_i_7367_n_2
    SLICE_X43Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.381 f  display0/vs0/rgb_reg_reg[11]_i_7368/CO[2]
                         net (fo=38, routed)          0.801    15.183    display0/vs0/rgb_reg_reg[11]_i_7368_n_2
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.313    15.496 r  display0/vs0/rgb_reg[11]_i_8295/O
                         net (fo=10, routed)          1.450    16.946    display0/vs0/rgb_reg[11]_i_8295_n_1
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  display0/vs0/rgb_reg[11]_i_8892/O
                         net (fo=1, routed)           0.000    17.070    display0/vs0/rgb_reg[11]_i_8892_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  display0/vs0/rgb_reg_reg[11]_i_8366/CO[3]
                         net (fo=1, routed)           0.000    17.620    display0/vs0/rgb_reg_reg[11]_i_8366_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  display0/vs0/rgb_reg_reg[11]_i_7387/CO[3]
                         net (fo=1, routed)           0.000    17.734    display0/vs0/rgb_reg_reg[11]_i_7387_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  display0/vs0/rgb_reg_reg[11]_i_4762/CO[3]
                         net (fo=1, routed)           0.000    17.848    display0/vs0/rgb_reg_reg[11]_i_4762_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.070 r  display0/vs0/rgb_reg_reg[11]_i_4761/O[0]
                         net (fo=3, routed)           0.871    18.941    display0/vs0/rgb_reg_reg[11]_i_4761_n_8
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.299    19.240 r  display0/vs0/rgb_reg[11]_i_2142/O
                         net (fo=1, routed)           0.000    19.240    display0/vs0/rgb_reg[11]_i_2142_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.790 r  display0/vs0/rgb_reg_reg[11]_i_988/CO[3]
                         net (fo=1, routed)           0.000    19.790    display0/vs0/rgb_reg_reg[11]_i_988_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.012 f  display0/vs0/rgb_reg_reg[11]_i_989/O[0]
                         net (fo=7, routed)           1.322    21.334    display0/vs0/rgb_reg_reg[11]_i_989_n_8
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.327    21.661 r  display0/vs0/rgb_reg[11]_i_533/O
                         net (fo=2, routed)           0.810    22.471    display0/vs0/rgb_reg[11]_i_533_n_1
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.348    22.819 r  display0/vs0/rgb_reg[11]_i_537/O
                         net (fo=1, routed)           0.000    22.819    display0/vs0/rgb_reg[11]_i_537_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.425 r  display0/vs0/rgb_reg_reg[11]_i_273/O[3]
                         net (fo=11, routed)          1.634    25.059    display0/vs0/rgb_reg_reg[11]_i_273_n_5
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.306    25.365 r  display0/vs0/rgb_reg[11]_i_543/O
                         net (fo=1, routed)           0.000    25.365    display0/vs0/rgb_reg[11]_i_543_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.766 r  display0/vs0/rgb_reg_reg[11]_i_274/CO[3]
                         net (fo=10, routed)          1.619    27.384    display0/vs0/rgb_reg_reg[11]_i_274_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.152    27.536 r  display0/vs0/rgb_reg[11]_i_276/O
                         net (fo=2, routed)           0.617    28.153    display0/vs0/rgb_reg[11]_i_276_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    28.479 r  display0/vs0/rgb_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    28.479    display0/vs0/rgb_reg[11]_i_527_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.726 f  display0/vs0/rgb_reg_reg[11]_i_271/O[0]
                         net (fo=3, routed)           0.997    29.723    display0/vs0/which_block0[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.299    30.022 r  display0/vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.000    30.022    display0/vs0/rgb_reg[11]_i_117_n_1
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.665 r  display0/vs0/rgb_reg_reg[11]_i_43/O[3]
                         net (fo=29, routed)          2.231    32.896    display0/vs0/O[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.335    33.231 r  display0/vs0/rgb_reg[11]_i_580/O
                         net (fo=4, routed)           0.674    33.904    display0/vs0/rgb_reg[11]_i_580_n_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.326    34.230 r  display0/vs0/rgb_reg[11]_i_304/O
                         net (fo=148, routed)         8.674    42.904    cur_blk0/rgb_reg[11]_i_263
    SLICE_X37Y128        LUT6 (Prop_lut6_I2_O)        0.124    43.028 f  cur_blk0/rgb_reg[11]_i_780/O
                         net (fo=1, routed)           0.000    43.028    cur_blk0/rgb_reg[11]_i_780_n_1
    SLICE_X37Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    43.240 f  cur_blk0/rgb_reg_reg[11]_i_442/O
                         net (fo=1, routed)           0.000    43.240    cur_blk0/rgb_reg_reg[11]_i_442_n_1
    SLICE_X37Y128        MUXF8 (Prop_muxf8_I1_O)      0.094    43.334 f  cur_blk0/rgb_reg_reg[11]_i_241/O
                         net (fo=1, routed)           1.063    44.398    cur_blk0/rgb_reg_reg[11]_i_241_n_1
    SLICE_X31Y123        LUT6 (Prop_lut6_I1_O)        0.316    44.714 f  cur_blk0/rgb_reg[11]_i_104/O
                         net (fo=2, routed)           2.389    47.103    display0/vs0/rgb_reg[11]_i_16_2
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.227 f  display0/vs0/rgb_reg[11]_i_49/O
                         net (fo=1, routed)           1.169    48.396    display0/vs0/rgb_reg[11]_i_49_n_1
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.124    48.520 r  display0/vs0/rgb_reg[11]_i_18/O
                         net (fo=13, routed)          2.503    51.023    display0/vs0/rgb_reg[11]_i_18_n_1
    SLICE_X2Y47          LUT2 (Prop_lut2_I1_O)        0.150    51.173 r  display0/vs0/rgb_reg[1]_i_3/O
                         net (fo=1, routed)           0.709    51.883    display0/vs0/rgb_reg[1]_i_3_n_1
    SLICE_X2Y47          LUT6 (Prop_lut6_I1_O)        0.328    52.211 r  display0/vs0/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    52.211    display0/vs0_n_83
    SLICE_X2Y47          FDRE                                         r  display0/rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.523     4.895    display0/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  display0/rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        52.036ns  (logic 12.629ns (24.270%)  route 39.407ns (75.730%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=4 LUT3=3 LUT4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[3]_rep/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display0/vs0/h_count_reg_reg[3]_rep/Q
                         net (fo=99, routed)          2.794     3.312    display0/vs0/h_count_reg_reg[3]_rep_n_1
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.436 f  display0/vs0/rgb_reg[7]_i_42/O
                         net (fo=17, routed)          0.471     3.908    display0/vs0/rgb_reg[7]_i_42_n_1
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.150     4.058 r  display0/vs0/rgb_reg[7]_i_26/O
                         net (fo=31, routed)          1.680     5.738    display0/vs0/rgb_reg[7]_i_26_n_1
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.064 r  display0/vs0/rgb_reg[11]_i_4807/O
                         net (fo=53, routed)          1.686     7.750    display0/vs0/is_block3[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  display0/vs0/rgb_reg[11]_i_8934/O
                         net (fo=2, routed)           0.883     8.757    display0/vs0/rgb_reg[11]_i_8934_n_1
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  display0/vs0/rgb_reg_reg[11]_i_8409/CO[3]
                         net (fo=1, routed)           0.000     9.264    display0/vs0/rgb_reg_reg[11]_i_8409_n_1
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  display0/vs0/rgb_reg_reg[11]_i_7438/CO[3]
                         net (fo=1, routed)           0.001     9.379    display0/vs0/rgb_reg_reg[11]_i_7438_n_1
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.650 r  display0/vs0/rgb_reg_reg[11]_i_4812/CO[0]
                         net (fo=30, routed)          0.790    10.440    display0/vs0/rgb_reg_reg[11]_i_4812_n_4
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    11.297 r  display0/vs0/rgb_reg_reg[11]_i_4813/CO[2]
                         net (fo=3, routed)           0.753    12.050    display0/vs0/rgb_reg_reg[11]_i_4813_n_2
    SLICE_X50Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    12.844 r  display0/vs0/rgb_reg_reg[11]_i_7367/CO[2]
                         net (fo=4, routed)           0.760    13.603    display0/vs0/rgb_reg_reg[11]_i_7367_n_2
    SLICE_X43Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.381 f  display0/vs0/rgb_reg_reg[11]_i_7368/CO[2]
                         net (fo=38, routed)          0.801    15.183    display0/vs0/rgb_reg_reg[11]_i_7368_n_2
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.313    15.496 r  display0/vs0/rgb_reg[11]_i_8295/O
                         net (fo=10, routed)          1.450    16.946    display0/vs0/rgb_reg[11]_i_8295_n_1
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  display0/vs0/rgb_reg[11]_i_8892/O
                         net (fo=1, routed)           0.000    17.070    display0/vs0/rgb_reg[11]_i_8892_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  display0/vs0/rgb_reg_reg[11]_i_8366/CO[3]
                         net (fo=1, routed)           0.000    17.620    display0/vs0/rgb_reg_reg[11]_i_8366_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  display0/vs0/rgb_reg_reg[11]_i_7387/CO[3]
                         net (fo=1, routed)           0.000    17.734    display0/vs0/rgb_reg_reg[11]_i_7387_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  display0/vs0/rgb_reg_reg[11]_i_4762/CO[3]
                         net (fo=1, routed)           0.000    17.848    display0/vs0/rgb_reg_reg[11]_i_4762_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.070 r  display0/vs0/rgb_reg_reg[11]_i_4761/O[0]
                         net (fo=3, routed)           0.871    18.941    display0/vs0/rgb_reg_reg[11]_i_4761_n_8
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.299    19.240 r  display0/vs0/rgb_reg[11]_i_2142/O
                         net (fo=1, routed)           0.000    19.240    display0/vs0/rgb_reg[11]_i_2142_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.790 r  display0/vs0/rgb_reg_reg[11]_i_988/CO[3]
                         net (fo=1, routed)           0.000    19.790    display0/vs0/rgb_reg_reg[11]_i_988_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.012 f  display0/vs0/rgb_reg_reg[11]_i_989/O[0]
                         net (fo=7, routed)           1.322    21.334    display0/vs0/rgb_reg_reg[11]_i_989_n_8
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.327    21.661 r  display0/vs0/rgb_reg[11]_i_533/O
                         net (fo=2, routed)           0.810    22.471    display0/vs0/rgb_reg[11]_i_533_n_1
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.348    22.819 r  display0/vs0/rgb_reg[11]_i_537/O
                         net (fo=1, routed)           0.000    22.819    display0/vs0/rgb_reg[11]_i_537_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.425 r  display0/vs0/rgb_reg_reg[11]_i_273/O[3]
                         net (fo=11, routed)          1.634    25.059    display0/vs0/rgb_reg_reg[11]_i_273_n_5
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.306    25.365 r  display0/vs0/rgb_reg[11]_i_543/O
                         net (fo=1, routed)           0.000    25.365    display0/vs0/rgb_reg[11]_i_543_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.766 r  display0/vs0/rgb_reg_reg[11]_i_274/CO[3]
                         net (fo=10, routed)          1.619    27.384    display0/vs0/rgb_reg_reg[11]_i_274_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.152    27.536 r  display0/vs0/rgb_reg[11]_i_276/O
                         net (fo=2, routed)           0.617    28.153    display0/vs0/rgb_reg[11]_i_276_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    28.479 r  display0/vs0/rgb_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    28.479    display0/vs0/rgb_reg[11]_i_527_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.726 f  display0/vs0/rgb_reg_reg[11]_i_271/O[0]
                         net (fo=3, routed)           0.997    29.723    display0/vs0/which_block0[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.299    30.022 r  display0/vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.000    30.022    display0/vs0/rgb_reg[11]_i_117_n_1
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.665 r  display0/vs0/rgb_reg_reg[11]_i_43/O[3]
                         net (fo=29, routed)          2.231    32.896    display0/vs0/O[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.335    33.231 r  display0/vs0/rgb_reg[11]_i_580/O
                         net (fo=4, routed)           0.674    33.904    display0/vs0/rgb_reg[11]_i_580_n_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.326    34.230 r  display0/vs0/rgb_reg[11]_i_304/O
                         net (fo=148, routed)         8.674    42.904    cur_blk0/rgb_reg[11]_i_263
    SLICE_X37Y128        LUT6 (Prop_lut6_I2_O)        0.124    43.028 f  cur_blk0/rgb_reg[11]_i_780/O
                         net (fo=1, routed)           0.000    43.028    cur_blk0/rgb_reg[11]_i_780_n_1
    SLICE_X37Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    43.240 f  cur_blk0/rgb_reg_reg[11]_i_442/O
                         net (fo=1, routed)           0.000    43.240    cur_blk0/rgb_reg_reg[11]_i_442_n_1
    SLICE_X37Y128        MUXF8 (Prop_muxf8_I1_O)      0.094    43.334 f  cur_blk0/rgb_reg_reg[11]_i_241/O
                         net (fo=1, routed)           1.063    44.398    cur_blk0/rgb_reg_reg[11]_i_241_n_1
    SLICE_X31Y123        LUT6 (Prop_lut6_I1_O)        0.316    44.714 f  cur_blk0/rgb_reg[11]_i_104/O
                         net (fo=2, routed)           2.389    47.103    display0/vs0/rgb_reg[11]_i_16_2
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.227 f  display0/vs0/rgb_reg[11]_i_49/O
                         net (fo=1, routed)           1.169    48.396    display0/vs0/rgb_reg[11]_i_49_n_1
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.124    48.520 r  display0/vs0/rgb_reg[11]_i_18/O
                         net (fo=13, routed)          2.962    51.482    display0/vs0/rgb_reg[11]_i_18_n_1
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.124    51.606 r  display0/vs0/rgb_reg[11]_i_7/O
                         net (fo=1, routed)           0.306    51.912    display0/vs0/rgb_reg[11]_i_7_n_1
    SLICE_X6Y48          LUT6 (Prop_lut6_I1_O)        0.124    52.036 r  display0/vs0/rgb_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    52.036    display0/vs0_n_91
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.521     4.893    display0/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        52.025ns  (logic 12.629ns (24.275%)  route 39.396ns (75.725%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=4 LUT3=3 LUT4=4 LUT5=1 LUT6=9 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[3]_rep/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display0/vs0/h_count_reg_reg[3]_rep/Q
                         net (fo=99, routed)          2.794     3.312    display0/vs0/h_count_reg_reg[3]_rep_n_1
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.436 f  display0/vs0/rgb_reg[7]_i_42/O
                         net (fo=17, routed)          0.471     3.908    display0/vs0/rgb_reg[7]_i_42_n_1
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.150     4.058 r  display0/vs0/rgb_reg[7]_i_26/O
                         net (fo=31, routed)          1.680     5.738    display0/vs0/rgb_reg[7]_i_26_n_1
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.064 r  display0/vs0/rgb_reg[11]_i_4807/O
                         net (fo=53, routed)          1.686     7.750    display0/vs0/is_block3[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  display0/vs0/rgb_reg[11]_i_8934/O
                         net (fo=2, routed)           0.883     8.757    display0/vs0/rgb_reg[11]_i_8934_n_1
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  display0/vs0/rgb_reg_reg[11]_i_8409/CO[3]
                         net (fo=1, routed)           0.000     9.264    display0/vs0/rgb_reg_reg[11]_i_8409_n_1
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  display0/vs0/rgb_reg_reg[11]_i_7438/CO[3]
                         net (fo=1, routed)           0.001     9.379    display0/vs0/rgb_reg_reg[11]_i_7438_n_1
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.650 r  display0/vs0/rgb_reg_reg[11]_i_4812/CO[0]
                         net (fo=30, routed)          0.790    10.440    display0/vs0/rgb_reg_reg[11]_i_4812_n_4
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    11.297 r  display0/vs0/rgb_reg_reg[11]_i_4813/CO[2]
                         net (fo=3, routed)           0.753    12.050    display0/vs0/rgb_reg_reg[11]_i_4813_n_2
    SLICE_X50Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    12.844 r  display0/vs0/rgb_reg_reg[11]_i_7367/CO[2]
                         net (fo=4, routed)           0.760    13.603    display0/vs0/rgb_reg_reg[11]_i_7367_n_2
    SLICE_X43Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.381 f  display0/vs0/rgb_reg_reg[11]_i_7368/CO[2]
                         net (fo=38, routed)          0.801    15.183    display0/vs0/rgb_reg_reg[11]_i_7368_n_2
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.313    15.496 r  display0/vs0/rgb_reg[11]_i_8295/O
                         net (fo=10, routed)          1.450    16.946    display0/vs0/rgb_reg[11]_i_8295_n_1
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  display0/vs0/rgb_reg[11]_i_8892/O
                         net (fo=1, routed)           0.000    17.070    display0/vs0/rgb_reg[11]_i_8892_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  display0/vs0/rgb_reg_reg[11]_i_8366/CO[3]
                         net (fo=1, routed)           0.000    17.620    display0/vs0/rgb_reg_reg[11]_i_8366_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  display0/vs0/rgb_reg_reg[11]_i_7387/CO[3]
                         net (fo=1, routed)           0.000    17.734    display0/vs0/rgb_reg_reg[11]_i_7387_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  display0/vs0/rgb_reg_reg[11]_i_4762/CO[3]
                         net (fo=1, routed)           0.000    17.848    display0/vs0/rgb_reg_reg[11]_i_4762_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.070 r  display0/vs0/rgb_reg_reg[11]_i_4761/O[0]
                         net (fo=3, routed)           0.871    18.941    display0/vs0/rgb_reg_reg[11]_i_4761_n_8
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.299    19.240 r  display0/vs0/rgb_reg[11]_i_2142/O
                         net (fo=1, routed)           0.000    19.240    display0/vs0/rgb_reg[11]_i_2142_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.790 r  display0/vs0/rgb_reg_reg[11]_i_988/CO[3]
                         net (fo=1, routed)           0.000    19.790    display0/vs0/rgb_reg_reg[11]_i_988_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.012 f  display0/vs0/rgb_reg_reg[11]_i_989/O[0]
                         net (fo=7, routed)           1.322    21.334    display0/vs0/rgb_reg_reg[11]_i_989_n_8
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.327    21.661 r  display0/vs0/rgb_reg[11]_i_533/O
                         net (fo=2, routed)           0.810    22.471    display0/vs0/rgb_reg[11]_i_533_n_1
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.348    22.819 r  display0/vs0/rgb_reg[11]_i_537/O
                         net (fo=1, routed)           0.000    22.819    display0/vs0/rgb_reg[11]_i_537_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.425 r  display0/vs0/rgb_reg_reg[11]_i_273/O[3]
                         net (fo=11, routed)          1.634    25.059    display0/vs0/rgb_reg_reg[11]_i_273_n_5
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.306    25.365 r  display0/vs0/rgb_reg[11]_i_543/O
                         net (fo=1, routed)           0.000    25.365    display0/vs0/rgb_reg[11]_i_543_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.766 r  display0/vs0/rgb_reg_reg[11]_i_274/CO[3]
                         net (fo=10, routed)          1.619    27.384    display0/vs0/rgb_reg_reg[11]_i_274_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.152    27.536 r  display0/vs0/rgb_reg[11]_i_276/O
                         net (fo=2, routed)           0.617    28.153    display0/vs0/rgb_reg[11]_i_276_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    28.479 r  display0/vs0/rgb_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    28.479    display0/vs0/rgb_reg[11]_i_527_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.726 f  display0/vs0/rgb_reg_reg[11]_i_271/O[0]
                         net (fo=3, routed)           0.997    29.723    display0/vs0/which_block0[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.299    30.022 r  display0/vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.000    30.022    display0/vs0/rgb_reg[11]_i_117_n_1
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.665 r  display0/vs0/rgb_reg_reg[11]_i_43/O[3]
                         net (fo=29, routed)          2.231    32.896    display0/vs0/O[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.335    33.231 r  display0/vs0/rgb_reg[11]_i_580/O
                         net (fo=4, routed)           0.674    33.904    display0/vs0/rgb_reg[11]_i_580_n_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.326    34.230 r  display0/vs0/rgb_reg[11]_i_304/O
                         net (fo=148, routed)         8.674    42.904    cur_blk0/rgb_reg[11]_i_263
    SLICE_X37Y128        LUT6 (Prop_lut6_I2_O)        0.124    43.028 f  cur_blk0/rgb_reg[11]_i_780/O
                         net (fo=1, routed)           0.000    43.028    cur_blk0/rgb_reg[11]_i_780_n_1
    SLICE_X37Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    43.240 f  cur_blk0/rgb_reg_reg[11]_i_442/O
                         net (fo=1, routed)           0.000    43.240    cur_blk0/rgb_reg_reg[11]_i_442_n_1
    SLICE_X37Y128        MUXF8 (Prop_muxf8_I1_O)      0.094    43.334 f  cur_blk0/rgb_reg_reg[11]_i_241/O
                         net (fo=1, routed)           1.063    44.398    cur_blk0/rgb_reg_reg[11]_i_241_n_1
    SLICE_X31Y123        LUT6 (Prop_lut6_I1_O)        0.316    44.714 f  cur_blk0/rgb_reg[11]_i_104/O
                         net (fo=2, routed)           2.389    47.103    display0/vs0/rgb_reg[11]_i_16_2
    SLICE_X34Y76         LUT6 (Prop_lut6_I5_O)        0.124    47.227 f  display0/vs0/rgb_reg[11]_i_49/O
                         net (fo=1, routed)           1.169    48.396    display0/vs0/rgb_reg[11]_i_49_n_1
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.124    48.520 r  display0/vs0/rgb_reg[11]_i_18/O
                         net (fo=13, routed)          2.821    51.341    display0/vs0/rgb_reg[11]_i_18_n_1
    SLICE_X7Y48          LUT6 (Prop_lut6_I3_O)        0.124    51.465 r  display0/vs0/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.436    51.901    display0/vs0/rgb_reg[2]_i_2_n_1
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124    52.025 r  display0/vs0/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    52.025    display0/vs0_n_84
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.521     4.893    display0/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[2]/C

Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        51.982ns  (logic 12.881ns (24.780%)  route 39.101ns (75.220%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=4 LUT3=3 LUT4=4 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[3]_rep/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display0/vs0/h_count_reg_reg[3]_rep/Q
                         net (fo=99, routed)          2.794     3.312    display0/vs0/h_count_reg_reg[3]_rep_n_1
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.436 f  display0/vs0/rgb_reg[7]_i_42/O
                         net (fo=17, routed)          0.471     3.908    display0/vs0/rgb_reg[7]_i_42_n_1
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.150     4.058 r  display0/vs0/rgb_reg[7]_i_26/O
                         net (fo=31, routed)          1.680     5.738    display0/vs0/rgb_reg[7]_i_26_n_1
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.064 r  display0/vs0/rgb_reg[11]_i_4807/O
                         net (fo=53, routed)          1.686     7.750    display0/vs0/is_block3[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  display0/vs0/rgb_reg[11]_i_8934/O
                         net (fo=2, routed)           0.883     8.757    display0/vs0/rgb_reg[11]_i_8934_n_1
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  display0/vs0/rgb_reg_reg[11]_i_8409/CO[3]
                         net (fo=1, routed)           0.000     9.264    display0/vs0/rgb_reg_reg[11]_i_8409_n_1
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  display0/vs0/rgb_reg_reg[11]_i_7438/CO[3]
                         net (fo=1, routed)           0.001     9.379    display0/vs0/rgb_reg_reg[11]_i_7438_n_1
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.650 r  display0/vs0/rgb_reg_reg[11]_i_4812/CO[0]
                         net (fo=30, routed)          0.790    10.440    display0/vs0/rgb_reg_reg[11]_i_4812_n_4
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    11.297 r  display0/vs0/rgb_reg_reg[11]_i_4813/CO[2]
                         net (fo=3, routed)           0.753    12.050    display0/vs0/rgb_reg_reg[11]_i_4813_n_2
    SLICE_X50Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    12.844 r  display0/vs0/rgb_reg_reg[11]_i_7367/CO[2]
                         net (fo=4, routed)           0.760    13.603    display0/vs0/rgb_reg_reg[11]_i_7367_n_2
    SLICE_X43Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.381 f  display0/vs0/rgb_reg_reg[11]_i_7368/CO[2]
                         net (fo=38, routed)          0.801    15.183    display0/vs0/rgb_reg_reg[11]_i_7368_n_2
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.313    15.496 r  display0/vs0/rgb_reg[11]_i_8295/O
                         net (fo=10, routed)          1.450    16.946    display0/vs0/rgb_reg[11]_i_8295_n_1
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  display0/vs0/rgb_reg[11]_i_8892/O
                         net (fo=1, routed)           0.000    17.070    display0/vs0/rgb_reg[11]_i_8892_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  display0/vs0/rgb_reg_reg[11]_i_8366/CO[3]
                         net (fo=1, routed)           0.000    17.620    display0/vs0/rgb_reg_reg[11]_i_8366_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  display0/vs0/rgb_reg_reg[11]_i_7387/CO[3]
                         net (fo=1, routed)           0.000    17.734    display0/vs0/rgb_reg_reg[11]_i_7387_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  display0/vs0/rgb_reg_reg[11]_i_4762/CO[3]
                         net (fo=1, routed)           0.000    17.848    display0/vs0/rgb_reg_reg[11]_i_4762_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.070 r  display0/vs0/rgb_reg_reg[11]_i_4761/O[0]
                         net (fo=3, routed)           0.871    18.941    display0/vs0/rgb_reg_reg[11]_i_4761_n_8
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.299    19.240 r  display0/vs0/rgb_reg[11]_i_2142/O
                         net (fo=1, routed)           0.000    19.240    display0/vs0/rgb_reg[11]_i_2142_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.790 r  display0/vs0/rgb_reg_reg[11]_i_988/CO[3]
                         net (fo=1, routed)           0.000    19.790    display0/vs0/rgb_reg_reg[11]_i_988_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.012 f  display0/vs0/rgb_reg_reg[11]_i_989/O[0]
                         net (fo=7, routed)           1.322    21.334    display0/vs0/rgb_reg_reg[11]_i_989_n_8
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.327    21.661 r  display0/vs0/rgb_reg[11]_i_533/O
                         net (fo=2, routed)           0.810    22.471    display0/vs0/rgb_reg[11]_i_533_n_1
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.348    22.819 r  display0/vs0/rgb_reg[11]_i_537/O
                         net (fo=1, routed)           0.000    22.819    display0/vs0/rgb_reg[11]_i_537_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.425 r  display0/vs0/rgb_reg_reg[11]_i_273/O[3]
                         net (fo=11, routed)          1.634    25.059    display0/vs0/rgb_reg_reg[11]_i_273_n_5
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.306    25.365 r  display0/vs0/rgb_reg[11]_i_543/O
                         net (fo=1, routed)           0.000    25.365    display0/vs0/rgb_reg[11]_i_543_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.766 r  display0/vs0/rgb_reg_reg[11]_i_274/CO[3]
                         net (fo=10, routed)          1.619    27.384    display0/vs0/rgb_reg_reg[11]_i_274_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.152    27.536 r  display0/vs0/rgb_reg[11]_i_276/O
                         net (fo=2, routed)           0.617    28.153    display0/vs0/rgb_reg[11]_i_276_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    28.479 r  display0/vs0/rgb_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    28.479    display0/vs0/rgb_reg[11]_i_527_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.726 f  display0/vs0/rgb_reg_reg[11]_i_271/O[0]
                         net (fo=3, routed)           0.997    29.723    display0/vs0/which_block0[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.299    30.022 r  display0/vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.000    30.022    display0/vs0/rgb_reg[11]_i_117_n_1
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.665 r  display0/vs0/rgb_reg_reg[11]_i_43/O[3]
                         net (fo=29, routed)          2.231    32.896    display0/vs0/O[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.335    33.231 r  display0/vs0/rgb_reg[11]_i_580/O
                         net (fo=4, routed)           0.674    33.904    display0/vs0/rgb_reg[11]_i_580_n_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.326    34.230 r  display0/vs0/rgb_reg[11]_i_304/O
                         net (fo=148, routed)         8.674    42.904    cur_blk0/rgb_reg[11]_i_263
    SLICE_X37Y128        LUT6 (Prop_lut6_I2_O)        0.124    43.028 f  cur_blk0/rgb_reg[11]_i_780/O
                         net (fo=1, routed)           0.000    43.028    cur_blk0/rgb_reg[11]_i_780_n_1
    SLICE_X37Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    43.240 f  cur_blk0/rgb_reg_reg[11]_i_442/O
                         net (fo=1, routed)           0.000    43.240    cur_blk0/rgb_reg_reg[11]_i_442_n_1
    SLICE_X37Y128        MUXF8 (Prop_muxf8_I1_O)      0.094    43.334 f  cur_blk0/rgb_reg_reg[11]_i_241/O
                         net (fo=1, routed)           1.063    44.398    cur_blk0/rgb_reg_reg[11]_i_241_n_1
    SLICE_X31Y123        LUT6 (Prop_lut6_I1_O)        0.316    44.714 f  cur_blk0/rgb_reg[11]_i_104/O
                         net (fo=2, routed)           2.519    47.233    display0/vs0/rgb_reg[11]_i_16_2
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.124    47.357 f  display0/vs0/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           1.124    48.481    display0/vs0/rgb_reg[11]_i_40_n_1
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    48.605 f  display0/vs0/rgb_reg[11]_i_16/O
                         net (fo=14, routed)          2.591    51.196    display0/vs0/rgb_reg[11]_i_44_0
    SLICE_X6Y46          LUT5 (Prop_lut5_I1_O)        0.152    51.348 r  display0/vs0/rgb_reg[6]_i_2/O
                         net (fo=1, routed)           0.286    51.634    display0/vs0/rgb_reg[6]_i_2_n_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.348    51.982 r  display0/vs0/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    51.982    display0/vs0_n_87
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.520     4.892    display0/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[3]_rep/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        51.946ns  (logic 12.629ns (24.312%)  route 39.317ns (75.688%))
  Logic Levels:           40  (CARRY4=16 FDRE=1 LUT2=4 LUT3=3 LUT4=4 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[3]_rep/C
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display0/vs0/h_count_reg_reg[3]_rep/Q
                         net (fo=99, routed)          2.794     3.312    display0/vs0/h_count_reg_reg[3]_rep_n_1
    SLICE_X57Y55         LUT6 (Prop_lut6_I5_O)        0.124     3.436 f  display0/vs0/rgb_reg[7]_i_42/O
                         net (fo=17, routed)          0.471     3.908    display0/vs0/rgb_reg[7]_i_42_n_1
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.150     4.058 r  display0/vs0/rgb_reg[7]_i_26/O
                         net (fo=31, routed)          1.680     5.738    display0/vs0/rgb_reg[7]_i_26_n_1
    SLICE_X49Y51         LUT2 (Prop_lut2_I1_O)        0.326     6.064 r  display0/vs0/rgb_reg[11]_i_4807/O
                         net (fo=53, routed)          1.686     7.750    display0/vs0/is_block3[7]
    SLICE_X57Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.874 r  display0/vs0/rgb_reg[11]_i_8934/O
                         net (fo=2, routed)           0.883     8.757    display0/vs0/rgb_reg[11]_i_8934_n_1
    SLICE_X49Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.264 r  display0/vs0/rgb_reg_reg[11]_i_8409/CO[3]
                         net (fo=1, routed)           0.000     9.264    display0/vs0/rgb_reg_reg[11]_i_8409_n_1
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  display0/vs0/rgb_reg_reg[11]_i_7438/CO[3]
                         net (fo=1, routed)           0.001     9.379    display0/vs0/rgb_reg_reg[11]_i_7438_n_1
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.650 r  display0/vs0/rgb_reg_reg[11]_i_4812/CO[0]
                         net (fo=30, routed)          0.790    10.440    display0/vs0/rgb_reg_reg[11]_i_4812_n_4
    SLICE_X46Y57         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.857    11.297 r  display0/vs0/rgb_reg_reg[11]_i_4813/CO[2]
                         net (fo=3, routed)           0.753    12.050    display0/vs0/rgb_reg_reg[11]_i_4813_n_2
    SLICE_X50Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.794    12.844 r  display0/vs0/rgb_reg_reg[11]_i_7367/CO[2]
                         net (fo=4, routed)           0.760    13.603    display0/vs0/rgb_reg_reg[11]_i_7367_n_2
    SLICE_X43Y55         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.778    14.381 f  display0/vs0/rgb_reg_reg[11]_i_7368/CO[2]
                         net (fo=38, routed)          0.801    15.183    display0/vs0/rgb_reg_reg[11]_i_7368_n_2
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.313    15.496 r  display0/vs0/rgb_reg[11]_i_8295/O
                         net (fo=10, routed)          1.450    16.946    display0/vs0/rgb_reg[11]_i_8295_n_1
    SLICE_X44Y57         LUT4 (Prop_lut4_I0_O)        0.124    17.070 r  display0/vs0/rgb_reg[11]_i_8892/O
                         net (fo=1, routed)           0.000    17.070    display0/vs0/rgb_reg[11]_i_8892_n_1
    SLICE_X44Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.620 r  display0/vs0/rgb_reg_reg[11]_i_8366/CO[3]
                         net (fo=1, routed)           0.000    17.620    display0/vs0/rgb_reg_reg[11]_i_8366_n_1
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.734 r  display0/vs0/rgb_reg_reg[11]_i_7387/CO[3]
                         net (fo=1, routed)           0.000    17.734    display0/vs0/rgb_reg_reg[11]_i_7387_n_1
    SLICE_X44Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.848 r  display0/vs0/rgb_reg_reg[11]_i_4762/CO[3]
                         net (fo=1, routed)           0.000    17.848    display0/vs0/rgb_reg_reg[11]_i_4762_n_1
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.070 r  display0/vs0/rgb_reg_reg[11]_i_4761/O[0]
                         net (fo=3, routed)           0.871    18.941    display0/vs0/rgb_reg_reg[11]_i_4761_n_8
    SLICE_X45Y60         LUT4 (Prop_lut4_I0_O)        0.299    19.240 r  display0/vs0/rgb_reg[11]_i_2142/O
                         net (fo=1, routed)           0.000    19.240    display0/vs0/rgb_reg[11]_i_2142_n_1
    SLICE_X45Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.790 r  display0/vs0/rgb_reg_reg[11]_i_988/CO[3]
                         net (fo=1, routed)           0.000    19.790    display0/vs0/rgb_reg_reg[11]_i_988_n_1
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.012 f  display0/vs0/rgb_reg_reg[11]_i_989/O[0]
                         net (fo=7, routed)           1.322    21.334    display0/vs0/rgb_reg_reg[11]_i_989_n_8
    SLICE_X46Y59         LUT3 (Prop_lut3_I1_O)        0.327    21.661 r  display0/vs0/rgb_reg[11]_i_533/O
                         net (fo=2, routed)           0.810    22.471    display0/vs0/rgb_reg[11]_i_533_n_1
    SLICE_X47Y60         LUT4 (Prop_lut4_I0_O)        0.348    22.819 r  display0/vs0/rgb_reg[11]_i_537/O
                         net (fo=1, routed)           0.000    22.819    display0/vs0/rgb_reg[11]_i_537_n_1
    SLICE_X47Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    23.425 r  display0/vs0/rgb_reg_reg[11]_i_273/O[3]
                         net (fo=11, routed)          1.634    25.059    display0/vs0/rgb_reg_reg[11]_i_273_n_5
    SLICE_X41Y62         LUT3 (Prop_lut3_I2_O)        0.306    25.365 r  display0/vs0/rgb_reg[11]_i_543/O
                         net (fo=1, routed)           0.000    25.365    display0/vs0/rgb_reg[11]_i_543_n_1
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.766 r  display0/vs0/rgb_reg_reg[11]_i_274/CO[3]
                         net (fo=10, routed)          1.619    27.384    display0/vs0/rgb_reg_reg[11]_i_274_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.152    27.536 r  display0/vs0/rgb_reg[11]_i_276/O
                         net (fo=2, routed)           0.617    28.153    display0/vs0/rgb_reg[11]_i_276_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I1_O)        0.326    28.479 r  display0/vs0/rgb_reg[11]_i_527/O
                         net (fo=1, routed)           0.000    28.479    display0/vs0/rgb_reg[11]_i_527_n_1
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    28.726 f  display0/vs0/rgb_reg_reg[11]_i_271/O[0]
                         net (fo=3, routed)           0.997    29.723    display0/vs0/which_block0[1]
    SLICE_X38Y62         LUT2 (Prop_lut2_I0_O)        0.299    30.022 r  display0/vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.000    30.022    display0/vs0/rgb_reg[11]_i_117_n_1
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    30.665 r  display0/vs0/rgb_reg_reg[11]_i_43/O[3]
                         net (fo=29, routed)          2.231    32.896    display0/vs0/O[3]
    SLICE_X37Y77         LUT4 (Prop_lut4_I0_O)        0.335    33.231 r  display0/vs0/rgb_reg[11]_i_580/O
                         net (fo=4, routed)           0.674    33.904    display0/vs0/rgb_reg[11]_i_580_n_1
    SLICE_X37Y76         LUT5 (Prop_lut5_I0_O)        0.326    34.230 r  display0/vs0/rgb_reg[11]_i_304/O
                         net (fo=148, routed)         8.674    42.904    cur_blk0/rgb_reg[11]_i_263
    SLICE_X37Y128        LUT6 (Prop_lut6_I2_O)        0.124    43.028 r  cur_blk0/rgb_reg[11]_i_780/O
                         net (fo=1, routed)           0.000    43.028    cur_blk0/rgb_reg[11]_i_780_n_1
    SLICE_X37Y128        MUXF7 (Prop_muxf7_I0_O)      0.212    43.240 r  cur_blk0/rgb_reg_reg[11]_i_442/O
                         net (fo=1, routed)           0.000    43.240    cur_blk0/rgb_reg_reg[11]_i_442_n_1
    SLICE_X37Y128        MUXF8 (Prop_muxf8_I1_O)      0.094    43.334 r  cur_blk0/rgb_reg_reg[11]_i_241/O
                         net (fo=1, routed)           1.063    44.398    cur_blk0/rgb_reg_reg[11]_i_241_n_1
    SLICE_X31Y123        LUT6 (Prop_lut6_I1_O)        0.316    44.714 r  cur_blk0/rgb_reg[11]_i_104/O
                         net (fo=2, routed)           2.519    47.233    display0/vs0/rgb_reg[11]_i_16_2
    SLICE_X35Y77         LUT5 (Prop_lut5_I0_O)        0.124    47.357 r  display0/vs0/rgb_reg[11]_i_40/O
                         net (fo=2, routed)           1.124    48.481    display0/vs0/rgb_reg[11]_i_40_n_1
    SLICE_X35Y74         LUT6 (Prop_lut6_I1_O)        0.124    48.605 r  display0/vs0/rgb_reg[11]_i_16/O
                         net (fo=14, routed)          2.499    51.105    display0/vs0/rgb_reg[11]_i_44_0
    SLICE_X2Y47          LUT5 (Prop_lut5_I2_O)        0.124    51.229 r  display0/vs0/rgb_reg[10]_i_3/O
                         net (fo=1, routed)           0.593    51.822    display0/vs0/rgb_reg[10]_i_3_n_1
    SLICE_X4Y47          LUT6 (Prop_lut6_I1_O)        0.124    51.946 r  display0/vs0/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    51.946    display0/vs0_n_90
    SLICE_X4Y47          FDRE                                         r  display0/rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.521     4.893    display0/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  display0/rgb_reg_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/pixel_addr_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.434%)  route 0.358ns (68.566%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[2]/C
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display0/vs0/h_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.358     0.522    display0/pixel_x[2]
    SLICE_X40Y39         FDRE                                         r  display0/pixel_addr_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.833     1.991    display0/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  display0/pixel_addr_reg[1]_rep/C

Slack:                    inf
  Source:                 display0/vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.207ns (27.077%)  route 0.557ns (72.923%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  display0/vs0/mod2_reg_reg/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display0/vs0/mod2_reg_reg/Q
                         net (fo=29, routed)          0.177     0.341    display0/vs0/pixel_tick
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  display0/vs0/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.381     0.764    display0/vs0_n_92
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.866     2.024    display0/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 display0/vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.207ns (27.077%)  route 0.557ns (72.923%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  display0/vs0/mod2_reg_reg/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display0/vs0/mod2_reg_reg/Q
                         net (fo=29, routed)          0.177     0.341    display0/vs0/pixel_tick
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  display0/vs0/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.381     0.764    display0/vs0_n_92
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.866     2.024    display0/clk_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  display0/rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 display0/vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.207ns (26.252%)  route 0.582ns (73.748%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  display0/vs0/mod2_reg_reg/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display0/vs0/mod2_reg_reg/Q
                         net (fo=29, routed)          0.177     0.341    display0/vs0/pixel_tick
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  display0/vs0/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.405     0.789    display0/vs0_n_92
    SLICE_X2Y46          FDRE                                         r  display0/rgb_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.868     2.026    display0/clk_IBUF_BUFG
    SLICE_X2Y46          FDRE                                         r  display0/rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 display0/vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.207ns (25.679%)  route 0.599ns (74.321%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  display0/vs0/mod2_reg_reg/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display0/vs0/mod2_reg_reg/Q
                         net (fo=29, routed)          0.177     0.341    display0/vs0/pixel_tick
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  display0/vs0/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.422     0.806    display0/vs0_n_92
    SLICE_X4Y46          FDRE                                         r  display0/rgb_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.866     2.024    display0/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  display0/rgb_reg_reg[4]/C

Slack:                    inf
  Source:                 display0/vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.207ns (25.547%)  route 0.603ns (74.453%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  display0/vs0/mod2_reg_reg/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display0/vs0/mod2_reg_reg/Q
                         net (fo=29, routed)          0.177     0.341    display0/vs0/pixel_tick
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  display0/vs0/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.427     0.810    display0/vs0_n_92
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     2.025    display0/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 display0/vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.810ns  (logic 0.207ns (25.547%)  route 0.603ns (74.453%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  display0/vs0/mod2_reg_reg/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display0/vs0/mod2_reg_reg/Q
                         net (fo=29, routed)          0.177     0.341    display0/vs0/pixel_tick
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  display0/vs0/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.427     0.810    display0/vs0_n_92
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     2.025    display0/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  display0/rgb_reg_reg[2]/C

Slack:                    inf
  Source:                 display0/vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.207ns (24.544%)  route 0.636ns (75.456%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  display0/vs0/mod2_reg_reg/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display0/vs0/mod2_reg_reg/Q
                         net (fo=29, routed)          0.177     0.341    display0/vs0/pixel_tick
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  display0/vs0/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.460     0.843    display0/vs0_n_92
    SLICE_X2Y47          FDRE                                         r  display0/rgb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.869     2.027    display0/clk_IBUF_BUFG
    SLICE_X2Y47          FDRE                                         r  display0/rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 display0/vs0/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/pixel_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.164ns (19.423%)  route 0.680ns (80.577%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE                         0.000     0.000 r  display0/vs0/h_count_reg_reg[2]/C
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display0/vs0/h_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.680     0.844    display0/pixel_x[2]
    SLICE_X31Y39         FDRE                                         r  display0/pixel_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.990    display0/clk_IBUF_BUFG
    SLICE_X31Y39         FDRE                                         r  display0/pixel_addr_reg[1]/C

Slack:                    inf
  Source:                 display0/vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            display0/rgb_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.207ns (24.136%)  route 0.651ns (75.864%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE                         0.000     0.000 r  display0/vs0/mod2_reg_reg/C
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display0/vs0/mod2_reg_reg/Q
                         net (fo=29, routed)          0.177     0.341    display0/vs0/pixel_tick
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.043     0.384 r  display0/vs0/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          0.474     0.858    display0/vs0_n_92
    SLICE_X4Y47          FDRE                                         r  display0/rgb_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.867     2.025    display0/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  display0/rgb_reg_reg[10]/C





