

* Design Signoff and Simulation: for Custom Design, Timing Closure & Signoff Platform, Circuit Simulation Methodology & Advanced Solution Development
* Design Environment: User-friendly, 1-click operation(Seamless Platform), AI/ML based design, Verification and Analysis

## Memory Design Flow and Difficulties

Memory Architecture: Cell-oriented Architecture, APP-focused, High-speed IO, Peripheral Control Logic
Custom Design Flow: Tr.-level Custom Design, Pitched-layout, Manual-placement & semi Auto-routing, Tr.-level Signoff
Design Coverage: Knowledge/ experience-based Dynamic Verification, Productivity and Signoff
Process & Design parallel development: many Iteration for Design Optimization

* DRAM Tr-level Design:

1. Design Specification
2. Block-level Design (Tr.-level Custom Layout)
	1. Schematic
	2. Pre-layout Simulation
	3. Unit-level Layout
	4. Unit-level Verification
3. Top-level Physical Design
	1. Physical Layout
	2. Physical Verification
	3. Parasitic Extraction
4. Verification
	1. Post-layout Simulation
5. Tape-Out


## Signoff Platform:
* Seamless Signoff Platform Development: Coverage & Runtime & User-freindly Feature
* Static Timing Analysis, SDC Generatino & Verification: NanoTime, PrimeTim, etc
* Tr-level Signoff & Criteria Developemnet: Pattern Recognition, Garbage Reduction and Coverage
* Product-based Inhouse Signoff Tool Development

Tr-level Signoff Methodology
* Inhouse Tool Development
* Check&Anayze Platform
* EDA-referenced 2-way Approach

* Static Signoff Tool
	* Driver Strength Check
	* Latch Strength Check
	* Static Coupling Noise Check
	* Power Error Check
	* Level Shifter Check
	* Power Gating Check
	* Clock Domain Check
	* Voltage Tracer
* Dynamic Signoff Tool
	* Waveform Analyzer
	* Timing Margin Analyzer
	* Dynamic Coupling Noise Check
	* Current Analyzer
	* Dynamic DC Path
	* Glitch and unknown Check
	* Latch Setup-Hold Check
	* Result Comparator

