\doxysection{USART\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___type_def}\index{USART\_TypeDef@{USART\_TypeDef}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ SR}
\item 
uint16\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ DR}
\item 
uint16\+\_\+t \textbf{ RESERVED1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ BRR}
\item 
uint16\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CR1}
\item 
uint16\+\_\+t \textbf{ RESERVED3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CR2}
\item 
uint16\+\_\+t \textbf{ RESERVED4}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ CR3}
\item 
uint16\+\_\+t \textbf{ RESERVED5}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t \textbf{ GTPR}
\item 
uint16\+\_\+t \textbf{ RESERVED6}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

\doxysubsection{Field Documentation}
\label{struct_u_s_a_r_t___type_def_af0ba3d82d524fddbe0fb3309788e2954} 
\index{USART\_TypeDef@{USART\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{BRR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t BRR}

USART Baud rate register, Address offset\+: 0x08 \label{struct_u_s_a_r_t___type_def_a61400ce239355b62aa25c95fcc18a5e1} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CR1}

USART Control register 1, Address offset\+: 0x0C \label{struct_u_s_a_r_t___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CR2}

USART Control register 2, Address offset\+: 0x10 \label{struct_u_s_a_r_t___type_def_a9651ce2df8eec57b9cab2f27f6dbf3e1} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{CR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t CR3}

USART Control register 3, Address offset\+: 0x14 \label{struct_u_s_a_r_t___type_def_a0a1acc0425516ff7969709d118b96a3b} 
\index{USART\_TypeDef@{USART\_TypeDef}!DR@{DR}}
\index{DR@{DR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{DR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t DR}

USART Data register, Address offset\+: 0x04 \label{struct_u_s_a_r_t___type_def_a26f8b74978e03c8a4c99c9395a6a524d} 
\index{USART\_TypeDef@{USART\_TypeDef}!GTPR@{GTPR}}
\index{GTPR@{GTPR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{GTPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t GTPR}

USART Guard time and prescaler register, Address offset\+: 0x18 \label{struct_u_s_a_r_t___type_def_a149feba01f9c4a49570c6d88619f504f} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED0}

Reserved, 0x02 ~\newline
 \label{struct_u_s_a_r_t___type_def_a8249a3955aace28d92109b391311eb30} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED1}

Reserved, 0x06 ~\newline
 \label{struct_u_s_a_r_t___type_def_a5573848497a716a9947fd87487709feb} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED2}

Reserved, 0x0A ~\newline
 \label{struct_u_s_a_r_t___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED3}

Reserved, 0x0E ~\newline
 \label{struct_u_s_a_r_t___type_def_aa0223808025f5bf9c056185038c9d545} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{RESERVED4}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED4}

Reserved, 0x12 ~\newline
 \label{struct_u_s_a_r_t___type_def_abd36010ac282682d1f3c641b183b1b6f} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{RESERVED5}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED5}

Reserved, 0x16 ~\newline
 \label{struct_u_s_a_r_t___type_def_aab502dde158ab7da8e7823d1f8a06edb} 
\index{USART\_TypeDef@{USART\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{RESERVED6}
{\footnotesize\ttfamily uint16\+\_\+t RESERVED6}

Reserved, 0x1A ~\newline
 \label{struct_u_s_a_r_t___type_def_a44962ea5442d203bf4954035d1bfeb9d} 
\index{USART\_TypeDef@{USART\_TypeDef}!SR@{SR}}
\index{SR@{SR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint16\+\_\+t SR}

USART Status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
