// Seed: 320286226
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    output supply1 id_2,
    output wor id_3,
    input uwire id_4,
    input tri1 id_5,
    input tri id_6,
    output wor id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri id_10,
    output tri id_11,
    input supply0 id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    input wire id_17,
    input tri1 id_18,
    output uwire id_19,
    input tri id_20,
    input tri id_21,
    input wor id_22,
    output tri0 id_23,
    input tri id_24,
    input tri1 id_25,
    input tri1 id_26,
    input wire id_27,
    output wor module_0,
    input wor id_29,
    output supply0 id_30,
    input wand id_31,
    output wor id_32,
    output tri1 id_33,
    input tri1 id_34,
    output wand id_35,
    input tri0 id_36
);
  assign id_2 = id_29;
  wire id_38;
  logic ["" : -1 'b0] id_39;
endmodule
module module_1 #(
    parameter id_8 = 32'd23
) (
    output wire id_0,
    input wire id_1,
    output tri id_2,
    input tri id_3,
    output supply1 id_4
    , id_12,
    input tri1 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri _id_8,
    input wand id_9,
    output supply0 id_10
);
  logic [id_8 : 1] id_13;
  ;
  assign id_6 = id_1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_7,
      id_4,
      id_5,
      id_3,
      id_3,
      id_6,
      id_1,
      id_1,
      id_0,
      id_10,
      id_1,
      id_1,
      id_3,
      id_9,
      id_4,
      id_5,
      id_1,
      id_10,
      id_1,
      id_1,
      id_3,
      id_10,
      id_3,
      id_1,
      id_1,
      id_5,
      id_2,
      id_5,
      id_7,
      id_5,
      id_7,
      id_7,
      id_9,
      id_7,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire id_14;
  assign id_10 = -1 ? -1 : 1;
endmodule
