#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1682660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1683980 .scope module, "tb" "tb" 3 38;
 .timescale -12 -12;
L_0x1681af0 .functor NOT 1, L_0x16b8e80, C4<0>, C4<0>, C4<0>;
L_0x167eeb0 .functor XOR 1, L_0x16b8b40, L_0x16b8c00, C4<0>, C4<0>;
L_0x167e4a0 .functor XOR 1, L_0x167eeb0, L_0x16b8cd0, C4<0>, C4<0>;
v0x16b7b10_0 .net "L", 0 0, v0x16b6050_0;  1 drivers
v0x16b7c60_0 .net "Q_dut", 0 0, v0x16b73e0_0;  1 drivers
v0x16b7d20_0 .net "Q_ref", 0 0, v0x1681e00_0;  1 drivers
v0x16b7df0_0 .net *"_ivl_10", 0 0, L_0x16b8cd0;  1 drivers
v0x16b7e90_0 .net *"_ivl_12", 0 0, L_0x167e4a0;  1 drivers
v0x16b7f30_0 .net *"_ivl_2", 0 0, L_0x16b8a70;  1 drivers
v0x16b8010_0 .net *"_ivl_4", 0 0, L_0x16b8b40;  1 drivers
v0x16b80f0_0 .net *"_ivl_6", 0 0, L_0x16b8c00;  1 drivers
v0x16b81d0_0 .net *"_ivl_8", 0 0, L_0x167eeb0;  1 drivers
v0x16b8340_0 .var "clk", 0 0;
v0x16b8470_0 .net "q_in", 0 0, v0x16b61b0_0;  1 drivers
v0x16b85a0_0 .net "r_in", 0 0, v0x16b6280_0;  1 drivers
v0x16b86d0_0 .var/2u "stats1", 159 0;
v0x16b87b0_0 .var/2u "strobe", 0 0;
v0x16b8870_0 .net "tb_match", 0 0, L_0x16b8e80;  1 drivers
v0x16b8930_0 .net "tb_mismatch", 0 0, L_0x1681af0;  1 drivers
L_0x16b8a70 .concat [ 1 0 0 0], v0x1681e00_0;
L_0x16b8b40 .concat [ 1 0 0 0], v0x1681e00_0;
L_0x16b8c00 .concat [ 1 0 0 0], v0x16b73e0_0;
L_0x16b8cd0 .concat [ 1 0 0 0], v0x1681e00_0;
L_0x16b8e80 .cmp/eeq 1, L_0x16b8a70, L_0x167e4a0;
S_0x1683b10 .scope module, "good1" "reference_module" 3 81, 3 7 0, S_0x1683980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x1681d60_0 .net "L", 0 0, v0x16b6050_0;  alias, 1 drivers
v0x1681e00_0 .var "Q", 0 0;
v0x167efc0_0 .net "clk", 0 0, v0x16b8340_0;  1 drivers
v0x167e5b0_0 .net "q_in", 0 0, v0x16b61b0_0;  alias, 1 drivers
v0x167cb80_0 .net "r_in", 0 0, v0x16b6280_0;  alias, 1 drivers
E_0x16637d0 .event posedge, v0x167efc0_0;
S_0x16b5e30 .scope module, "stim1" "stimulus_gen" 3 75, 3 21 0, S_0x1683980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "L";
    .port_info 2 /OUTPUT 1 "r_in";
    .port_info 3 /OUTPUT 1 "q_in";
v0x16b6050_0 .var "L", 0 0;
v0x16b6110_0 .net "clk", 0 0, v0x16b8340_0;  alias, 1 drivers
v0x16b61b0_0 .var "q_in", 0 0;
v0x16b6280_0 .var "r_in", 0 0;
E_0x16610d0/0 .event negedge, v0x167efc0_0;
E_0x16610d0/1 .event posedge, v0x167efc0_0;
E_0x16610d0 .event/or E_0x16610d0/0, E_0x16610d0/1;
S_0x16b6380 .scope module, "top_module1" "top_module" 3 88, 4 33 0, S_0x1683980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "L";
    .port_info 2 /INPUT 1 "q_in";
    .port_info 3 /INPUT 1 "r_in";
    .port_info 4 /OUTPUT 1 "Q";
v0x16b7320_0 .net "L", 0 0, v0x16b6050_0;  alias, 1 drivers
v0x16b73e0_0 .var "Q", 0 0;
v0x16b74a0_0 .net "clk", 0 0, v0x16b8340_0;  alias, 1 drivers
v0x16b7540_0 .net "flipflop_out", 0 0, v0x16b69a0_0;  1 drivers
v0x16b7610_0 .net "mux_out", 0 0, v0x16b7170_0;  1 drivers
v0x16b7750_0 .net "q_in", 0 0, v0x16b61b0_0;  alias, 1 drivers
v0x16b77f0_0 .net "r_in", 0 0, v0x16b6280_0;  alias, 1 drivers
S_0x16b6640 .scope module, "flipflop_inst" "flipflop" 4 51, 4 1 0, S_0x16b6380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v0x16b68e0_0 .net "D", 0 0, v0x16b7170_0;  alias, 1 drivers
v0x16b69a0_0 .var "Q", 0 0;
v0x16b6a60_0 .net "clk", 0 0, v0x16b8340_0;  alias, 1 drivers
L_0x7f31940c0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x16b6b80_0 .net "reset", 0 0, L_0x7f31940c0018;  1 drivers
S_0x16b6ca0 .scope module, "mux_inst" "mux_2to1" 4 44, 4 17 0, S_0x16b6380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "I0";
    .port_info 2 /INPUT 1 "I1";
    .port_info 3 /OUTPUT 1 "O";
v0x16b6f50_0 .net "I0", 0 0, v0x16b61b0_0;  alias, 1 drivers
v0x16b7060_0 .net "I1", 0 0, v0x16b6280_0;  alias, 1 drivers
v0x16b7170_0 .var "O", 0 0;
v0x16b7210_0 .net "S", 0 0, v0x16b6050_0;  alias, 1 drivers
E_0x16636b0 .event anyedge, v0x1681d60_0, v0x167cb80_0, v0x167e5b0_0;
S_0x16b78f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1683980;
 .timescale -12 -12;
E_0x16749f0 .event anyedge, v0x16b87b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16b87b0_0;
    %nor/r;
    %assign/vec4 v0x16b87b0_0, 0;
    %wait E_0x16749f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16b5e30;
T_1 ;
    %wait E_0x16610d0;
    %vpi_func 3 29 "$random" 32 {0 0 0};
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x16b61b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16b6280_0, 0;
    %assign/vec4 v0x16b6050_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x16b5e30;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16637d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1683b10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1681e00_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x1683b10;
T_4 ;
    %wait E_0x16637d0;
    %load/vec4 v0x1681d60_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %load/vec4 v0x167cb80_0;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x167e5b0_0;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v0x1681e00_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16b6ca0;
T_5 ;
    %wait E_0x16636b0;
    %load/vec4 v0x16b7210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x16b7060_0;
    %store/vec4 v0x16b7170_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x16b6f50_0;
    %store/vec4 v0x16b7170_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x16b6640;
T_6 ;
    %wait E_0x16637d0;
    %load/vec4 v0x16b6b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x16b69a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x16b68e0_0;
    %assign/vec4 v0x16b69a0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x16b6380;
T_7 ;
    %wait E_0x16637d0;
    %load/vec4 v0x16b7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x16b77f0_0;
    %assign/vec4 v0x16b73e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x16b7540_0;
    %assign/vec4 v0x16b73e0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1683980;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b8340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16b87b0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1683980;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x16b8340_0;
    %inv;
    %store/vec4 v0x16b8340_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1683980;
T_10 ;
    %vpi_call/w 3 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 68 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16b6110_0, v0x16b8930_0, v0x16b8340_0, v0x16b7b10_0, v0x16b8470_0, v0x16b85a0_0, v0x16b7d20_0, v0x16b7c60_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1683980;
T_11 ;
    %load/vec4 v0x16b86d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x16b86d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16b86d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "Q" {0 0 0};
T_11.1 ;
    %load/vec4 v0x16b86d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16b86d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16b86d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16b86d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1683980;
T_12 ;
    %wait E_0x16610d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b86d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b86d0_0, 4, 32;
    %load/vec4 v0x16b8870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x16b86d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b86d0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16b86d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b86d0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x16b7d20_0;
    %load/vec4 v0x16b7d20_0;
    %load/vec4 v0x16b7c60_0;
    %xor;
    %load/vec4 v0x16b7d20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x16b86d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b86d0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x16b86d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16b86d0_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_muxdff/mt2015_muxdff_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/mt2015_muxdff/iter7/response0/top_module.sv";
