{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "#Note: Can add synthesis params (like use_dsp48) as 3rd series params"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "#HRR_mode: noHR only (1), noHR or SoE_HRR (2), SoE_HRR only (3), OTI (4)\n",
    "#N start: 1, 1, 2, 2\n",
    "#1: no HRR and NOEPS, 2 and 3: NOEPS given, HRR calculated, 4: HRR given, NOEPS calculated"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "importing Jupyter notebook from REGISTERED_Generator.ipynb\n",
      "importing Jupyter notebook from MatrixMatrixMultiply_OTI_V1_1.ipynb\n",
      "importing Jupyter notebook from OTItoSeries_V1_00.ipynb\n",
      "importing Jupyter notebook from MatrixMatrixMultiply_SoE_V1_1.ipynb\n",
      "importing Jupyter notebook from MatrixVectorMultiply_SoE_V2_5.ipynb\n",
      "importing Jupyter notebook from DotProduct_SoE_V4_5.ipynb\n",
      "importing Jupyter notebook from DotProduct_Systolic_V1_11.ipynb\n",
      "importing Jupyter notebook from DotProduct_noHR_M_V3_7.ipynb\n",
      "importing Jupyter notebook from RegisteredNto1Adder_V1_1.ipynb\n",
      "importing Jupyter notebook from DotProduct_noHR_C_V3_7.ipynb\n",
      "importing Jupyter notebook from AdderTree_ASm_V1_20.ipynb\n"
     ]
    }
   ],
   "source": [
    "import sys\n",
    "import math\n",
    "\n",
    "import import_ipynb\n",
    "from REGISTERED_Generator import REGISTERED_Gen\n",
    "\n",
    "from MatrixMatrixMultiply_OTI_V1_1 import MatrixMatrixMultiply_OTI\n",
    "# from MatrixMatrixMultiply_SoE_V1_1 import MatrixMatrixMultiply_SoE\n",
    "\n",
    "# from MatrixVectorMultiply_SoE_V2_5 import MatrixVectorMultiply_SoE\n",
    "# from DotProduct_SoE_V4_5 import DotProduct_SoE\n",
    "\n",
    "# from OTItoSeries_V1_00 import OTItoSeries"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "# # re_import after changes\n",
    "# del sys.modules['DotProduct_SoE_V4_5']\n",
    "# from DotProduct_SoE_V4_5 import DotProduct_SoE"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import subprocess"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def CEIL(a,b):\n",
    "    return (a+b-1)//b"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "#read-only globals: NoOfParameters, HRRmode, Print_To_File, Files_Location\n",
    "#writed globals: parameters_result\n",
    "def generate_params(i):\n",
    "    global NoOfRresults, NoOfRresultsT, NOEPS\n",
    "    if i==NoOfParameters:\n",
    "        NoOfRresults += 1\n",
    "        NoOfRresultsT += make_files()\n",
    "        return\n",
    "#     print(i,parameters[i])\n",
    "    param = parameters[i]\n",
    "    vals = parameter_values[param]\n",
    "    start = vals[0]\n",
    "    end = vals[1]\n",
    "    if param == \"N\":\n",
    "        for val in range(start,end+1):\n",
    "            parameters_result[param] = val\n",
    "            generate_params(i+1)\n",
    "    elif param in [\"M\",\"Q\"]:\n",
    "        for val in range(start,end+1):\n",
    "            parameters_result[param] = val\n",
    "            generate_params(i+1)\n",
    "    elif param == \"PR\":\n",
    "        for val in range(start,min(end,parameters_result['M'])+1):\n",
    "            parameters_result[\"PR\"] = val\n",
    "            generate_params(i+1)\n",
    "    elif param == \"PC\":\n",
    "        for val in range(start,min(end,parameters_result['Q'])+1):\n",
    "            parameters_result[\"PC\"] = val\n",
    "            generate_params(i+1)\n",
    "    elif param == \"HRR\":\n",
    "        for val in range(start,min(end,parameters_result['N'])+1):\n",
    "            parameters_result[\"HRR\"] = val\n",
    "            generate_params(i+1)\n",
    "    elif param == \"NOEPS\":\n",
    "        if HRRmode == 2:\n",
    "            endH = parameters_result[\"N\"]\n",
    "        elif HRRmode == 3:\n",
    "            endH = parameters_result[\"N\"]-1\n",
    "        for val in range(start,min(end,endH)+1):\n",
    "                parameters_result[\"NOEPS\"] = val\n",
    "                generate_params(i+1)\n",
    "    elif param == \"MAMCS\":\n",
    "        if HRRmode == 1:\n",
    "            NOEPS = parameters_result[\"N\"]\n",
    "        elif HRRmode in [2,3]:\n",
    "            NOEPS = parameters_result[\"NOEPS\"]\n",
    "        elif HRRmode == 4:\n",
    "            NOEPS = CEIL(parameters_result[\"N\"],parameters_result[\"HRR\"])\n",
    "        for val in range(start,min(end,NOEPS)+1):\n",
    "            parameters_result[\"MAMCS\"] = val\n",
    "            generate_params(i+1)\n",
    "    elif param == \"ADDER_SIZE\":\n",
    "        if parameters_result[\"MAMCS\"] == NOEPS:\n",
    "            parameters_result[\"ADDER_SIZE\"] = 0\n",
    "            generate_params(i+1)\n",
    "        else: #MAMCS < NOEPS\n",
    "            for val in range(start,min(end,CEIL(NOEPS,parameters_result[\"MAMCS\"]))+1):\n",
    "                parameters_result[\"ADDER_SIZE\"] = val\n",
    "                generate_params(i+1)\n",
    "    elif param == \"ENABLE_COLUMN_LATCH\":\n",
    "        if CEIL(parameters_result[\"M\"],parameters_result[\"PR\"]) == 1:\n",
    "            parameters_result[\"ENABLE_COLUMN_LATCH\"] = 0\n",
    "            generate_params(i+1)\n",
    "        else:\n",
    "            for val in range(start,end+1):\n",
    "                parameters_result[\"ENABLE_COLUMN_LATCH\"] = val\n",
    "                generate_params(i+1)\n",
    "    elif param == \"ENABLE_ROW_LATCH\":\n",
    "        if CEIL(parameters_result[\"Q\"],parameters_result[\"PC\"]) == 1:\n",
    "            parameters_result[\"ENABLE_ROW_LATCH\"] = 0\n",
    "            generate_params(i+1)\n",
    "        else:\n",
    "            for val in range(start,end+1):\n",
    "                parameters_result[\"ENABLE_ROW_LATCH\"] = val\n",
    "                generate_params(i+1)\n",
    "    elif param in [\"ENABLE_INPUT_LATCH\",\"ENABLE_OTI_OUTPUT_REGISTERS\"]:\n",
    "        for val in range(start,end+1):\n",
    "            parameters_result[param] = val\n",
    "            generate_params(i+1)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "def make_files():\n",
    "    global top, Current_Files_Location, NoOfVResults, modules\n",
    "    print(\"{}:\".format(NoOfRresults))\n",
    "    print(parameters_result)\n",
    "    modules = {}\n",
    "    top = function(parameters_result, Print_To_File, Files_Location, 1, modules)\n",
    "    print(modules)\n",
    "    print(top)\n",
    "    Current_Files_Location = Files_Location+top+\"/\"\n",
    "    REGISTERED_Gen(top, Print_To_File, Current_Files_Location)\n",
    "    make_prj()\n",
    "    make_tcl()\n",
    "    NoOfVResults = 0\n",
    "    NOVR = generate_verilog_params_and_syn_files(0)\n",
    "    print(\"no of Synthesis modes = {}\".format(NOVR))\n",
    "    print()\n",
    "    return NOVR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def make_prj():\n",
    "    with open(Current_Files_Location+top+\"_REGISTERED.prj\",\"w\") as prj_file:\n",
    "        print(\"verilog work \\\"\"+top+\"_REGISTERED.v\\\"\", file=prj_file)\n",
    "        for module in modules:\n",
    "            print(\"verilog work \\\"\"+module+\".v\\\"\", file=prj_file)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "def make_tcl():\n",
    "    if Print_To_File<=0:\n",
    "        tcl_file=sys.stdout\n",
    "    else:\n",
    "        tcl_file=open(Current_Files_Location+top+\".tcl\", 'w+')\n",
    "        \n",
    "    print(\"set myProject \\\"\"+top+\"\\\"\\n\", file=tcl_file)\n",
    "    \n",
    "    print(\"proc set_project_props {} {\", file=tcl_file)\n",
    "    print(\"\\tproject set family \\\"\"+family+\"\\\"\", file=tcl_file)\n",
    "    print(\"\\tproject set device \\\"\"+device+\"\\\"\", file=tcl_file)\n",
    "    print(\"\\tproject set package \\\"\"+package+\"\\\"\", file=tcl_file)\n",
    "    print(\"\\tproject set speed \\\"\"+speed_grade+\"\\\"\\n}\\n\", file=tcl_file)\n",
    "\n",
    "    print(\"proc add_source_files {} {\", file=tcl_file)\n",
    "    print(\"\\txfile add \\\"\"+top+\"_REGISTERED.v\\\"\", file=tcl_file)\n",
    "    for module in modules:\n",
    "        print(\"\\txfile add \\\"\"+module+\".v\\\"\", file=tcl_file)\n",
    "    print(\"\\t#Set the Top Module\", file=tcl_file)\n",
    "    print(\"\\tproject set top \\\"\"+top+\"_REGISTERED\\\"\\n}\\n\", file=tcl_file)\n",
    "    \n",
    "    print(\"\"\"set proj_exts [ list ise xise gise ]\n",
    "foreach ext $proj_exts {\n",
    "   set proj_name \"${myProject}.$ext\"\n",
    "   if { [ file exists $proj_name ] } { \n",
    "      file delete $proj_name\n",
    "   }\n",
    "}\n",
    "\n",
    "project new $myProject\n",
    "set_project_props\n",
    "add_source_files\n",
    "project close\"\"\", file=tcl_file)\n",
    "\n",
    "    if Print_To_File>0:\n",
    "        tcl_file.close()\n",
    "    \n",
    "    with open(Current_Files_Location+\"CreateProject.bat\",\"w\") as CPB_file:\n",
    "        print(\"xtclsh \"+top+\".tcl 2> TCLinfo.log\", file=CPB_file)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_verilog_params_and_syn_files(i):\n",
    "    global NoOfVResults\n",
    "    if i==NoOfVeilogParameters:\n",
    "        NoOfVResults += 1\n",
    "        #print(verilog_parameters_result)\n",
    "        #make diffferent synthesis settings\n",
    "        SynthesizeCommand = make_SYN()\n",
    "        make_TMPR()\n",
    "        \n",
    "#         resultS = subprocess.call(SynthesizeCommand, cwd=Current_Files_Location)\n",
    "#         print(VP_name_append+\" Synthesize Result: \", end='')\n",
    "#         if resultS==0:\n",
    "#             print(\"Successful (0)\")\n",
    "#         else:\n",
    "#             print(\"Unsuccessful ({})\".format(resultS))\n",
    "        \n",
    "        return\n",
    "    param = verilog_parameters[i]\n",
    "    vals = verilog_parameter_values[param]\n",
    "#     start = vals[0]\n",
    "#     end = vals[1]\n",
    "    if param in [\"IN_WIDTH\",\"INPUT_REG_DEPTH\",\"MULT_PIPE_DEPTH\"]:\n",
    "#         for val in range(start,end+1):\n",
    "        for val in vals:\n",
    "            verilog_parameters_result[param] = val\n",
    "            generate_verilog_params_and_syn_files(i+1)\n",
    "    return NoOfVResults"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "#current layout: spartan 6\n",
    "def make_SYN():\n",
    "    global VP_name_append, STMPR_file_name\n",
    "    if Print_To_File<=0:\n",
    "        xst_file=sys.stdout\n",
    "    else:\n",
    "        STMPR_file_name = top+\"_REGISTERED\"\n",
    "        VP_name_append = \"\"\n",
    "        for param in verilog_parameters:\n",
    "            VP_name_append += \"_{}\".format(verilog_parameters_result[param])\n",
    "        STMPR_file_name = STMPR_file_name+VP_name_append\n",
    "        xst_file=open(Current_Files_Location+STMPR_file_name+\".xst\", 'w+')\n",
    "        \n",
    "    print(\"\"\"set -tmpdir \"./\"\n",
    "set -xsthdpdir \"xst\"\n",
    "run\"\"\", file=xst_file)\n",
    "    print(\"-ifn \"+top+\"_REGISTERED.prj\", file=xst_file)\n",
    "    print(\"-ofn \"+top+\"_REGISTERED\", end='', file=xst_file)\n",
    "    for param in verilog_parameters:\n",
    "        print(\"_{}\".format(verilog_parameters_result[param]), end='', file=xst_file)\n",
    "    print(\"\\n-ofmt NGC\", file=xst_file)\n",
    "    print(\"-p \"+device+speed_grade+\"-\"+package, file=xst_file)\n",
    "    print(\"-top \"+top+\"_REGISTERED\", file=xst_file)\n",
    "    print(\"\"\"-opt_mode Speed\n",
    "-opt_level 1\n",
    "-power NO\n",
    "-iuc NO\n",
    "-keep_hierarchy No\n",
    "-netlist_hierarchy As_Optimized\n",
    "-rtlview Yes\n",
    "-glob_opt AllClockNets\n",
    "-read_cores YES\n",
    "-write_timing_constraints NO\n",
    "-cross_clock_analysis NO\n",
    "-hierarchy_separator /\n",
    "-bus_delimiter <>\n",
    "-case Maintain\n",
    "-slice_utilization_ratio 100\n",
    "-bram_utilization_ratio 100\n",
    "-dsp_utilization_ratio 100\n",
    "-lc Auto\n",
    "-reduce_control_sets Auto\n",
    "-fsm_extract YES -fsm_encoding Auto\n",
    "-safe_implementation No\n",
    "-fsm_style LUT\n",
    "-ram_extract Yes\n",
    "-ram_style Auto\n",
    "-rom_extract Yes\n",
    "-shreg_extract YES\n",
    "-rom_style Auto\n",
    "-auto_bram_packing NO\n",
    "-resource_sharing YES\n",
    "-async_to_sync NO\n",
    "-shreg_min_size 2\n",
    "-use_dsp48 Auto\n",
    "-iobuf YES\n",
    "-max_fanout 100000\n",
    "-bufg 16\n",
    "-register_duplication YES\n",
    "-register_balancing No\n",
    "-optimize_primitives NO\n",
    "-use_clock_enable Auto\n",
    "-use_sync_set Auto\n",
    "-use_sync_reset Auto\n",
    "-iob Auto\n",
    "-equivalent_register_removal YES\n",
    "-slice_utilization_ratio_maxmargin 5\"\"\", file=xst_file)\n",
    "    print(\"-generics {\", end='', file=xst_file)\n",
    "    for param in verilog_parameters:\n",
    "        print(param+\"={} \".format(verilog_parameters_result[param]), end='', file=xst_file)\n",
    "    print(\"}\", end='', file=xst_file)\n",
    "\n",
    "    if Print_To_File>0:\n",
    "        xst_file.close()\n",
    "    \n",
    "    with open(Current_Files_Location+\"Synthesize\"+VP_name_append+\".bat\",\"w\") as SYNB_file:\n",
    "        SynthesizeCommand = \"xst -intstyle silent -ifn \"+STMPR_file_name+\".xst -ofn \"+STMPR_file_name+\".syr\"\n",
    "        print(SynthesizeCommand, file=SYNB_file)\n",
    "        \n",
    "    return SynthesizeCommand"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def make_TMPR():\n",
    "    with open(Current_Files_Location+\"TMPR\"+VP_name_append+\".bat\",\"w\") as TMPRB_file:\n",
    "        #print(\"ngdbuild -intstyle silent -quiet -dd _ngo -nt timestamp -i -p \"+device+speed_grade+\"-\"+package+\" \"+STMPR_file_name+\".ngc \"+STMPR_file_name+\".ngd\", file=TMPRB_file)\n",
    "        print(\"ngdbuild -dd _ngo -nt timestamp -i -p \"+device+speed_grade+\"-\"+package+\" \"+STMPR_file_name+\".ngc \"+STMPR_file_name+\".ngd\", file=TMPRB_file)\n",
    "        print(\"map -intstyle silent -p \"+device+speed_grade+\"-\"+package+\" -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o \"+STMPR_file_name+\"_map.ncd \"+STMPR_file_name+\".ngd \"+STMPR_file_name+\".pcf\", file=TMPRB_file)\n",
    "        print(\"par -w -intstyle silent -ol high -mt off \"+STMPR_file_name+\"_map.ncd \"+STMPR_file_name+\".ncd \"+STMPR_file_name+\".pcf\", file=TMPRB_file)\n",
    "        print(\"trce -intstyle silent -v 3 -s 3 -n 3 -fastpaths -xml \"+STMPR_file_name+\".twx \"+STMPR_file_name+\".ncd -o \"+STMPR_file_name+\".twr \"+STMPR_file_name+\".pcf\", file=TMPRB_file)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "functions_list = []\n",
    "functions_names_list = []\n",
    "parameters_list = []\n",
    "HRR_mode_list = []\n",
    "\n",
    "verilog_parameters_list = []"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Functions Start"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "#MatrixMatrixMultiply_OTI\n",
    "\n",
    "functions_list.append(MatrixMatrixMultiply_OTI)\n",
    "functions_names_list.append(\"MatrixMatrixMultiply_OTI\")\n",
    "\n",
    "parameters_list.append([\"M\",\"N\",\"Q\",\"PR\",\"PC\",\"HRR\",\"MAMCS\",\"ADDER_SIZE\",\n",
    "                       \"ENABLE_INPUT_LATCH\",\"ENABLE_COLUMN_LATCH\",\"ENABLE_ROW_LATCH\",\"ENABLE_OTI_OUTPUT_REGISTERS\"])\n",
    "\n",
    "HRR_mode_list.append(4)\n",
    "\n",
    "verilog_parameters_list.append([\"IN_WIDTH\", \"INPUT_REG_DEPTH\", \"MULT_PIPE_DEPTH\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "# #MatrixMatrixMultiply_SoE\n",
    "\n",
    "# functions_list.append(MatrixMatrixMultiply_SoE)\n",
    "# functions_names_list.append(\"MatrixMatrixMultiply_SoE\")\n",
    "\n",
    "# parameters_list.append([\"M\",\"N\",\"Q\",\"PR\",\"PC\",\"NOEPS\",\"MAMCS\",\"ADDER_SIZE\",\n",
    "#                        \"ENABLE_INPUT_LATCH\",\"ENABLE_COLUMN_LATCH\",\"ENABLE_ROW_LATCH\",\"ENABLE_OTI_OUTPUT_REGISTERS\"])\n",
    "\n",
    "# HRR_mode_list.append(3)\n",
    "\n",
    "# verilog_parameters_list.append([\"IN_WIDTH\", \"INPUT_REG_DEPTH\", \"MULT_PIPE_DEPTH\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [],
   "source": [
    "# #M_Type2\n",
    "\n",
    "# functions_list.append(M_Type2)\n",
    "# functions_names_list.append(\"M_Type2\")\n",
    "\n",
    "# HRR_mode_list.append(2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "# #OTItoSeries\n",
    "\n",
    "# functions_list.append(OTItoSeries)\n",
    "# functions_names_list.append(\"OTItoSeries\")\n",
    "\n",
    "# parameters_list.append([\"N\",\"HRR\",\"ENABLE_INPUT_LATCH\",\"ENABLE_OTI_OUTPUT_REGISTERS\"])\n",
    "\n",
    "# HRR_mode_list.append(4)\n",
    "\n",
    "# verilog_parameters_list.append([\"IN_WIDTH\"])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Functions End"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "# print(\"choose function:\")\n",
    "# i=0;\n",
    "# for n in functions_names_list:\n",
    "#     i+=1\n",
    "#     print(\"{}: \".format(i)+n)\n",
    "# index = int(input(\"Enter function number([1,{}]):\".format(i)))-1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "index = 0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "notation = { #will be updated after getting values\n",
    "    \"ENABLE_INPUT_LATCH\": \"[0(No),1(Yes)]\",\n",
    "    \"ENABLE_COLUMN_LATCH\": \"[0(No),1(Yes)]\",\n",
    "    \"ENABLE_ROW_LATCH\": \"[0(No),1(Yes)]\",\n",
    "    \"ENABLE_OTI_OUTPUT_REGISTERS\": \"[0(No),1(Yes)]\",\n",
    "    #\n",
    "    \"M\": \">=1\",\n",
    "    \"Q\": \">=1\"\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "function = functions_list[index]\n",
    "parameters = parameters_list[index]\n",
    "HRRmode = HRR_mode_list[index]\n",
    "if HRRmode in [1,2]:\n",
    "    notation[\"N\"] = \">=1\"\n",
    "elif HRRmode in [3,4]:\n",
    "    notation[\"N\"] = \">=2\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "# parameter_values = {}\n",
    "# notValid = False\n",
    "# for parameter in parameters:\n",
    "#     if parameter == \"PR\" and parameter_values[\"M\"][1] == 1:\n",
    "#         parameter_values[\"PR\"] = [1,1]\n",
    "#         RSmax = 1\n",
    "#         print(\"PR: 1\")\n",
    "#         continue\n",
    "#     if parameter == \"PC\" and parameter_values[\"Q\"][1] == 1:\n",
    "#         parameter_values[\"PC\"] = [1,1]\n",
    "#         CSmax = 1\n",
    "#         print(\"PC: 1\")\n",
    "#         continue\n",
    "#     if parameter == \"NOEPS\" and (\n",
    "#     (HRRmode == 2 and parameter_values[\"N\"][1] == 1) or\n",
    "#     (HRRmode == 3 and parameter_values[\"N\"][1] == 2) ):\n",
    "#         parameter_values[\"NOEPS\"] = [1,1]\n",
    "#         print(\"NOEPS: 1\")\n",
    "#         continue\n",
    "#     if parameter == \"HRR\" and parameter_values[\"N\"][1] == 2:\n",
    "#         parameter_values[\"HRR\"] = [2,2]\n",
    "#         print(\"HRR: 2\")\n",
    "#         continue\n",
    "#     if parameter == \"MAMCS\" and (\n",
    "#     (HRRmode == 1 and parameter_values[\"N\"][1] == 1) or\n",
    "#     (HRRmode == 4 and CEIL(parameter_values[\"N\"][1],parameter_values[\"HRR\"][0]) == 1) or\n",
    "#     (HRRmode in [2,3] and parameter_values[\"NOEPS\"][1] == 1) ):\n",
    "#         parameter_values[\"MAMCS\"] = [1,1]\n",
    "#         NOEPSmax = 1\n",
    "#         print(\"MAMCS: 1\")\n",
    "#         continue\n",
    "#     if parameter == \"ADDER_SIZE\":\n",
    "#         if parameter_values[\"MAMCS\"][0] == NOEPSmax:\n",
    "#             parameter_values[\"ADDER_SIZE\"] = [0,0]\n",
    "#             print(\"ADDER_SIZE: 0\")\n",
    "#             continue\n",
    "#         elif CEIL(NOEPSmax,parameter_values[\"MAMCS\"][0]) == 2: #else means parameter_values[\"MAMCS\"][0] < NOEPSmax\n",
    "#             parameter_values[\"ADDER_SIZE\"] = [2,2]\n",
    "#             print(\"ADDER_SIZE: 2\")\n",
    "#             continue\n",
    "#     if parameter == \"ENABLE_COLUMN_LATCH\" and RSmax==1:\n",
    "#         parameter_values[\"ENABLE_COLUMN_LATCH\"] = [0,0]\n",
    "#         print(\"ENABLE_COLUMN_LATCH: 0\")\n",
    "#         continue\n",
    "#     if parameter == \"ENABLE_ROW_LATCH\" and CSmax==1:\n",
    "#         parameter_values[\"ENABLE_ROW_LATCH\"] = [0,0]\n",
    "#         print(\"ENABLE_ROW_LATCH: 0\")\n",
    "#         continue\n",
    "\n",
    "#     print(parameter+\": \"+notation[parameter])\n",
    "#     startI = int(input(parameter+\" start:\"))\n",
    "#     endI = int(input(parameter+\" end:\"))\n",
    "#     if parameter == \"N\":\n",
    "#         end = endI\n",
    "#         if HRRmode in [1,2]:\n",
    "#             start = max(startI,1)\n",
    "#             notation[\"NOEPS\"] = \"[1,{}]\".format(end) #2\n",
    "#         elif HRRmode in [3,4]:\n",
    "#             start = max(startI,2)\n",
    "#             notation[\"HRR\"] = \"[2,{}]\".format(end) #4\n",
    "#             notation[\"NOEPS\"] = \"[1,{}]\".format(end-1) #3\n",
    "#         if HRRmode == 1:\n",
    "#             NOEPSmax = end\n",
    "#             notation[\"MAMCS\"] = \"[1,{}]\".format(NOEPSmax)\n",
    "#     elif parameter == \"M\":\n",
    "#         start = max(startI,1)\n",
    "#         end = endI\n",
    "#         notation[\"PR\"] = \"[1,{}]\".format(end)\n",
    "#     elif parameter == \"Q\":\n",
    "#         start = max(startI,1)\n",
    "#         end = endI\n",
    "#         notation[\"PC\"] = \"[1,{}]\".format(end)\n",
    "#     elif parameter == \"PR\":\n",
    "#         start = max(startI,1)\n",
    "#         end = min(endI,parameter_values[\"M\"][1])\n",
    "#         RSmax = CEIL(parameter_values[\"M\"][1],start)\n",
    "#     elif parameter == \"PC\":\n",
    "#         start = max(startI,1)\n",
    "#         end = min(endI,parameter_values[\"Q\"][1])\n",
    "#         CSmax = CEIL(parameter_values[\"Q\"][1],start)\n",
    "#     elif parameter in [\"ENABLE_INPUT_LATCH\",\"ENABLE_COLUMN_LATCH\",\"ENABLE_ROW_LATCH\",\"ENABLE_OTI_OUTPUT_REGISTERS\"]: #Yes,No params\n",
    "#         start = max(startI,0)\n",
    "#         end = min(endI,1)\n",
    "#     elif parameter == \"HRR\": #4\n",
    "#         start = max(startI,2)\n",
    "#         end = min(endI,parameter_values[\"N\"][1])\n",
    "#         NOEPSmax = CEIL(parameter_values[\"N\"][1],start)\n",
    "#         notation[\"MAMCS\"] = \"[1,{}]\".format(NOEPSmax)\n",
    "#     elif parameter == \"NOEPS\":\n",
    "#         start = max(startI,1)\n",
    "#         if HRRmode == 2:\n",
    "#             end = min(endI,parameter_values[\"N\"][1])\n",
    "#         elif HRRmode == 3:\n",
    "#             end = min(endI,parameter_values[\"N\"][1]-1)\n",
    "#         NOEPSmax = end\n",
    "#         notation[\"MAMCS\"] = \"[1,{}]\".format(NOEPSmax)\n",
    "#     elif parameter == \"MAMCS\":\n",
    "#         start = max(startI,1)\n",
    "#         end = min(endI,NOEPSmax)\n",
    "#         #if start < NOEPSmax:\n",
    "#         notation[\"ADDER_SIZE\"] = \"[2,{}]\".format(CEIL(NOEPSmax,start)) #needed and correct for when (start < NOEPSmax)\n",
    "#     elif parameter == \"ADDER_SIZE\":\n",
    "#         start = max(startI,2)\n",
    "#         end = min(endI,CEIL(NOEPSmax,parameter_values[\"MAMCS\"][0]))\n",
    "#     else:\n",
    "#         print(\"unknown parameter! will break.\")\n",
    "#         notValid = True\n",
    "#         break;\n",
    "#     print(\"calculated start: {}\".format(start))\n",
    "#     print(\"calculated end: {}\".format(end))\n",
    "#     if end<start:\n",
    "#         print(\"Invalid value range! will break.\")\n",
    "#         notValid = True\n",
    "#         break;\n",
    "#     parameter_values[parameter]=[start,end]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'PC': [2, 3], 'HRR': [2, 5], 'N': [2, 5], 'Q': [2, 4], 'PR': [2, 3], 'M': [2, 4], 'ENABLE_ROW_LATCH': [0, 1], 'ENABLE_OTI_OUTPUT_REGISTERS': [0, 1], 'MAMCS': [1, 3], 'ENABLE_INPUT_LATCH': [0, 1], 'ENABLE_COLUMN_LATCH': [0, 1], 'ADDER_SIZE': [2, 3]}\n"
     ]
    }
   ],
   "source": [
    "parameter_values = {'M': [2, 4], 'N': [2, 5], 'Q': [2, 4], 'PR': [2, 3], 'PC': [2, 3], 'HRR': [2, 5], 'MAMCS': [1, 3],\n",
    "'ADDER_SIZE': [2, 3], 'ENABLE_COLUMN_LATCH': [0, 1], 'ENABLE_ROW_LATCH': [0, 1],\n",
    "'ENABLE_INPUT_LATCH': [0, 1], 'ENABLE_OTI_OUTPUT_REGISTERS': [0, 1]}\n",
    "\n",
    "#temp changes to values\n",
    "# parameter_values[\"NOEPS\"][0] = 1 #2\n",
    "# parameter_values[\"NOEPS\"][1] = 4\n",
    "# print(parameter_values)\n",
    "\n",
    "print(parameter_values)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "INPUT_REG_DEPTH_max_valid = 2\n",
    "MULT_PIPE_DEPTH_max_valid = 2\n",
    "\n",
    "verilog_notation = {\n",
    "    \"IN_WIDTH\": \">=1\",\n",
    "    \"INPUT_REG_DEPTH\": \"[0,{}]\".format(INPUT_REG_DEPTH_max_valid),\n",
    "    \"MULT_PIPE_DEPTH\": \"[0,{}]\".format(MULT_PIPE_DEPTH_max_valid)\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "verilog_parameters = verilog_parameters_list[index]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [],
   "source": [
    "# verilog_parameter_values = {}\n",
    "# VnotValid = False\n",
    "# for parameter in verilog_parameters:\n",
    "#     print(parameter+\": \"+verilog_notation[parameter])\n",
    "#     startI = int(input(parameter+\" start:\"))\n",
    "#     endI = int(input(parameter+\" end:\"))\n",
    "#     if parameter == \"IN_WIDTH\":\n",
    "#         start = max(startI,1)\n",
    "#         end = endI\n",
    "#     elif parameter == \"INPUT_REG_DEPTH\":\n",
    "#         start = max(startI,0)\n",
    "#         end = min(endI,INPUT_REG_DEPTH_max_valid)\n",
    "#     elif parameter == \"MULT_PIPE_DEPTH\":\n",
    "#         start = max(startI,0)\n",
    "#         end = min(endI,MULT_PIPE_DEPTH_max_valid)\n",
    "#     else:\n",
    "#         print(\"unknown parameter! will break.\")\n",
    "#         VnotValid = True\n",
    "#         break;\n",
    "#     print(\"calculated start: {}\".format(start))\n",
    "#     print(\"calculated end: {}\".format(end))\n",
    "#     if end<start:\n",
    "#         print(\"Invalid value range! will break.\")\n",
    "#         VnotValid = True\n",
    "#         break;\n",
    "#     verilog_parameter_values[parameter]=[start,end]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'INPUT_REG_DEPTH': [1], 'MULT_PIPE_DEPTH': [1], 'IN_WIDTH': [10]}\n"
     ]
    }
   ],
   "source": [
    "verilog_parameter_values = {'INPUT_REG_DEPTH': [1], 'IN_WIDTH': [10], 'MULT_PIPE_DEPTH': [1]}\n",
    "\n",
    "#temp changes\n",
    "\n",
    "print(verilog_parameter_values)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "scrolled": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "no of parameters: 12\n",
      "\n",
      "1:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "5:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "6:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "7:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "8:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "9:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "10:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "11:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "12:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "13:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "14:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "15:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "16:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "17:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "18:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "19:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "20:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "21:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "22:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "23:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "24:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "25:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "26:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "27:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "28:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "29:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "30:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "31:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "32:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "33:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "34:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "35:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "36:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "37:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "38:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "39:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "40:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "41:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "42:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "43:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "44:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "45:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "46:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "47:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "48:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "49:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "50:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "51:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "52:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "53:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "54:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "55:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "56:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "57:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "58:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "59:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "60:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "61:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "62:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "63:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "64:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "65:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "66:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "67:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "68:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "69:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "70:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "71:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "72:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "73:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "74:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "75:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "76:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "77:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "78:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "79:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "80:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "81:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "82:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "83:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "84:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "85:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "86:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "87:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "88:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "89:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "90:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "91:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "92:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "93:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "94:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "95:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "96:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "97:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "98:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "99:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "100:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "101:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "102:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "103:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "104:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "105:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "106:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "107:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "108:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "109:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "110:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "111:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "112:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "113:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "114:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "115:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "116:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "117:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "118:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "119:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "120:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "121:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "122:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "123:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "124:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "125:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "126:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "127:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "128:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "129:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "130:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "131:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "132:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "133:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "134:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "135:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "136:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "137:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "138:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "139:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "140:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "141:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "142:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "143:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "144:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "145:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "146:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "147:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "148:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "149:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "150:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "151:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "152:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "153:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "154:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "155:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "156:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "157:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "158:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "159:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "160:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "161:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "162:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "163:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "164:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "165:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "166:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "167:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "168:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "169:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "170:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "171:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "172:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "173:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "174:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "175:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "176:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "177:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "178:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "179:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "180:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "181:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "182:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "183:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "184:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "185:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "186:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "187:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "188:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "189:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "190:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "191:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "192:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "193:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "194:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "195:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "196:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "197:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "198:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "199:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "200:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "201:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "202:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "203:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "204:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "205:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "206:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "207:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "208:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "209:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "210:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "211:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "212:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "213:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "214:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "215:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "216:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "217:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "218:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "219:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "220:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "221:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "222:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "223:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "224:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "225:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "226:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "227:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "228:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "229:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "230:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "231:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "232:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "233:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "234:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "235:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "236:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "237:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "238:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "239:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "240:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "241:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "242:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "243:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "244:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "245:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "246:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "247:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "248:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "249:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "250:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "251:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "252:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "253:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "254:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "255:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "256:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "257:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "258:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "259:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "260:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "261:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "262:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "263:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "264:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "265:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "266:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "267:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "268:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "269:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "270:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "271:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "272:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "273:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "274:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "275:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "276:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "277:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "278:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "279:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "280:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "281:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "282:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "283:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "284:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "285:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "286:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "287:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "288:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "289:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "290:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "291:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "292:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "293:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "294:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "295:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "296:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "297:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "298:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "299:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "300:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "301:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "302:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "303:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "304:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "305:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "306:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "307:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "308:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "309:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "310:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "311:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "312:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "313:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "314:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "315:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "316:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "317:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "318:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "319:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "320:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "321:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "322:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "323:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "324:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "325:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "326:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "327:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "328:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "329:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "330:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "331:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "332:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "333:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "334:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "335:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "336:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "337:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "338:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "339:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "340:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "341:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "342:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "343:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "344:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "345:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "346:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "347:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "348:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "349:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "350:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "351:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "352:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "353:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "354:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "355:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "356:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "357:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "358:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "359:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "360:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "361:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "362:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "363:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "364:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "365:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "366:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "367:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "368:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "369:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "370:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "371:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "372:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "373:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "374:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "375:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "376:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "377:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "378:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "379:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "380:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "381:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "382:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "383:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "384:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "385:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "386:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "387:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "388:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "389:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "390:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "391:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "392:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "393:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "394:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "395:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "396:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "397:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "398:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "399:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "400:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "401:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "402:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "403:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "404:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "405:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "406:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "407:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "408:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "409:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "410:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "411:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "412:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "413:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "414:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "415:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "416:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "417:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "418:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "419:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "420:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "421:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "422:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "423:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "424:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "425:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "426:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "427:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "428:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "429:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "430:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "431:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "432:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "433:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "434:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "435:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "436:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "437:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "438:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "439:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "440:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "441:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "442:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "443:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "444:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "445:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "446:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "447:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "448:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "449:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "450:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "451:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "452:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "453:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "454:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "455:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "456:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "457:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "458:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "459:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "460:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "461:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "462:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "463:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "464:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "465:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "466:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "467:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "468:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "469:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "470:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "471:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "472:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "473:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "474:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "475:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "476:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "477:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "478:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "479:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "480:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "481:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "482:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "483:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "484:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "485:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "486:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "487:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "488:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "489:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "490:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "491:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "492:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "493:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "494:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "495:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "496:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "497:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "498:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "499:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "500:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "501:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "502:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "503:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "504:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "505:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "506:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "507:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "508:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "509:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "510:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "511:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "512:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "513:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "514:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "515:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "516:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "517:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "518:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "519:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "520:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "521:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "522:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "523:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "524:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "525:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "526:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "527:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "528:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "529:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "530:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "531:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "532:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "533:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "534:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "535:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "536:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "537:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "538:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "539:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "540:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "541:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "542:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "543:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "544:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "545:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "546:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "547:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "548:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "549:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "550:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "551:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "552:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "553:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "554:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "555:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "556:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "557:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "558:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "559:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "560:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "561:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "562:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "563:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "564:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "565:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "566:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "567:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "568:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_2_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "569:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "570:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "571:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "572:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "573:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "574:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "575:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "576:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 2, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_2_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_2_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "577:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "578:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "579:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "580:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "581:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "582:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "583:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "584:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_2_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "585:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_2_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "586:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_2_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "587:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_2_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "588:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_2_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "589:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "590:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "591:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "592:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "593:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "594:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "595:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "596:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "597:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "598:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "599:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "600:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "601:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "602:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "603:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "604:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "605:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "606:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "607:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "608:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "609:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "610:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "611:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "612:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "613:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "614:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "615:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "616:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "617:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "618:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "619:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "620:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "621:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "622:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "623:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "624:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_3_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "625:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "626:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "627:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "628:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "629:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "630:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "631:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "632:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "633:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "634:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "635:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "636:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "637:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "638:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "639:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "640:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "641:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "642:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "643:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "644:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "645:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "646:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "647:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "648:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "649:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "650:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "651:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "652:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "653:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "654:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "655:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "656:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "657:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "658:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "659:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "660:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "661:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "662:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "663:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "664:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "665:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "666:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "667:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "668:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "669:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "670:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "671:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "672:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "673:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "674:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "675:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "676:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "677:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "678:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "679:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "680:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "681:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "682:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "683:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "684:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "685:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "686:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "687:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "688:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "689:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "690:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "691:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "692:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "693:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "694:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "695:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "696:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "697:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "698:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "699:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "700:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "701:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "702:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "703:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "704:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "705:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "706:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "707:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "708:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_2_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "709:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "710:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "711:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "712:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "713:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "714:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "715:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "716:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "717:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "718:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "719:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "720:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "721:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "722:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "723:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "724:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "725:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "726:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "727:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "728:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "729:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "730:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "731:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "732:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "733:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "734:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "735:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "736:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "737:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "738:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "739:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "740:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "741:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "742:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "743:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "744:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "745:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "746:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "747:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "748:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "749:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "750:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "751:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "752:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "753:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "754:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "755:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "756:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "757:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "758:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "759:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "760:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "761:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "762:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "763:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "764:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "765:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "766:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "767:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "768:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "769:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "770:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "771:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "772:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "773:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "774:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "775:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "776:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "777:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "778:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "779:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "780:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "781:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "782:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "783:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "784:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "785:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "786:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "787:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "788:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "789:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "790:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "791:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "792:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "793:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "794:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "795:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "796:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "797:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "798:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "799:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "800:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "801:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "802:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "803:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "804:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "805:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "806:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "807:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "808:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "809:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "810:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "811:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "812:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "813:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "814:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "815:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "816:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "817:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "818:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "819:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "820:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "821:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "822:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "823:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "824:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "825:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "826:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "827:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "828:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "829:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "830:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "831:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "832:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "833:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "834:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "835:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "836:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "837:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "838:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "839:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "840:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "841:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "842:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "843:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "844:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "845:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "846:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "847:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "848:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "849:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "850:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "851:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "852:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "853:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "854:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "855:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "856:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "857:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "858:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "859:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "860:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "861:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "862:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "863:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "864:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "865:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "866:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "867:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "868:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "869:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "870:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "871:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "872:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "873:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "874:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "875:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "876:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "877:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "878:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "879:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "880:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "881:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "882:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "883:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "884:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "885:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "886:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "887:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "888:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "889:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "890:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "891:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "892:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "893:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "894:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "895:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "896:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "897:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "898:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "899:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "900:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "901:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "902:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "903:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "904:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "905:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "906:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "907:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "908:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "909:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "910:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "911:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "912:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "913:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "914:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "915:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "916:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "917:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "918:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "919:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "920:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "921:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "922:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "923:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "924:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "925:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "926:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "927:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "928:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "929:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "930:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "931:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "932:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "933:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "934:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "935:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "936:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "937:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "938:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "939:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "940:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "941:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "942:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "943:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "944:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "945:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "946:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "947:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "948:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "949:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "950:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "951:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "952:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "953:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "954:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "955:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "956:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "957:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "958:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "959:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "960:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "961:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "962:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "963:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "964:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "965:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "966:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "967:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "968:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "969:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "970:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "971:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "972:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "973:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "974:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "975:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "976:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "977:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "978:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "979:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "980:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "981:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "982:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "983:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "984:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "985:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "986:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "987:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "988:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "989:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "990:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "991:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "992:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "993:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "994:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "995:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "996:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "997:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "998:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "999:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1000:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1001:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1002:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1003:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1004:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1005:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1006:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1007:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1008:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1009:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1010:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1011:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1012:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1013:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1014:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1015:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1016:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1017:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1018:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1019:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1020:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_2_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1021:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1022:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1023:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1024:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1025:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1026:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1027:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1028:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1029:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1030:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1031:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1032:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1033:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1034:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1035:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1036:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1037:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1038:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1039:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1040:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1041:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1042:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1043:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1044:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1045:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1046:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1047:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1048:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1049:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1050:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1051:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1052:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1053:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1054:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1055:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1056:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1057:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1058:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1059:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1060:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1061:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1062:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1063:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1064:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1065:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1066:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1067:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1068:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1069:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1070:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1071:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1072:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1073:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1074:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1075:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1076:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1077:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1078:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1079:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1080:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1081:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1082:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1083:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1084:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1085:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1086:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1087:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1088:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1089:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1090:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1091:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1092:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1093:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1094:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1095:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1096:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1097:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1098:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1099:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1100:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1101:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1102:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1103:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1104:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1105:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1106:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1107:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1108:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1109:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1110:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1111:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1112:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1113:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1114:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1115:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1116:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1117:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1118:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1119:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1120:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1121:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1122:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1123:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1124:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1125:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1126:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1127:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1128:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1129:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1130:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1131:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1132:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1133:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1134:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1135:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1136:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1137:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1138:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1139:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1140:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1141:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1142:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1143:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1144:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1145:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1146:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1147:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1148:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1149:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1150:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1151:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1152:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1153:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1154:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1155:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1156:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1157:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1158:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1159:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1160:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1161:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1162:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1163:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1164:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1165:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1166:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1167:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1168:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1169:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1170:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1171:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1172:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1173:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1174:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1175:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1176:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1177:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1178:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1179:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1180:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1181:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1182:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1183:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1184:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1185:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1186:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1187:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1188:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1189:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1190:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1191:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1192:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1193:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1194:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1195:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1196:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1197:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1198:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1199:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1200:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_3_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1201:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1202:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1203:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1204:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1205:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1206:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1207:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1208:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1209:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1210:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1211:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1212:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1213:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1214:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1215:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1216:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1217:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1218:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1219:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1220:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1221:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1222:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1223:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1224:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1225:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1226:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1227:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1228:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1229:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1230:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1231:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1232:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1233:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1234:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1235:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1236:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1237:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1238:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1239:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1240:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1241:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1242:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1243:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1244:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1245:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1246:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1247:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1248:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1249:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1250:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1251:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1252:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1253:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1254:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1255:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1256:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1257:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1258:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1259:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1260:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1261:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1262:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1263:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1264:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1265:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1266:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1267:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1268:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1269:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1270:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1271:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1272:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1273:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1274:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1275:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1276:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1277:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1278:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1279:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1280:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1281:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1282:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1283:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1284:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1285:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1286:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1287:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1288:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1289:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1290:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1291:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1292:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1293:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1294:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1295:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1296:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1297:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1298:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1299:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1300:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1301:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1302:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1303:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1304:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1305:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1306:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1307:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1308:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1309:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1310:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1311:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1312:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1313:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1314:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1315:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1316:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1317:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1318:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1319:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1320:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1321:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1322:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1323:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1324:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1325:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1326:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1327:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1328:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1329:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1330:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1331:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1332:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1333:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1334:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1335:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1336:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1337:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1338:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1339:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1340:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1341:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1342:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1343:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1344:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1345:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1346:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1347:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1348:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1349:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1350:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1351:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1352:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1353:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1354:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1355:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1356:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1357:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1358:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1359:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1360:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1361:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1362:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1363:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1364:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1365:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1366:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1367:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1368:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1369:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1370:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1371:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1372:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1373:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1374:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1375:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1376:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1377:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1378:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1379:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1380:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1381:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1382:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1383:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1384:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1385:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1386:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1387:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1388:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1389:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1390:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1391:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1392:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1393:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1394:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1395:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1396:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1397:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1398:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1399:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1400:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1401:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1402:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1403:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1404:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1405:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1406:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1407:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1408:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1409:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1410:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1411:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1412:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1413:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1414:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1415:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1416:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1417:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1418:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1419:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1420:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1421:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1422:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1423:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1424:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1425:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1426:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1427:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1428:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1429:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1430:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1431:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1432:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1433:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1434:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1435:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1436:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1437:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1438:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1439:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1440:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1441:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1442:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1443:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1444:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1445:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1446:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1447:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1448:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1449:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1450:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1451:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1452:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1453:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1454:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1455:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1456:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1457:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1458:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1459:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1460:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1461:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1462:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1463:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1464:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1465:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1466:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1467:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1468:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1469:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1470:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1471:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1472:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_2_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1473:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1474:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1475:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1476:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1477:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1478:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1479:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1480:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1481:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1482:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1483:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1484:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1485:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1486:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1487:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1488:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1489:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1490:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1491:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1492:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1493:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1494:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1495:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1496:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1497:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1498:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1499:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1500:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1501:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1502:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1503:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1504:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1505:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1506:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1507:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1508:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1509:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1510:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1511:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1512:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1513:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1514:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1515:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1516:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1517:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1518:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1519:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1520:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1521:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1522:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1523:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1524:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1525:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1526:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1527:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1528:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1529:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1530:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1531:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1532:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1533:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1534:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1535:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1536:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1537:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1538:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1539:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1540:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1541:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1542:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1543:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1544:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1545:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1546:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1547:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1548:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_2_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1549:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1550:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1551:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1552:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1553:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1554:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1555:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1556:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1557:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1558:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1559:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1560:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1561:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1562:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1563:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1564:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1565:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1566:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1567:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1568:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1569:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1570:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1571:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1572:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1573:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1574:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1575:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1576:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1577:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1578:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1579:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1580:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1581:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1582:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1583:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1584:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1585:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1586:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1587:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1588:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1589:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1590:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1591:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1592:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1593:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1594:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1595:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1596:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1597:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1598:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1599:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1600:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1601:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1602:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1603:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1604:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1605:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1606:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1607:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1608:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1609:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1610:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1611:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1612:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1613:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1614:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1615:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1616:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1617:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1618:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1619:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1620:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1621:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1622:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1623:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1624:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1625:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1626:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1627:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1628:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1629:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1630:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1631:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1632:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1633:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1634:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1635:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1636:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1637:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1638:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1639:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1640:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1641:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1642:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1643:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1644:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1645:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1646:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1647:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1648:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1649:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1650:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1651:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1652:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1653:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1654:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1655:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1656:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1657:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1658:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1659:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1660:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1661:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1662:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1663:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1664:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1665:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1666:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1667:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1668:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1669:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1670:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1671:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1672:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1673:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1674:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1675:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1676:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1677:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1678:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1679:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1680:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1681:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1682:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1683:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1684:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1685:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1686:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1687:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1688:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1689:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1690:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1691:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1692:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1693:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1694:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1695:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1696:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1697:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1698:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1699:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1700:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1701:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1702:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1703:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1704:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1705:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1706:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1707:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1708:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1709:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1710:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1711:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1712:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1713:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1714:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1715:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1716:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1717:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1718:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1719:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1720:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1721:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1722:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1723:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1724:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1725:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1726:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1727:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1728:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1729:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1730:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1731:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1732:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1733:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1734:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1735:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1736:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1737:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1738:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1739:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1740:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1741:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1742:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1743:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1744:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1745:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1746:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1747:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1748:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1749:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1750:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1751:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1752:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1753:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1754:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1755:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1756:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1757:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1758:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1759:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1760:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1761:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1762:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1763:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1764:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1765:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1766:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1767:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1768:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1769:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1770:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1771:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1772:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1773:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1774:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1775:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1776:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1777:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1778:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1779:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1780:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1781:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1782:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1783:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1784:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1785:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1786:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1787:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1788:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1789:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1790:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1791:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1792:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1793:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1794:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1795:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1796:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1797:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1798:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1799:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1800:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1801:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1802:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1803:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1804:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1805:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1806:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1807:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1808:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1809:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1810:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1811:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1812:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1813:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1814:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1815:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1816:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1817:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1818:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1819:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1820:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1821:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1822:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1823:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1824:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1825:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1826:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1827:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1828:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1829:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1830:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1831:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1832:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1833:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1834:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1835:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1836:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1837:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1838:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1839:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1840:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1841:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1842:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1843:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1844:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1845:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1846:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1847:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1848:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1849:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1850:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1851:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1852:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1853:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1854:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1855:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1856:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1857:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1858:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1859:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1860:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1861:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1862:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1863:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1864:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1865:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1866:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1867:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1868:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1869:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1870:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1871:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1872:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_3_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1873:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1874:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1875:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1876:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1877:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1878:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1879:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1880:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1881:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1882:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1883:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1884:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1885:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1886:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1887:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1888:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1889:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1890:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1891:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1892:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1893:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1894:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1895:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1896:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1897:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1898:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1899:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1900:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1901:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1902:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1903:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1904:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1905:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1906:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1907:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1908:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1909:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1910:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1911:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1912:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1913:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1914:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1915:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1916:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1917:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1918:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1919:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1920:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1921:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1922:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1923:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1924:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1925:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1926:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1927:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1928:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1929:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1930:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1931:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1932:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1933:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1934:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1935:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1936:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1937:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1938:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1939:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1940:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1941:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1942:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1943:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1944:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1945:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1946:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1947:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1948:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1949:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1950:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1951:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1952:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1953:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1954:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1955:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1956:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1957:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1958:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1959:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1960:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1961:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1962:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1963:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1964:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1965:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1966:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1967:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1968:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1969:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1970:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1971:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1972:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1973:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1974:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1975:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1976:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1977:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1978:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1979:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1980:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1981:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1982:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1983:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1984:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1985:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1986:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1987:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1988:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1989:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1990:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1991:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1992:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1993:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1994:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1995:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1996:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1997:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1998:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "1999:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2000:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2001:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2002:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2003:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2004:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2005:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2006:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2007:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2008:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2009:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2010:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2011:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2012:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2013:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2014:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2015:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2016:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2017:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2018:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2019:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2020:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2021:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2022:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2023:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2024:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2025:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2026:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2027:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2028:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2029:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2030:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2031:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2032:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2033:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2034:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2035:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2036:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2037:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2038:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2039:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2040:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2041:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2042:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2043:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2044:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2045:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2046:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2047:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2048:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2049:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2050:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2051:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2052:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2053:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2054:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2055:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2056:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2057:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2058:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2059:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2060:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2061:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2062:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2063:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2064:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2065:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2066:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2067:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2068:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2069:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2070:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2071:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2072:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2073:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2074:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2075:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2076:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2077:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2078:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2079:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2080:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2081:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2082:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2083:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2084:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2085:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2086:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2087:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2088:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2089:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2090:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2091:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2092:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2093:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2094:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2095:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2096:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2097:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2098:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2099:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2100:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2101:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2102:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2103:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2104:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2105:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2106:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2107:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2108:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2109:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2110:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2111:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2112:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2113:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2114:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2115:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2116:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2117:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2118:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2119:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2120:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2121:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2122:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2123:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2124:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2125:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2126:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2127:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2128:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2129:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2130:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2131:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2132:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2133:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2134:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2135:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2136:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2137:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2138:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2139:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2140:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2141:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2142:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2143:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2144:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2145:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2146:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2147:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2148:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2149:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2150:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2151:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2152:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2153:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2154:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2155:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2156:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2157:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2158:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2159:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2160:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_3_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2161:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2162:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2163:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2164:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2165:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2166:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2167:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2168:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2169:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2170:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2171:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2172:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2173:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2174:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2175:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2176:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2177:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2178:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2179:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2180:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2181:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2182:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2183:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2184:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2185:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2186:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2187:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2188:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2189:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2190:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2191:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2192:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2193:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2194:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2195:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2196:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2197:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2198:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2199:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2200:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2201:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2202:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2203:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2204:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2205:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2206:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2207:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2208:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2209:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2210:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2211:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2212:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2213:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2214:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2215:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2216:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2217:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2218:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2219:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2220:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2221:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2222:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2223:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2224:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2225:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2226:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2227:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2228:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2229:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2230:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2231:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2232:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2233:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2234:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2235:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2236:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2237:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2238:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2239:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2240:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2241:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2242:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2243:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2244:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2245:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2246:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2247:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2248:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2249:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2250:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2251:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2252:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2253:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2254:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2255:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2256:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2257:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2258:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2259:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2260:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2261:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2262:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2263:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2264:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2265:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2266:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2267:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2268:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2269:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2270:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2271:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2272:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2273:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2274:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2275:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2276:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2277:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2278:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2279:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2280:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2281:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2282:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2283:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2284:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2285:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2286:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2287:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2288:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2289:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2290:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2291:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2292:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2293:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2294:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2295:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2296:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2297:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2298:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2299:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2300:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2301:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2302:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2303:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2304:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 3, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_3_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_3_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_3_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2305:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2306:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2307:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2308:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2309:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2310:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2311:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2312:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2313:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2314:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2315:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2316:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2317:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2318:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2319:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2320:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_2_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_2_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2321:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2322:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2323:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2324:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2325:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2326:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2327:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2328:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2329:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2330:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2331:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2332:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2333:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2334:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2335:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2336:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2337:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2338:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2339:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2340:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2341:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2342:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2343:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2344:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_3_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2345:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2346:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2347:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2348:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2349:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2350:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2351:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2352:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2353:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2354:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2355:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2356:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2357:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2358:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2359:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2360:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2361:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2362:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2363:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_3PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2364:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_3PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2365:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2366:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2367:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_3PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2368:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_3_3PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_3_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2369:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2370:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2371:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2372:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2373:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2374:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2375:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2376:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2377:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2378:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2379:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2380:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2381:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2382:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2383:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2384:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2385:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2386:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2387:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2388:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2389:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2390:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2391:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2392:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2393:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2394:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2395:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2396:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2397:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2398:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2399:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2400:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_2PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_2PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2401:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2402:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2403:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2404:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2405:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2406:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2407:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2408:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2409:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2410:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2411:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2412:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2413:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2414:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2415:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2416:\n",
      "{'PC': 2, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_2PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2417:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2418:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2419:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2420:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2421:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2422:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2423:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2424:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2425:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2426:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2427:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2428:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2429:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2430:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2431:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_2_HRx2_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTINR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2432:\n",
      "{'PC': 3, 'HRR': 2, 'N': 2, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_2_3PR_S1E_HRx2_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_2_HRx2_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_2_4_3PR_3PC_S1E_HRx2_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_2_S1E_HRx2_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_2_4_3PR_3PC_OTIR_HRx2_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2433:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2434:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2435:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2436:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2437:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2438:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2439:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2440:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2441:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2442:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2443:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2444:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2445:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2446:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2447:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2448:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2449:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2450:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2451:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2452:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2453:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2454:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2455:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2456:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2457:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2458:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2459:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2460:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2461:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2462:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2463:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2464:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2465:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2466:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2467:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2468:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2469:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2470:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2471:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2472:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2473:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2474:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2475:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2476:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2477:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2478:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2479:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_2_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2480:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_2_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2481:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2482:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2483:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2484:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2485:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2486:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2487:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2488:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2489:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2490:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2491:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2492:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2493:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2494:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2495:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2496:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2497:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2498:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2499:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2500:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2501:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2502:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2503:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2504:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2505:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2506:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2507:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2508:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2509:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2510:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2511:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2512:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2513:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2514:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2515:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2516:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2517:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2518:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2519:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2520:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2521:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2522:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2523:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2524:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2525:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2526:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2527:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2528:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2529:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2530:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2531:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2532:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2533:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2534:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2535:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2536:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2537:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2538:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2539:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2540:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2541:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2542:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2543:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2544:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2545:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2546:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2547:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2548:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2549:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2550:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2551:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2552:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2553:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2554:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2555:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2556:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2557:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2558:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2559:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2560:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2561:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2562:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2563:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2564:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2565:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2566:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2567:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2568:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2569:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2570:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2571:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2572:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2573:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2574:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2575:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2576:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2577:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2578:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2579:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2580:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2581:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2582:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2583:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2584:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2585:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2586:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2587:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2588:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2589:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2590:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2591:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2592:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2593:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2594:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2595:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2596:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2597:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2598:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2599:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2600:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2601:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2602:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2603:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2604:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2605:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2606:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2607:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2608:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2609:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2610:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2611:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2612:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2613:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2614:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2615:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2616:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2617:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2618:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2619:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2620:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2621:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2622:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2623:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2624:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_3_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2625:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2626:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2627:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2628:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2629:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2630:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2631:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2632:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2633:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2634:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2635:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2636:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2637:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2638:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2639:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2640:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2641:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2642:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2643:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2644:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2645:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2646:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2647:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2648:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2649:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2650:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2651:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2652:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2653:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2654:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2655:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2656:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2657:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2658:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2659:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2660:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2661:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2662:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2663:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2664:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2665:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2666:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2667:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2668:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2669:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2670:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2671:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2672:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2673:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2674:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2675:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2676:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2677:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2678:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2679:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2680:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2681:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2682:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2683:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2684:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2685:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2686:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2687:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2688:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2689:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2690:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2691:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2692:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2693:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2694:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2695:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2696:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2697:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2698:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2699:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2700:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2701:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2702:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2703:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2704:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_3_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2705:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2706:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2707:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2708:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2709:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2710:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2711:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2712:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2713:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2714:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2715:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2716:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2717:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2718:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2719:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2720:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_2PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_2PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2721:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2722:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2723:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2724:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2725:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2726:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2727:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2728:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2729:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2730:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2731:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2732:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2733:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2734:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2735:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2736:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2737:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2738:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2739:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2740:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2741:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2742:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2743:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2744:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2745:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2746:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2747:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2748:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2749:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2750:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2751:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2752:\n",
      "{'PC': 2, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2753:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2754:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2755:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2756:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2757:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2758:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2759:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2760:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2761:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2762:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2763:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2764:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2765:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2766:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2767:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2768:\n",
      "{'PC': 2, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_2PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2769:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2770:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2771:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2772:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2773:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2774:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2775:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2776:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2777:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2778:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2779:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2780:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2781:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2782:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2783:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2784:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_S2E_HRx2_C1_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2785:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2786:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2787:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2788:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2789:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2790:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2791:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2792:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_3_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2793:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2794:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2795:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2796:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2797:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2798:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2799:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2800:\n",
      "{'PC': 3, 'HRR': 2, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_3_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2801:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2802:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2803:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2804:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2805:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2806:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2807:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_NIL': 'OTItoSeries', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2808:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2809:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2810:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2811:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2812:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2813:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2814:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2815:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_3_HRx3_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTINR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2816:\n",
      "{'PC': 3, 'HRR': 3, 'N': 3, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_3_3PR_S1E_HRx3_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_3_S1E_HRx3_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_3_4_3PR_3PC_S1E_HRx3_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_3_HRx3_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_3_4_3PR_3PC_OTIR_HRx3_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2817:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2818:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2819:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2820:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2821:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2822:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2823:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2824:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2825:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2826:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2827:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2828:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2829:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2830:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2831:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2832:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2833:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2834:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2835:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2836:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2837:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2838:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2839:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2840:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2841:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2842:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2843:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2844:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2845:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2846:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2847:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2848:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2849:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2850:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2851:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2852:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2853:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2854:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2855:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2856:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2857:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2858:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2859:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2860:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2861:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2862:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2863:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2864:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2865:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2866:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2867:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2868:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2869:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2870:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2871:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2872:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2873:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2874:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2875:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2876:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2877:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2878:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2879:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2880:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2881:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2882:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2883:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2884:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2885:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2886:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2887:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2888:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2889:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2890:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2891:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2892:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2893:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2894:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2895:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2896:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_2_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_2_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2897:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2898:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2899:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2900:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2901:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2902:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2903:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2904:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2905:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2906:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2907:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2908:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2909:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2910:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2911:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2912:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2913:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2914:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2915:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2916:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2917:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2918:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2919:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2920:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2921:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2922:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2923:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2924:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2925:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2926:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2927:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2928:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2929:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2930:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2931:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2932:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2933:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2934:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2935:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2936:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2937:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2938:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2939:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2940:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2941:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2942:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2943:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2944:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2945:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2946:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2947:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2948:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2949:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2950:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2951:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2952:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2953:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2954:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2955:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2956:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2957:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2958:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2959:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2960:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2961:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2962:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2963:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2964:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2965:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2966:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2967:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2968:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2969:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2970:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2971:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2972:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2973:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2974:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2975:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2976:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2977:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2978:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2979:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2980:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2981:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2982:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2983:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2984:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2985:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2986:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2987:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2988:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2989:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2990:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2991:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2992:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2993:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2994:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2995:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2996:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2997:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2998:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "2999:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3000:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3001:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3002:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3003:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3004:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3005:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3006:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3007:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3008:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3009:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3010:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3011:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3012:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3013:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3014:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3015:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3016:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3017:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3018:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3019:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3020:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3021:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3022:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3023:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3024:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3025:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3026:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3027:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3028:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3029:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3030:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3031:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3032:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3033:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3034:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3035:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3036:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3037:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3038:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3039:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3040:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3041:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3042:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3043:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3044:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3045:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3046:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3047:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3048:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3049:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3050:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3051:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3052:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3053:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3054:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3055:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3056:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3057:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3058:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3059:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3060:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3061:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3062:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3063:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3064:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3065:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3066:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3067:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3068:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3069:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3070:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3071:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3072:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3073:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3074:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3075:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3076:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3077:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3078:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3079:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3080:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3081:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3082:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3083:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3084:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3085:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3086:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3087:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3088:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3089:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3090:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3091:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3092:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3093:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3094:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3095:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3096:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3097:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3098:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3099:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3100:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3101:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3102:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3103:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3104:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3105:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3106:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3107:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3108:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3109:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3110:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3111:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3112:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3113:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3114:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3115:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3116:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3117:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3118:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3119:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3120:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3121:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3122:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3123:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3124:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3125:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3126:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3127:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3128:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_3_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3129:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3130:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3131:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3132:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3133:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3134:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3135:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3136:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_3_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3137:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3138:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3139:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3140:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3141:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3142:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3143:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3144:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3145:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3146:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3147:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3148:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3149:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3150:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3151:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3152:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3153:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3154:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3155:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3156:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3157:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3158:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3159:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3160:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3161:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3162:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3163:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3164:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3165:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3166:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3167:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3168:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3169:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3170:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3171:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3172:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3173:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3174:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3175:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3176:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3177:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3178:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3179:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3180:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3181:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3182:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3183:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3184:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3185:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3186:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3187:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3188:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3189:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3190:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3191:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3192:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3193:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3194:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3195:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3196:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3197:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3198:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3199:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3200:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3201:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3202:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3203:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3204:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3205:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3206:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3207:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3208:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3209:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3210:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3211:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3212:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3213:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3214:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3215:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3216:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3217:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3218:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3219:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3220:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3221:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3222:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3223:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3224:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3225:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3226:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3227:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3228:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3229:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3230:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3231:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3232:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3233:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3234:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3235:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3236:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3237:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3238:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3239:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3240:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3241:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3242:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3243:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3244:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3245:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3246:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3247:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3248:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3249:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3250:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3251:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3252:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3253:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3254:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3255:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3256:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3257:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3258:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3259:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3260:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3261:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3262:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3263:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3264:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3265:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3266:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3267:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3268:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3269:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3270:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3271:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3272:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3273:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3274:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3275:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3276:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3277:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3278:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3279:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3280:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_2PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3281:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3282:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3283:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3284:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3285:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3286:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3287:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3288:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3289:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3290:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3291:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3292:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3293:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3294:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3295:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3296:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_2PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_2PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3297:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3298:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3299:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3300:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3301:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3302:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3303:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3304:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3305:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3306:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3307:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3308:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3309:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3310:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3311:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3312:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3313:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3314:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3315:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3316:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3317:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3318:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3319:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3320:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3321:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3322:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3323:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3324:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3325:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3326:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3327:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3328:\n",
      "{'PC': 2, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3329:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3330:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3331:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3332:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3333:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3334:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3335:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3336:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3337:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3338:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3339:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3340:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3341:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3342:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3343:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3344:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3345:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3346:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3347:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3348:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3349:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3350:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3351:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3352:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3353:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3354:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3355:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3356:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3357:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3358:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3359:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3360:\n",
      "{'PC': 2, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3361:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3362:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3363:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3364:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3365:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3366:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3367:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3368:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3369:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3370:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3371:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3372:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3373:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3374:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3375:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3376:\n",
      "{'PC': 2, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_2PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3377:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3378:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3379:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3380:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3381:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3382:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3383:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3384:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3385:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3386:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3387:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3388:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3389:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3390:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3391:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3392:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3393:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3394:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3395:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3396:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3397:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3398:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3399:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx2_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3400:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3401:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3402:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3403:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3404:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3405:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3406:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3407:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_4_HRx2_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3408:\n",
      "{'PC': 3, 'HRR': 2, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_4_HRx2_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx2_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3409:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3410:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3411:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3412:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3413:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3414:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3415:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3416:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3417:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3418:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3419:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3420:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3421:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3422:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3423:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3424:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S2E_HRx2_C1_A2': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3425:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3426:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3427:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3428:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3429:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3430:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3431:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3432:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx3_S2E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3433:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3434:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3435:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3436:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3437:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3438:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3439:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx3_S2E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3440:\n",
      "{'PC': 3, 'HRR': 3, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_4_S2E_HRx2_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S2E_HRx2_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_4_3PR_S2E_HRx2_C2_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3441:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3442:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3443:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3444:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3445:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3446:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3447:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'OTItoSeries_4_HRx4_S1E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3448:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_OR_NIL': 'OTItoSeries', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3449:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3450:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3451:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3452:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3453:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3454:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3455:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'OTItoSeries_4_HRx4_S1E_NOR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTINR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3456:\n",
      "{'PC': 3, 'HRR': 4, 'N': 4, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_4_HRx4_S1E_OR_IL': 'OTItoSeries', 'DotProduct_4_S1E_HRx4_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_4_3PR_S1E_HRx4_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_S1E_HRx4_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_4_4_3PR_3PC_OTIR_HRx4_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3457:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3458:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3459:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3460:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3461:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3462:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3463:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3464:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3465:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3466:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3467:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3468:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3469:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3470:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3471:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3472:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3473:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3474:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3475:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3476:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3477:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3478:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3479:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3480:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3481:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3482:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3483:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3484:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3485:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3486:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3487:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3488:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3489:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3490:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3491:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3492:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3493:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3494:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3495:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3496:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3497:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3498:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3499:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3500:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3501:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3502:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3503:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3504:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3505:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3506:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3507:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3508:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3509:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3510:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3511:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3512:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3513:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3514:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3515:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3516:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3517:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3518:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3519:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3520:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3521:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3522:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3523:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3524:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3525:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3526:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3527:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3528:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3529:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3530:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3531:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3532:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3533:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3534:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3535:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3536:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3537:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3538:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3539:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3540:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3541:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3542:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3543:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3544:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3545:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3546:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3547:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3548:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3549:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3550:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3551:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3552:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3553:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3554:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3555:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3556:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3557:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3558:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3559:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3560:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3561:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3562:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3563:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3564:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3565:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3566:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3567:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3568:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3569:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3570:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3571:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3572:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3573:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3574:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3575:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3576:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3577:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3578:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3579:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3580:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3581:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3582:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3583:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3584:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3585:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3586:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3587:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3588:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3589:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3590:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3591:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3592:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3593:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3594:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3595:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3596:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3597:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3598:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3599:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3600:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 2, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_2_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_2_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3601:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3602:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3603:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3604:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3605:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3606:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3607:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3608:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3609:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3610:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3611:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3612:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3613:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3614:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3615:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3616:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3617:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3618:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3619:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3620:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3621:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3622:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3623:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3624:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3625:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3626:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3627:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3628:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3629:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3630:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3631:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3632:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3633:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3634:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3635:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3636:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3637:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3638:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3639:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3640:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3641:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3642:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3643:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3644:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3645:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3646:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3647:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3648:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3649:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3650:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3651:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3652:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3653:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3654:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3655:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3656:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3657:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3658:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3659:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3660:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3661:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3662:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3663:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3664:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3665:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3666:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3667:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3668:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3669:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3670:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3671:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3672:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3673:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3674:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3675:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3676:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3677:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3678:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3679:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3680:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3681:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3682:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3683:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3684:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3685:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3686:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3687:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3688:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3689:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3690:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3691:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3692:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3693:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3694:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3695:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3696:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3697:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3698:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3699:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3700:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3701:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3702:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3703:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3704:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3705:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3706:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3707:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3708:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3709:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3710:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3711:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3712:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3713:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3714:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3715:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3716:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3717:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3718:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3719:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3720:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3721:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3722:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3723:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3724:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3725:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3726:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3727:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3728:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3729:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3730:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3731:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3732:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3733:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3734:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3735:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3736:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3737:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3738:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3739:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3740:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3741:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3742:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3743:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3744:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3745:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3746:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3747:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3748:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3749:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3750:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3751:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3752:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3753:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3754:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3755:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3756:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3757:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3758:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3759:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3760:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3761:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3762:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3763:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3764:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3765:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3766:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3767:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3768:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3769:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3770:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3771:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3772:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3773:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3774:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3775:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3776:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3777:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3778:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3779:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3780:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3781:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3782:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3783:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3784:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3785:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3786:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3787:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3788:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3789:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3790:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3791:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3792:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3793:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3794:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3795:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3796:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3797:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3798:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3799:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3800:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3801:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3802:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3803:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3804:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3805:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3806:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3807:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3808:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3809:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3810:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3811:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3812:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3813:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3814:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3815:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3816:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3817:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3818:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3819:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3820:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3821:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3822:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3823:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3824:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3825:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3826:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3827:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3828:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3829:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3830:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3831:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3832:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3833:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3834:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3835:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3836:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3837:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3838:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3839:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3840:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3841:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3842:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3843:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3844:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3845:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3846:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3847:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3848:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3849:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3850:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3851:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3852:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3853:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3854:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3855:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3856:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3857:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3858:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3859:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3860:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3861:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3862:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3863:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3864:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3865:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3866:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3867:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3868:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3869:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3870:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3871:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3872:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3873:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3874:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3875:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3876:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3877:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3878:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3879:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3880:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3881:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3882:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3883:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3884:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3885:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3886:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3887:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3888:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3889:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3890:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3891:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3892:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3893:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3894:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3895:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3896:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3897:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3898:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3899:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3900:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3901:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3902:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3903:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3904:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3905:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3906:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3907:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3908:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3909:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3910:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3911:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3912:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3913:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3914:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3915:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3916:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3917:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3918:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3919:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3920:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3921:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3922:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3923:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3924:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3925:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3926:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3927:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3928:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3929:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3930:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3931:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3932:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3933:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3934:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3935:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3936:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3937:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3938:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3939:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3940:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3941:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3942:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3943:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3944:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3945:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3946:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3947:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3948:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3949:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3950:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3951:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3952:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3953:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3954:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3955:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3956:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3957:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3958:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3959:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3960:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3961:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3962:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3963:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3964:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3965:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3966:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3967:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3968:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3969:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3970:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3971:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3972:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3973:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3974:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3975:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3976:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3977:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3978:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3979:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3980:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3981:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3982:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3983:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3984:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3985:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3986:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3987:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3988:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3989:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3990:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3991:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3992:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3993:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3994:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3995:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3996:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3997:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3998:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "3999:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4000:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4001:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4002:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4003:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4004:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4005:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4006:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4007:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4008:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4009:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4010:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4011:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4012:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4013:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4014:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4015:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4016:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4017:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4018:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4019:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4020:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4021:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4022:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4023:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4024:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4025:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4026:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4027:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4028:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4029:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4030:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4031:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4032:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 3, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_3_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4033:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4034:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4035:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4036:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4037:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4038:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4039:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4040:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4041:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4042:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4043:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4044:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4045:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4046:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4047:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4048:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4049:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4050:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4051:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4052:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4053:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4054:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4055:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4056:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4057:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4058:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4059:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4060:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4061:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4062:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4063:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4064:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4065:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4066:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4067:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4068:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4069:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4070:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4071:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4072:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4073:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4074:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4075:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4076:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4077:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4078:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4079:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4080:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4081:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4082:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4083:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4084:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4085:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4086:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4087:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4088:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4089:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4090:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4091:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4092:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4093:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4094:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4095:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4096:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4097:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4098:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4099:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4100:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4101:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4102:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4103:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4104:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4105:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4106:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4107:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4108:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4109:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4110:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4111:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4112:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4113:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4114:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4115:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4116:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4117:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4118:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4119:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4120:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4121:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4122:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4123:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4124:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4125:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4126:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4127:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4128:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4129:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4130:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4131:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4132:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4133:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4134:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4135:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4136:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4137:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4138:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4139:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4140:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4141:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4142:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4143:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4144:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4145:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4146:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4147:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4148:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4149:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4150:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4151:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4152:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4153:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4154:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4155:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4156:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4157:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4158:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4159:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4160:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4161:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4162:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4163:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4164:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4165:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4166:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4167:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4168:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4169:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4170:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4171:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4172:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4173:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4174:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4175:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4176:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4177:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4178:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4179:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4180:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4181:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4182:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4183:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4184:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4185:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4186:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4187:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4188:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4189:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4190:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4191:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4192:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4193:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4194:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4195:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4196:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4197:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4198:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4199:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4200:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4201:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4202:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4203:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4204:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4205:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4206:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4207:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4208:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4209:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4210:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4211:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4212:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4213:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4214:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4215:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4216:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4217:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4218:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4219:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4220:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4221:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4222:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4223:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4224:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4225:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4226:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4227:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4228:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4229:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4230:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4231:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4232:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4233:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4234:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4235:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4236:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4237:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4238:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4239:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4240:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4241:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4242:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4243:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4244:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4245:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4246:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4247:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4248:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4249:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4250:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4251:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4252:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4253:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4254:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4255:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4256:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4257:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4258:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4259:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4260:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4261:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4262:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4263:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4264:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4265:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4266:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4267:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4268:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4269:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4270:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4271:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4272:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4273:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4274:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4275:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4276:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4277:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4278:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4279:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4280:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4281:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4282:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4283:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4284:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4285:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4286:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4287:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4288:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4289:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4290:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4291:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4292:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4293:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4294:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4295:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4296:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4297:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4298:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4299:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4300:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4301:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4302:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4303:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4304:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4305:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4306:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4307:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4308:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4309:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4310:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4311:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4312:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4313:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4314:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4315:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4316:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4317:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4318:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4319:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4320:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 2, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_2PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_2PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4321:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4322:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4323:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4324:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4325:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4326:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4327:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4328:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4329:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4330:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4331:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4332:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4333:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4334:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4335:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4336:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4337:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4338:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4339:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4340:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4341:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4342:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4343:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4344:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4345:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4346:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4347:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4348:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4349:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4350:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4351:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4352:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4353:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4354:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4355:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4356:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4357:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4358:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4359:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4360:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4361:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4362:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4363:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4364:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4365:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4366:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4367:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4368:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4369:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4370:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4371:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4372:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4373:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4374:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4375:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4376:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4377:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4378:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4379:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4380:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4381:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4382:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4383:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4384:\n",
      "{'PC': 2, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4385:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4386:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4387:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4388:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4389:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4390:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4391:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4392:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4393:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4394:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4395:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4396:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4397:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4398:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4399:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4400:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4401:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4402:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4403:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4404:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4405:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4406:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4407:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4408:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4409:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4410:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4411:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4412:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4413:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4414:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4415:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4416:\n",
      "{'PC': 2, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4417:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4418:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4419:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4420:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4421:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4422:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4423:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4424:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4425:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4426:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4427:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4428:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4429:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4430:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4431:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4432:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4433:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4434:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4435:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4436:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4437:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4438:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4439:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4440:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4441:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4442:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4443:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4444:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4445:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4446:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4447:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4448:\n",
      "{'PC': 2, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4449:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4450:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4451:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4452:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4453:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4454:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4455:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4456:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4457:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4458:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4459:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4460:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4461:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4462:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4463:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4464:\n",
      "{'PC': 2, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_2PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_2PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4465:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4466:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4467:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4468:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4469:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4470:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4471:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4472:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4473:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4474:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4475:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4476:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4477:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4478:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4479:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4480:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C1_A2': 'DotProduct_SoE', 'DotProduct_3_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4481:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4482:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4483:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4484:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4485:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4486:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4487:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4488:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4489:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4490:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4491:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4492:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_NVL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4493:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4494:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4495:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4496:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 3}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C1_A3_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S3E_HRx2_C1_A3': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C1_A3_VL': 'MatrixVectorMultiply_SoE', 'Registered3to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_3_noHR_M_A3': 'DotProduct_noHR_M'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C1_A3_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4497:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4498:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4499:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4500:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4501:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4502:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4503:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4504:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4505:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4506:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4507:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4508:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_NVL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4509:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4510:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4511:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4512:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_3_noHR_C2_A2': 'DotProduct_noHR_C', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C2_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'AdderTree_2_A2': 'AdderTree_ASm', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'DotProduct_5_S3E_HRx2_C2_A2': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C2_A2_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C2_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4513:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4514:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4515:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4516:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4517:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4518:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4519:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx2_S3E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4520:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'OTItoSeries_5_HRx2_S3E_OR_NIL': 'OTItoSeries', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4521:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4522:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4523:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4524:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4525:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4526:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4527:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_NOR_IL': 'OTItoSeries', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4528:\n",
      "{'PC': 3, 'HRR': 2, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 3, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx2_S3E_OR_IL': 'OTItoSeries', 'DotProduct_Systolic_3': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S3E_HRx2_C3_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S3E_HRx2_C3_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S3E_HRx2_C3_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx2_S3E_C3_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4529:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 3, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4530:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4531:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4532:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4533:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4534:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4535:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4536:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4537:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4538:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4539:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4540:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4541:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4542:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4543:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4544:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4545:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4546:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4547:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4548:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4549:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4550:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4551:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4552:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4553:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4554:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4555:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4556:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4557:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4558:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4559:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx3_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4560:\n",
      "{'PC': 3, 'HRR': 3, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx3_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MultiplyAdd': 'MultiplyAdd', 'RegisteredMultiplier': 'RegisteredMultiplier'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx3_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4561:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4562:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4563:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4564:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4565:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4566:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4567:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4568:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4569:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4570:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4571:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4572:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_NVL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_NCL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4573:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4574:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4575:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4576:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 2}\n",
      "{'DotProduct_5_S2E_HRx3_C1_A2': 'DotProduct_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_2_noHR_M_A2': 'DotProduct_noHR_M', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C1_A2_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C1_A2_VL': 'MatrixVectorMultiply_SoE', 'Registered2to1Adder_NIR': 'RegisteredNto1Adder', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C1_A2_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4577:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4578:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4579:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4580:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4581:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4582:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4583:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4584:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'OTItoSeries_5_HRx4_S2E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4585:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4586:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4587:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4588:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_NVL': 'MatrixVectorMultiply_SoE', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4589:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4590:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_NRL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4591:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4592:\n",
      "{'PC': 3, 'HRR': 4, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 2, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S2E_HRx3_C2_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S2E_HRx3_C2_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S2E_HRx3_C2_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'DotProduct_Systolic_2': 'DotProduct_Systolic', 'MultiplyAdd': 'MultiplyAdd', 'OTItoSeries_5_HRx4_S2E_OR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx4_S2E_C2_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4593:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 2, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4594:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4595:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4596:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4597:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4598:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4599:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_NIL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4600:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 0, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'OTItoSeries_5_HRx5_S1E_OR_NIL': 'OTItoSeries', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_NIL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4601:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4602:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_NRL': 'MatrixMatrixMultiply_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4603:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4604:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 0, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_NVL': 'MatrixVectorMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL': 'MatrixMatrixMultiply_OTI', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_NCL_RL': 'MatrixMatrixMultiply_SoE'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_NCL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4605:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI', 'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4606:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 0, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_CL_NRL': 'MatrixMatrixMultiply_SoE', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_NRL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4607:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 0, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_NOR_IL': 'OTItoSeries'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTINR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "4608:\n",
      "{'PC': 3, 'HRR': 5, 'N': 5, 'NOEPS': 1, 'Q': 4, 'PR': 3, 'M': 4, 'ENABLE_ROW_LATCH': 1, 'ENABLE_OTI_OUTPUT_REGISTERS': 1, 'MAMCS': 1, 'ENABLE_INPUT_LATCH': 1, 'ENABLE_COLUMN_LATCH': 1, 'ADDER_SIZE': 0}\n",
      "{'RegisteredMultiplier': 'RegisteredMultiplier', 'DotProduct_5_S1E_HRx5_C1_A0': 'DotProduct_SoE', 'MatrixVectorMultiply_4_5_3PR_S1E_HRx5_C1_A0_VL': 'MatrixVectorMultiply_SoE', 'OTItoSeries_5_HRx5_S1E_OR_IL': 'OTItoSeries', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_S1E_HRx5_C1_A0_CL_RL': 'MatrixMatrixMultiply_SoE', 'MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL': 'MatrixMatrixMultiply_OTI'}\n",
      "MatrixMatrixMultiply_4_5_4_3PR_3PC_OTIR_HRx5_S1E_C1_A0_IL_CL_RL\n",
      "no of Synthesis modes = 1\n",
      "\n",
      "no of Projects: 4608\n",
      "total no of Synthesis modes: 4608\n"
     ]
    }
   ],
   "source": [
    "print(\"no of parameters: {}\".format(len(parameters)))\n",
    "print()\n",
    "\n",
    "Print_To_File = 1\n",
    "\n",
    "Files_Location = \"D:/Thesis_results/\"\n",
    "\n",
    "family = \"Spartan6\"\n",
    "device = \"xc6slx150\"\n",
    "package = \"fgg900\"\n",
    "speed_grade = \"-3\"\n",
    "\n",
    "NoOfRresults = 0\n",
    "NoOfRresultsT = 0\n",
    "NoOfParameters = len(parameters)\n",
    "parameters_result = {}\n",
    "#modules = {}\n",
    "\n",
    "NoOfVResults = 0\n",
    "NoOfVeilogParameters = len(verilog_parameters)\n",
    "verilog_parameters_result = {}\n",
    "\n",
    "generate_params(0)\n",
    "\n",
    "print(\"no of Projects: {}\".format(NoOfRresults))\n",
    "print(\"total no of Synthesis modes: {}\".format(NoOfRresultsT))"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
