Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\WAT\Quartus\trolley_system.qsys --synthesis=VHDL --output-directory=C:\WAT\Quartus\trolley_system\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading Quartus/trolley_system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 16.1]
Progress: Parameterizing module altpll_0
Progress: Adding button_button [altera_avalon_pio 16.1]
Progress: Parameterizing module button_button
Progress: Adding button_led [altera_avalon_pio 16.1]
Progress: Parameterizing module button_led
Progress: Adding cam_uart [altera_avalon_uart 16.1]
Progress: Parameterizing module cam_uart
Progress: Adding clk_0 [clock_source 16.1]
Progress: Parameterizing module clk_0
Progress: Adding epcs_flash_controller_0 [altera_avalon_epcs_flash_controller 16.1]
Progress: Parameterizing module epcs_flash_controller_0
Progress: Adding green_leds [altera_avalon_pio 16.1]
Progress: Parameterizing module green_leds
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding key [altera_avalon_pio 16.1]
Progress: Parameterizing module key
Progress: Adding motor_l [altera_avalon_pio 16.1]
Progress: Parameterizing module motor_l
Progress: Adding motor_r [altera_avalon_pio 16.1]
Progress: Parameterizing module motor_r
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding prox_sensor [altera_avalon_pio 16.1]
Progress: Parameterizing module prox_sensor
Progress: Adding sdram_controller_0 [altera_avalon_new_sdram_controller 16.1]
Progress: Parameterizing module sdram_controller_0
Progress: Adding speaker [altera_avalon_pio 16.1]
Progress: Parameterizing module speaker
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 16.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_0
Progress: Adding wifi_uart [altera_avalon_uart 16.1]
Progress: Parameterizing module wifi_uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: trolley_system.button_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: trolley_system.epcs_flash_controller_0: Legacy EPCS/EPCQx1 Flash Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: trolley_system.epcs_flash_controller_0: Dedicated AS interface is not supported, signals are exported to top level design.
Info: trolley_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: trolley_system.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: trolley_system.prox_sensor: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: trolley_system.sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: trolley_system.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: trolley_system.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: trolley_system.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: trolley_system: Generating trolley_system "trolley_system" for QUARTUS_SYNTH
Info: altpll_0: "trolley_system" instantiated altpll "altpll_0"
Info: button_button: Starting RTL generation for module 'trolley_system_button_button'
Info: button_button:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=trolley_system_button_button --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0003_button_button_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0003_button_button_gen//trolley_system_button_button_component_configuration.pl  --do_build_sim=0  ]
Info: button_button: Done RTL generation for module 'trolley_system_button_button'
Info: button_button: "trolley_system" instantiated altera_avalon_pio "button_button"
Info: button_led: Starting RTL generation for module 'trolley_system_button_led'
Info: button_led:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=trolley_system_button_led --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0004_button_led_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0004_button_led_gen//trolley_system_button_led_component_configuration.pl  --do_build_sim=0  ]
Info: button_led: Done RTL generation for module 'trolley_system_button_led'
Info: button_led: "trolley_system" instantiated altera_avalon_pio "button_led"
Info: cam_uart: Starting RTL generation for module 'trolley_system_cam_uart'
Info: cam_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=trolley_system_cam_uart --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0005_cam_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0005_cam_uart_gen//trolley_system_cam_uart_component_configuration.pl  --do_build_sim=0  ]
Info: cam_uart: Done RTL generation for module 'trolley_system_cam_uart'
Info: cam_uart: "trolley_system" instantiated altera_avalon_uart "cam_uart"
Info: epcs_flash_controller_0: Starting RTL generation for module 'trolley_system_epcs_flash_controller_0'
Info: epcs_flash_controller_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=trolley_system_epcs_flash_controller_0 --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0006_epcs_flash_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0006_epcs_flash_controller_0_gen//trolley_system_epcs_flash_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash_controller_0: Done RTL generation for module 'trolley_system_epcs_flash_controller_0'
Info: epcs_flash_controller_0: "trolley_system" instantiated altera_avalon_epcs_flash_controller "epcs_flash_controller_0"
Info: green_leds: Starting RTL generation for module 'trolley_system_green_leds'
Info: green_leds:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=trolley_system_green_leds --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0007_green_leds_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0007_green_leds_gen//trolley_system_green_leds_component_configuration.pl  --do_build_sim=0  ]
Info: green_leds: Done RTL generation for module 'trolley_system_green_leds'
Info: green_leds: "trolley_system" instantiated altera_avalon_pio "green_leds"
Info: jtag_uart_0: Starting RTL generation for module 'trolley_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=trolley_system_jtag_uart_0 --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0008_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0008_jtag_uart_0_gen//trolley_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'trolley_system_jtag_uart_0'
Info: jtag_uart_0: "trolley_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key: Starting RTL generation for module 'trolley_system_key'
Info: key:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=trolley_system_key --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0009_key_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0009_key_gen//trolley_system_key_component_configuration.pl  --do_build_sim=0  ]
Info: key: Done RTL generation for module 'trolley_system_key'
Info: key: "trolley_system" instantiated altera_avalon_pio "key"
Info: motor_l: Starting RTL generation for module 'trolley_system_motor_l'
Info: motor_l:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=trolley_system_motor_l --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0010_motor_l_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0010_motor_l_gen//trolley_system_motor_l_component_configuration.pl  --do_build_sim=0  ]
Info: motor_l: Done RTL generation for module 'trolley_system_motor_l'
Info: motor_l: "trolley_system" instantiated altera_avalon_pio "motor_l"
Info: nios2_gen2_0: "trolley_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'trolley_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=trolley_system_onchip_memory2_0 --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0011_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0011_onchip_memory2_0_gen//trolley_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'trolley_system_onchip_memory2_0'
Info: onchip_memory2_0: "trolley_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sdram_controller_0: Starting RTL generation for module 'trolley_system_sdram_controller_0'
Info: sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=trolley_system_sdram_controller_0 --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0012_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0012_sdram_controller_0_gen//trolley_system_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller_0: Done RTL generation for module 'trolley_system_sdram_controller_0'
Info: sdram_controller_0: "trolley_system" instantiated altera_avalon_new_sdram_controller "sdram_controller_0"
Info: sysid_qsys_0: "trolley_system" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'trolley_system_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=trolley_system_timer_0 --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0014_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0014_timer_0_gen//trolley_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'trolley_system_timer_0'
Info: timer_0: "trolley_system" instantiated altera_avalon_timer "timer_0"
Info: wifi_uart: Starting RTL generation for module 'trolley_system_wifi_uart'
Info: wifi_uart:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=trolley_system_wifi_uart --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0015_wifi_uart_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0015_wifi_uart_gen//trolley_system_wifi_uart_component_configuration.pl  --do_build_sim=0  ]
Info: wifi_uart: Done RTL generation for module 'trolley_system_wifi_uart'
Info: wifi_uart: "trolley_system" instantiated altera_avalon_uart "wifi_uart"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "trolley_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "trolley_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "trolley_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'trolley_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/16.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/16.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=trolley_system_nios2_gen2_0_cpu --dir=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0018_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/16.1/quartus/bin64/ --verilog --config=C:/Users/RANDYB~1/AppData/Local/Temp/alt7224_7325013615284425353.dir/0018_cpu_gen//trolley_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.02.27 14:10:58 (*) Starting Nios II generation
Info: cpu: # 2017.02.27 14:10:58 (*)   Checking for plaintext license.
Info: cpu: # 2017.02.27 14:11:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/16.1/quartus/bin64/
Info: cpu: # 2017.02.27 14:11:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.02.27 14:11:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.02.27 14:11:00 (*)   Plaintext license not found.
Info: cpu: # 2017.02.27 14:11:00 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.02.27 14:11:00 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.02.27 14:11:01 (*)   Creating all objects for CPU
Info: cpu: # 2017.02.27 14:11:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.02.27 14:11:06 (*)   Creating plain-text RTL
Info: cpu: # 2017.02.27 14:11:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'trolley_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/WAT/Quartus/trolley_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/WAT/Quartus/trolley_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/WAT/Quartus/trolley_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file C:/WAT/Quartus/trolley_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/WAT/Quartus/trolley_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info: trolley_system: Done "trolley_system" with 44 modules, 70 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
