ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"usart.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.crc16_update,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	crc16_update:
  26              	.LVL0:
  27              	.LFB244:
  28              		.file 1 "../STM32CUBEMX/Core/Src/usart.c"
   1:../STM32CUBEMX/Core/Src/usart.c **** /* USER CODE BEGIN Header */
   2:../STM32CUBEMX/Core/Src/usart.c **** /**
   3:../STM32CUBEMX/Core/Src/usart.c ****   ******************************************************************************
   4:../STM32CUBEMX/Core/Src/usart.c ****   * @file    usart.c
   5:../STM32CUBEMX/Core/Src/usart.c ****   * @brief   This file provides code for the configuration
   6:../STM32CUBEMX/Core/Src/usart.c ****   *          of the USART instances.
   7:../STM32CUBEMX/Core/Src/usart.c ****   ******************************************************************************
   8:../STM32CUBEMX/Core/Src/usart.c ****   * @attention
   9:../STM32CUBEMX/Core/Src/usart.c ****   *
  10:../STM32CUBEMX/Core/Src/usart.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:../STM32CUBEMX/Core/Src/usart.c ****   * All rights reserved.
  12:../STM32CUBEMX/Core/Src/usart.c ****   *
  13:../STM32CUBEMX/Core/Src/usart.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../STM32CUBEMX/Core/Src/usart.c ****   * in the root directory of this software component.
  15:../STM32CUBEMX/Core/Src/usart.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../STM32CUBEMX/Core/Src/usart.c ****   *
  17:../STM32CUBEMX/Core/Src/usart.c ****   ******************************************************************************
  18:../STM32CUBEMX/Core/Src/usart.c ****   */
  19:../STM32CUBEMX/Core/Src/usart.c **** /* USER CODE END Header */
  20:../STM32CUBEMX/Core/Src/usart.c **** /* Includes ------------------------------------------------------------------*/
  21:../STM32CUBEMX/Core/Src/usart.c **** #include "usart.h"
  22:../STM32CUBEMX/Core/Src/usart.c **** 
  23:../STM32CUBEMX/Core/Src/usart.c **** /* USER CODE BEGIN 0 */
  24:../STM32CUBEMX/Core/Src/usart.c **** #include "stm32f4xx_hal.h"
  25:../STM32CUBEMX/Core/Src/usart.c **** #include "uart_fifo.h"
  26:../STM32CUBEMX/Core/Src/usart.c **** #include "string.h"
  27:../STM32CUBEMX/Core/Src/usart.c **** extern uint8_t Uart3DMABuffer[UART3DMA_RXBUFFER_SIZE];
  28:../STM32CUBEMX/Core/Src/usart.c **** extern uint8_t Uart4DMABuffer[UART4DMA_RXBUFFER_SIZE];
  29:../STM32CUBEMX/Core/Src/usart.c **** UartDMADataTypeDef Uart1DMAData;
  30:../STM32CUBEMX/Core/Src/usart.c **** USART_CircularQueueTypeDef USART1_Software_FIFO={0};
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 2


  31:../STM32CUBEMX/Core/Src/usart.c **** uint16_t UART1_DMA_NDTR=0;
  32:../STM32CUBEMX/Core/Src/usart.c **** /* USER CODE END 0 */
  33:../STM32CUBEMX/Core/Src/usart.c **** 
  34:../STM32CUBEMX/Core/Src/usart.c **** UART_HandleTypeDef huart4;
  35:../STM32CUBEMX/Core/Src/usart.c **** UART_HandleTypeDef huart5;
  36:../STM32CUBEMX/Core/Src/usart.c **** UART_HandleTypeDef huart1;
  37:../STM32CUBEMX/Core/Src/usart.c **** UART_HandleTypeDef huart3;
  38:../STM32CUBEMX/Core/Src/usart.c **** DMA_HandleTypeDef hdma_uart4_rx;
  39:../STM32CUBEMX/Core/Src/usart.c **** DMA_HandleTypeDef hdma_uart4_tx;
  40:../STM32CUBEMX/Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart1_rx;
  41:../STM32CUBEMX/Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart1_tx;
  42:../STM32CUBEMX/Core/Src/usart.c **** DMA_HandleTypeDef hdma_usart3_rx;
  43:../STM32CUBEMX/Core/Src/usart.c **** 
  44:../STM32CUBEMX/Core/Src/usart.c **** /* UART4 init function */
  45:../STM32CUBEMX/Core/Src/usart.c **** void MX_UART4_Init(void)
  46:../STM32CUBEMX/Core/Src/usart.c **** {
  47:../STM32CUBEMX/Core/Src/usart.c **** 
  48:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_Init 0 */
  49:../STM32CUBEMX/Core/Src/usart.c **** 
  50:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_Init 0 */
  51:../STM32CUBEMX/Core/Src/usart.c **** 
  52:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_Init 1 */
  53:../STM32CUBEMX/Core/Src/usart.c **** 
  54:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_Init 1 */
  55:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Instance = UART4;
  56:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.BaudRate = 921600;
  57:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
  58:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
  59:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Parity = UART_PARITY_NONE;
  60:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
  61:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  62:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
  63:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
  64:../STM32CUBEMX/Core/Src/usart.c ****   {
  65:../STM32CUBEMX/Core/Src/usart.c ****     Error_Handler();
  66:../STM32CUBEMX/Core/Src/usart.c ****   }
  67:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_Init 2 */
  68:../STM32CUBEMX/Core/Src/usart.c **** 
  69:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_Init 2 */
  70:../STM32CUBEMX/Core/Src/usart.c **** 
  71:../STM32CUBEMX/Core/Src/usart.c **** }
  72:../STM32CUBEMX/Core/Src/usart.c **** /* UART5 init function */
  73:../STM32CUBEMX/Core/Src/usart.c **** void MX_UART5_Init(void)
  74:../STM32CUBEMX/Core/Src/usart.c **** {
  75:../STM32CUBEMX/Core/Src/usart.c **** 
  76:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_Init 0 */
  77:../STM32CUBEMX/Core/Src/usart.c **** 
  78:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_Init 0 */
  79:../STM32CUBEMX/Core/Src/usart.c **** 
  80:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_Init 1 */
  81:../STM32CUBEMX/Core/Src/usart.c **** 
  82:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_Init 1 */
  83:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Instance = UART5;
  84:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.BaudRate = 921600;
  85:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
  86:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
  87:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 3


  88:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
  89:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  90:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
  91:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
  92:../STM32CUBEMX/Core/Src/usart.c ****   {
  93:../STM32CUBEMX/Core/Src/usart.c ****     Error_Handler();
  94:../STM32CUBEMX/Core/Src/usart.c ****   }
  95:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_Init 2 */
  96:../STM32CUBEMX/Core/Src/usart.c **** 
  97:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_Init 2 */
  98:../STM32CUBEMX/Core/Src/usart.c **** 
  99:../STM32CUBEMX/Core/Src/usart.c **** }
 100:../STM32CUBEMX/Core/Src/usart.c **** /* USART1 init function */
 101:../STM32CUBEMX/Core/Src/usart.c **** 
 102:../STM32CUBEMX/Core/Src/usart.c **** void MX_USART1_UART_Init(void)
 103:../STM32CUBEMX/Core/Src/usart.c **** {
 104:../STM32CUBEMX/Core/Src/usart.c **** 
 105:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 0 */
 106:../STM32CUBEMX/Core/Src/usart.c **** 
 107:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_Init 0 */
 108:../STM32CUBEMX/Core/Src/usart.c **** 
 109:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 1 */
 110:../STM32CUBEMX/Core/Src/usart.c **** 
 111:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_Init 1 */
 112:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Instance = USART1;
 113:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.BaudRate = 921600;
 114:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 115:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 116:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 117:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 118:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 119:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 120:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 121:../STM32CUBEMX/Core/Src/usart.c ****   {
 122:../STM32CUBEMX/Core/Src/usart.c ****     Error_Handler();
 123:../STM32CUBEMX/Core/Src/usart.c ****   }
 124:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_Init 2 */
 125:../STM32CUBEMX/Core/Src/usart.c **** 
 126:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_Init 2 */
 127:../STM32CUBEMX/Core/Src/usart.c **** 
 128:../STM32CUBEMX/Core/Src/usart.c **** }
 129:../STM32CUBEMX/Core/Src/usart.c **** /* USART3 init function */
 130:../STM32CUBEMX/Core/Src/usart.c **** 
 131:../STM32CUBEMX/Core/Src/usart.c **** void MX_USART3_UART_Init(void)
 132:../STM32CUBEMX/Core/Src/usart.c **** {
 133:../STM32CUBEMX/Core/Src/usart.c **** 
 134:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 0 */
 135:../STM32CUBEMX/Core/Src/usart.c **** 
 136:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_Init 0 */
 137:../STM32CUBEMX/Core/Src/usart.c **** 
 138:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 1 */
 139:../STM32CUBEMX/Core/Src/usart.c **** 
 140:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_Init 1 */
 141:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Instance = USART3;
 142:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.BaudRate = 921600;
 143:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 144:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 4


 145:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 146:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 147:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 148:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 149:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 150:../STM32CUBEMX/Core/Src/usart.c ****   {
 151:../STM32CUBEMX/Core/Src/usart.c ****     Error_Handler();
 152:../STM32CUBEMX/Core/Src/usart.c ****   }
 153:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_Init 2 */
 154:../STM32CUBEMX/Core/Src/usart.c **** 
 155:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_Init 2 */
 156:../STM32CUBEMX/Core/Src/usart.c **** 
 157:../STM32CUBEMX/Core/Src/usart.c **** }
 158:../STM32CUBEMX/Core/Src/usart.c **** 
 159:../STM32CUBEMX/Core/Src/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
 160:../STM32CUBEMX/Core/Src/usart.c **** {
 161:../STM32CUBEMX/Core/Src/usart.c **** 
 162:../STM32CUBEMX/Core/Src/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 163:../STM32CUBEMX/Core/Src/usart.c ****   if(uartHandle->Instance==UART4)
 164:../STM32CUBEMX/Core/Src/usart.c ****   {
 165:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 166:../STM32CUBEMX/Core/Src/usart.c **** 
 167:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_MspInit 0 */
 168:../STM32CUBEMX/Core/Src/usart.c ****     /* UART4 clock enable */
 169:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 170:../STM32CUBEMX/Core/Src/usart.c **** 
 171:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 172:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 173:../STM32CUBEMX/Core/Src/usart.c ****     PC10     ------> UART4_TX
 174:../STM32CUBEMX/Core/Src/usart.c ****     PC11     ------> UART4_RX
 175:../STM32CUBEMX/Core/Src/usart.c ****     */
 176:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 177:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 178:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 179:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 180:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 181:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 182:../STM32CUBEMX/Core/Src/usart.c **** 
 183:../STM32CUBEMX/Core/Src/usart.c ****     /* UART4 DMA Init */
 184:../STM32CUBEMX/Core/Src/usart.c ****     /* UART4_RX Init */
 185:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Instance = DMA1_Stream2;
 186:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 187:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 188:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 189:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 190:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 191:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 192:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 193:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 194:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 195:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 196:../STM32CUBEMX/Core/Src/usart.c ****     {
 197:../STM32CUBEMX/Core/Src/usart.c ****       Error_Handler();
 198:../STM32CUBEMX/Core/Src/usart.c ****     }
 199:../STM32CUBEMX/Core/Src/usart.c **** 
 200:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 201:../STM32CUBEMX/Core/Src/usart.c **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 5


 202:../STM32CUBEMX/Core/Src/usart.c ****     /* UART4_TX Init */
 203:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Instance = DMA1_Stream4;
 204:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 205:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 206:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 207:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 208:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 209:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 210:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 211:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 212:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 213:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 214:../STM32CUBEMX/Core/Src/usart.c ****     {
 215:../STM32CUBEMX/Core/Src/usart.c ****       Error_Handler();
 216:../STM32CUBEMX/Core/Src/usart.c ****     }
 217:../STM32CUBEMX/Core/Src/usart.c **** 
 218:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 219:../STM32CUBEMX/Core/Src/usart.c **** 
 220:../STM32CUBEMX/Core/Src/usart.c ****     /* UART4 interrupt Init */
 221:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 222:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(UART4_IRQn);
 223:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 224:../STM32CUBEMX/Core/Src/usart.c **** 
 225:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_MspInit 1 */
 226:../STM32CUBEMX/Core/Src/usart.c ****   }
 227:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==UART5)
 228:../STM32CUBEMX/Core/Src/usart.c ****   {
 229:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspInit 0 */
 230:../STM32CUBEMX/Core/Src/usart.c **** 
 231:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_MspInit 0 */
 232:../STM32CUBEMX/Core/Src/usart.c ****     /* UART5 clock enable */
 233:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_UART5_CLK_ENABLE();
 234:../STM32CUBEMX/Core/Src/usart.c **** 
 235:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 236:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 237:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 238:../STM32CUBEMX/Core/Src/usart.c ****     PC12     ------> UART5_TX
 239:../STM32CUBEMX/Core/Src/usart.c ****     PD2     ------> UART5_RX
 240:../STM32CUBEMX/Core/Src/usart.c ****     */
 241:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 242:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 244:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 245:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 246:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 247:../STM32CUBEMX/Core/Src/usart.c **** 
 248:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 249:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 250:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 252:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 253:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 254:../STM32CUBEMX/Core/Src/usart.c **** 
 255:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 256:../STM32CUBEMX/Core/Src/usart.c **** 
 257:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_MspInit 1 */
 258:../STM32CUBEMX/Core/Src/usart.c ****   }
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 6


 259:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==USART1)
 260:../STM32CUBEMX/Core/Src/usart.c ****   {
 261:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 262:../STM32CUBEMX/Core/Src/usart.c **** 
 263:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 0 */
 264:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1 clock enable */
 265:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 266:../STM32CUBEMX/Core/Src/usart.c **** 
 267:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 268:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 269:../STM32CUBEMX/Core/Src/usart.c ****     PA9     ------> USART1_TX
 270:../STM32CUBEMX/Core/Src/usart.c ****     PA10     ------> USART1_RX
 271:../STM32CUBEMX/Core/Src/usart.c ****     */
 272:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 273:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 274:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 275:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 276:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 277:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 278:../STM32CUBEMX/Core/Src/usart.c **** 
 279:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1 DMA Init */
 280:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1_RX Init */
 281:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Instance = DMA2_Stream5;
 282:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 283:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 284:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 285:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 286:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 287:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 288:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 289:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 290:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 291:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 292:../STM32CUBEMX/Core/Src/usart.c ****     {
 293:../STM32CUBEMX/Core/Src/usart.c ****       Error_Handler();
 294:../STM32CUBEMX/Core/Src/usart.c ****     }
 295:../STM32CUBEMX/Core/Src/usart.c **** 
 296:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 297:../STM32CUBEMX/Core/Src/usart.c **** 
 298:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1_TX Init */
 299:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Instance = DMA2_Stream7;
 300:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 301:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 302:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 303:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 304:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 305:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 306:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 307:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 308:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 309:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 310:../STM32CUBEMX/Core/Src/usart.c ****     {
 311:../STM32CUBEMX/Core/Src/usart.c ****       Error_Handler();
 312:../STM32CUBEMX/Core/Src/usart.c ****     }
 313:../STM32CUBEMX/Core/Src/usart.c **** 
 314:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 315:../STM32CUBEMX/Core/Src/usart.c **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 7


 316:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1 interrupt Init */
 317:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 318:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 319:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 320:../STM32CUBEMX/Core/Src/usart.c ****   
 321:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_MspInit 1 */
 322:../STM32CUBEMX/Core/Src/usart.c ****   }
 323:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==USART3)
 324:../STM32CUBEMX/Core/Src/usart.c ****   {
 325:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 326:../STM32CUBEMX/Core/Src/usart.c **** 
 327:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_MspInit 0 */
 328:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3 clock enable */
 329:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 330:../STM32CUBEMX/Core/Src/usart.c **** 
 331:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 332:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 333:../STM32CUBEMX/Core/Src/usart.c ****     PB10     ------> USART3_TX
 334:../STM32CUBEMX/Core/Src/usart.c ****     PB11     ------> USART3_RX
 335:../STM32CUBEMX/Core/Src/usart.c ****     */
 336:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 337:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 338:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 339:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 340:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 341:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 342:../STM32CUBEMX/Core/Src/usart.c **** 
 343:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3 DMA Init */
 344:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3_RX Init */
 345:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Instance = DMA1_Stream1;
 346:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 347:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 348:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 349:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 350:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 351:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 352:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 353:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 354:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 355:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 356:../STM32CUBEMX/Core/Src/usart.c ****     {
 357:../STM32CUBEMX/Core/Src/usart.c ****       Error_Handler();
 358:../STM32CUBEMX/Core/Src/usart.c ****     }
 359:../STM32CUBEMX/Core/Src/usart.c **** 
 360:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 361:../STM32CUBEMX/Core/Src/usart.c **** 
 362:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3 interrupt Init */
 363:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 364:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 365:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 366:../STM32CUBEMX/Core/Src/usart.c **** 	
 367:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_MspInit 1 */
 368:../STM32CUBEMX/Core/Src/usart.c ****   }
 369:../STM32CUBEMX/Core/Src/usart.c **** }
 370:../STM32CUBEMX/Core/Src/usart.c **** 
 371:../STM32CUBEMX/Core/Src/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
 372:../STM32CUBEMX/Core/Src/usart.c **** {
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 8


 373:../STM32CUBEMX/Core/Src/usart.c **** 
 374:../STM32CUBEMX/Core/Src/usart.c ****   if(uartHandle->Instance==UART4)
 375:../STM32CUBEMX/Core/Src/usart.c ****   {
 376:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 377:../STM32CUBEMX/Core/Src/usart.c **** 
 378:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_MspDeInit 0 */
 379:../STM32CUBEMX/Core/Src/usart.c ****     /* Peripheral clock disable */
 380:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 381:../STM32CUBEMX/Core/Src/usart.c **** 
 382:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 383:../STM32CUBEMX/Core/Src/usart.c ****     PC10     ------> UART4_TX
 384:../STM32CUBEMX/Core/Src/usart.c ****     PC11     ------> UART4_RX
 385:../STM32CUBEMX/Core/Src/usart.c ****     */
 386:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 387:../STM32CUBEMX/Core/Src/usart.c **** 
 388:../STM32CUBEMX/Core/Src/usart.c ****     /* UART4 DMA DeInit */
 389:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 390:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 391:../STM32CUBEMX/Core/Src/usart.c **** 
 392:../STM32CUBEMX/Core/Src/usart.c ****     /* UART4 interrupt Deinit */
 393:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(UART4_IRQn);
 394:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 395:../STM32CUBEMX/Core/Src/usart.c **** 
 396:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART4_MspDeInit 1 */
 397:../STM32CUBEMX/Core/Src/usart.c ****   }
 398:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==UART5)
 399:../STM32CUBEMX/Core/Src/usart.c ****   {
 400:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspDeInit 0 */
 401:../STM32CUBEMX/Core/Src/usart.c **** 
 402:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_MspDeInit 0 */
 403:../STM32CUBEMX/Core/Src/usart.c ****     /* Peripheral clock disable */
 404:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_UART5_CLK_DISABLE();
 405:../STM32CUBEMX/Core/Src/usart.c **** 
 406:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 407:../STM32CUBEMX/Core/Src/usart.c ****     PC12     ------> UART5_TX
 408:../STM32CUBEMX/Core/Src/usart.c ****     PD2     ------> UART5_RX
 409:../STM32CUBEMX/Core/Src/usart.c ****     */
 410:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 411:../STM32CUBEMX/Core/Src/usart.c **** 
 412:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 413:../STM32CUBEMX/Core/Src/usart.c **** 
 414:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 415:../STM32CUBEMX/Core/Src/usart.c **** 
 416:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END UART5_MspDeInit 1 */
 417:../STM32CUBEMX/Core/Src/usart.c ****   }
 418:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==USART1)
 419:../STM32CUBEMX/Core/Src/usart.c ****   {
 420:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 421:../STM32CUBEMX/Core/Src/usart.c **** 
 422:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 0 */
 423:../STM32CUBEMX/Core/Src/usart.c ****     /* Peripheral clock disable */
 424:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 425:../STM32CUBEMX/Core/Src/usart.c **** 
 426:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 427:../STM32CUBEMX/Core/Src/usart.c ****     PA9     ------> USART1_TX
 428:../STM32CUBEMX/Core/Src/usart.c ****     PA10     ------> USART1_RX
 429:../STM32CUBEMX/Core/Src/usart.c ****     */
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 9


 430:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 431:../STM32CUBEMX/Core/Src/usart.c **** 
 432:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1 DMA DeInit */
 433:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 434:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 435:../STM32CUBEMX/Core/Src/usart.c **** 
 436:../STM32CUBEMX/Core/Src/usart.c ****     /* USART1 interrupt Deinit */
 437:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 438:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 439:../STM32CUBEMX/Core/Src/usart.c **** 
 440:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART1_MspDeInit 1 */
 441:../STM32CUBEMX/Core/Src/usart.c ****   }
 442:../STM32CUBEMX/Core/Src/usart.c ****   else if(uartHandle->Instance==USART3)
 443:../STM32CUBEMX/Core/Src/usart.c ****   {
 444:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 445:../STM32CUBEMX/Core/Src/usart.c **** 
 446:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_MspDeInit 0 */
 447:../STM32CUBEMX/Core/Src/usart.c ****     /* Peripheral clock disable */
 448:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 449:../STM32CUBEMX/Core/Src/usart.c **** 
 450:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 451:../STM32CUBEMX/Core/Src/usart.c ****     PB10     ------> USART3_TX
 452:../STM32CUBEMX/Core/Src/usart.c ****     PB11     ------> USART3_RX
 453:../STM32CUBEMX/Core/Src/usart.c ****     */
 454:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 455:../STM32CUBEMX/Core/Src/usart.c **** 
 456:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3 DMA DeInit */
 457:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmarx);
 458:../STM32CUBEMX/Core/Src/usart.c **** 
 459:../STM32CUBEMX/Core/Src/usart.c ****     /* USART3 interrupt Deinit */
 460:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 461:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 462:../STM32CUBEMX/Core/Src/usart.c **** 
 463:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE END USART3_MspDeInit 1 */
 464:../STM32CUBEMX/Core/Src/usart.c ****   }
 465:../STM32CUBEMX/Core/Src/usart.c **** }
 466:../STM32CUBEMX/Core/Src/usart.c **** 
 467:../STM32CUBEMX/Core/Src/usart.c **** /* USER CODE BEGIN 1 */
 468:../STM32CUBEMX/Core/Src/usart.c **** 
 469:../STM32CUBEMX/Core/Src/usart.c **** HAL_StatusTypeDef HAL_UART_DMA_StopTx(UART_HandleTypeDef *huart)
 470:../STM32CUBEMX/Core/Src/usart.c **** {
 471:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 472:../STM32CUBEMX/Core/Src/usart.c **** 	to call the HAL UART API under callbacks HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback():
 473:../STM32CUBEMX/Core/Src/usart.c **** 	when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
 474:../STM32CUBEMX/Core/Src/usart.c **** 	and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
 475:../STM32CUBEMX/Core/Src/usart.c **** 	*/
 476:../STM32CUBEMX/Core/Src/usart.c **** 	/* Disable the UART Tx/Rx DMA requests */
 477:../STM32CUBEMX/Core/Src/usart.c **** 	huart->Instance->CR3 &= ~USART_CR3_DMAT;
 478:../STM32CUBEMX/Core/Src/usart.c **** 	/* Abort the UART DMA rx Stream */
 479:../STM32CUBEMX/Core/Src/usart.c **** 	if(huart->hdmatx != NULL)
 480:../STM32CUBEMX/Core/Src/usart.c **** 	{
 481:../STM32CUBEMX/Core/Src/usart.c **** 		HAL_DMA_Abort(huart->hdmatx);
 482:../STM32CUBEMX/Core/Src/usart.c **** 	}
 483:../STM32CUBEMX/Core/Src/usart.c **** 	if(huart->gState == HAL_UART_STATE_BUSY_TX_RX)
 484:../STM32CUBEMX/Core/Src/usart.c **** 		huart->gState = HAL_UART_STATE_BUSY_RX;
 485:../STM32CUBEMX/Core/Src/usart.c **** 	else
 486:../STM32CUBEMX/Core/Src/usart.c **** 		huart->gState = HAL_UART_STATE_READY;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 10


 487:../STM32CUBEMX/Core/Src/usart.c **** 	return HAL_OK;
 488:../STM32CUBEMX/Core/Src/usart.c **** }
 489:../STM32CUBEMX/Core/Src/usart.c **** //#include "stm32f4xx.h"
 490:../STM32CUBEMX/Core/Src/usart.c **** HAL_StatusTypeDef HAL_UART_DMA_StopRx(UART_HandleTypeDef *huart)
 491:../STM32CUBEMX/Core/Src/usart.c **** {
 492:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 493:../STM32CUBEMX/Core/Src/usart.c **** 	to call the HAL UART API under callbacks HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback():
 494:../STM32CUBEMX/Core/Src/usart.c **** 	when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
 495:../STM32CUBEMX/Core/Src/usart.c **** 	and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
 496:../STM32CUBEMX/Core/Src/usart.c **** 	*/
 497:../STM32CUBEMX/Core/Src/usart.c **** 	/* Stop UART DMA Rx request if ongoing */
 498:../STM32CUBEMX/Core/Src/usart.c **** 	uint32_t dmarequest = 0x00U;
 499:../STM32CUBEMX/Core/Src/usart.c **** 	dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 500:../STM32CUBEMX/Core/Src/usart.c **** 	if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 501:../STM32CUBEMX/Core/Src/usart.c **** 	{
 502:../STM32CUBEMX/Core/Src/usart.c **** 		ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 503:../STM32CUBEMX/Core/Src/usart.c **** 
 504:../STM32CUBEMX/Core/Src/usart.c **** 		/* Abort the UART DMA Rx stream */
 505:../STM32CUBEMX/Core/Src/usart.c **** 		if (huart->hdmarx != NULL)
 506:../STM32CUBEMX/Core/Src/usart.c **** 		{
 507:../STM32CUBEMX/Core/Src/usart.c **** 		  HAL_DMA_Abort(huart->hdmarx);
 508:../STM32CUBEMX/Core/Src/usart.c **** 		}
 509:../STM32CUBEMX/Core/Src/usart.c **** 		//UART_EndRxTransfer(huart);//static Expand start
 510:../STM32CUBEMX/Core/Src/usart.c **** 		/* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
 511:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 512:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 513:../STM32CUBEMX/Core/Src/usart.c **** 
 514:../STM32CUBEMX/Core/Src/usart.c **** 		  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
 515:../STM32CUBEMX/Core/Src/usart.c **** 		  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 516:../STM32CUBEMX/Core/Src/usart.c **** 		  {
 517:../STM32CUBEMX/Core/Src/usart.c **** 			ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 518:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 519:../STM32CUBEMX/Core/Src/usart.c **** 
 520:../STM32CUBEMX/Core/Src/usart.c **** 		  /* At end of Rx process, restore huart->RxState to Ready */
 521:../STM32CUBEMX/Core/Src/usart.c **** 		  huart->RxState = HAL_UART_STATE_READY;
 522:../STM32CUBEMX/Core/Src/usart.c **** 		  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 523:../STM32CUBEMX/Core/Src/usart.c **** 		//static Expand start
 524:../STM32CUBEMX/Core/Src/usart.c **** 	}
 525:../STM32CUBEMX/Core/Src/usart.c **** 	return HAL_OK;
 526:../STM32CUBEMX/Core/Src/usart.c **** }
 527:../STM32CUBEMX/Core/Src/usart.c **** 
 528:../STM32CUBEMX/Core/Src/usart.c **** uint8_t achCRCHi[]={ 0,193,129,64,1,192,128,65,1,192,128,65,0,193,129,64,1,192,128,65,0,193,129,64,
 529:../STM32CUBEMX/Core/Src/usart.c **** uint8_t achCRCLo[]={ 0,192,193,1,195,3,2,194,198,6,7,199,5,197,196,4,204,12,13,205,15,207,206,14,10
 530:../STM32CUBEMX/Core/Src/usart.c **** 	
 531:../STM32CUBEMX/Core/Src/usart.c **** uint16_t CalcCRC_Modbus(uint8_t MsgToCRC[],int MsgLenToCRC)
 532:../STM32CUBEMX/Core/Src/usart.c **** {
 533:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crchi = 0xff;
 534:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crclo = 0xff;
 535:../STM32CUBEMX/Core/Src/usart.c **** 	int idx=0;
 536:../STM32CUBEMX/Core/Src/usart.c **** 	for(idx=0;idx<MsgLenToCRC;idx++)
 537:../STM32CUBEMX/Core/Src/usart.c **** 	{
 538:../STM32CUBEMX/Core/Src/usart.c **** 		uint8_t idxCRC = (uint8_t)(crchi^MsgToCRC[idx]);
 539:../STM32CUBEMX/Core/Src/usart.c **** 		crchi = (uint8_t)( crclo^achCRCHi[idxCRC] );
 540:../STM32CUBEMX/Core/Src/usart.c ****         crclo = (uint8_t)( achCRCLo[idxCRC] );
 541:../STM32CUBEMX/Core/Src/usart.c **** 	}
 542:../STM32CUBEMX/Core/Src/usart.c **** 	return crchi<<8|crclo;
 543:../STM32CUBEMX/Core/Src/usart.c **** }
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 11


 544:../STM32CUBEMX/Core/Src/usart.c **** 
 545:../STM32CUBEMX/Core/Src/usart.c **** static void crc16_update(uint16_t *currect_crc, const uint8_t *src, uint32_t len)
 546:../STM32CUBEMX/Core/Src/usart.c **** {
  29              		.loc 1 546 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 546 1 is_stmt 0 view .LVU1
  34 0000 10B5     		push	{r4, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 14, -4
  39 0002 0446     		mov	r4, r0
  40 0004 0846     		mov	r0, r1
  41              	.LVL1:
  42              		.loc 1 546 1 view .LVU2
  43 0006 1146     		mov	r1, r2
  44              	.LVL2:
 547:../STM32CUBEMX/Core/Src/usart.c ****     uint32_t crc = *currect_crc;
  45              		.loc 1 547 5 is_stmt 1 view .LVU3
  46              		.loc 1 547 20 is_stmt 0 view .LVU4
  47 0008 2388     		ldrh	r3, [r4]
  48              	.LVL3:
 548:../STM32CUBEMX/Core/Src/usart.c ****     uint32_t j;
  49              		.loc 1 548 5 is_stmt 1 view .LVU5
 549:../STM32CUBEMX/Core/Src/usart.c ****     for (j=0; j < len; ++j)
  50              		.loc 1 549 5 view .LVU6
  51              		.loc 1 549 11 is_stmt 0 view .LVU7
  52 000a 0022     		movs	r2, #0
  53              	.LVL4:
  54              		.loc 1 549 5 view .LVU8
  55 000c 10E0     		b	.L2
  56              	.LVL5:
  57              	.L7:
  58              	.LBB22:
  59              	.LBB23:
 550:../STM32CUBEMX/Core/Src/usart.c ****     {
 551:../STM32CUBEMX/Core/Src/usart.c ****         uint32_t i;
 552:../STM32CUBEMX/Core/Src/usart.c ****         uint32_t byte = src[j];
 553:../STM32CUBEMX/Core/Src/usart.c ****         crc ^= byte << 8;
 554:../STM32CUBEMX/Core/Src/usart.c ****         for (i = 0; i < 8; ++i)
 555:../STM32CUBEMX/Core/Src/usart.c ****         {
 556:../STM32CUBEMX/Core/Src/usart.c ****             uint32_t temp = crc << 1;
  60              		.loc 1 556 22 view .LVU9
  61 000e 7346     		mov	r3, lr
  62              	.LVL6:
  63              	.L4:
 557:../STM32CUBEMX/Core/Src/usart.c ****             if (crc & 0x8000)
 558:../STM32CUBEMX/Core/Src/usart.c ****             {
 559:../STM32CUBEMX/Core/Src/usart.c ****                 temp ^= 0x1021;
 560:../STM32CUBEMX/Core/Src/usart.c ****             }
 561:../STM32CUBEMX/Core/Src/usart.c ****             crc = temp;
  64              		.loc 1 561 13 is_stmt 1 discriminator 2 view .LVU10
  65              		.loc 1 561 13 is_stmt 0 discriminator 2 view .LVU11
  66              	.LBE23:
 554:../STM32CUBEMX/Core/Src/usart.c ****         {
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 12


  67              		.loc 1 554 28 is_stmt 1 discriminator 2 view .LVU12
  68 0010 0CF1010C 		add	ip, ip, #1
  69              	.LVL7:
  70              	.L3:
 554:../STM32CUBEMX/Core/Src/usart.c ****         {
  71              		.loc 1 554 23 discriminator 1 view .LVU13
  72 0014 BCF1070F 		cmp	ip, #7
  73 0018 09D8     		bhi	.L9
  74              	.LBB24:
 556:../STM32CUBEMX/Core/Src/usart.c ****             if (crc & 0x8000)
  75              		.loc 1 556 13 view .LVU14
 556:../STM32CUBEMX/Core/Src/usart.c ****             if (crc & 0x8000)
  76              		.loc 1 556 22 is_stmt 0 view .LVU15
  77 001a 4FEA430E 		lsl	lr, r3, #1
  78              	.LVL8:
 557:../STM32CUBEMX/Core/Src/usart.c ****             if (crc & 0x8000)
  79              		.loc 1 557 13 is_stmt 1 view .LVU16
 557:../STM32CUBEMX/Core/Src/usart.c ****             if (crc & 0x8000)
  80              		.loc 1 557 16 is_stmt 0 view .LVU17
  81 001e 13F4004F 		tst	r3, #32768
  82 0022 F4D0     		beq	.L7
 559:../STM32CUBEMX/Core/Src/usart.c ****             }
  83              		.loc 1 559 17 is_stmt 1 view .LVU18
 559:../STM32CUBEMX/Core/Src/usart.c ****             }
  84              		.loc 1 559 22 is_stmt 0 view .LVU19
  85 0024 8EF48153 		eor	r3, lr, #4128
  86              	.LVL9:
 559:../STM32CUBEMX/Core/Src/usart.c ****             }
  87              		.loc 1 559 22 view .LVU20
  88 0028 83F00103 		eor	r3, r3, #1
  89              	.LVL10:
 559:../STM32CUBEMX/Core/Src/usart.c ****             }
  90              		.loc 1 559 22 view .LVU21
  91 002c F0E7     		b	.L4
  92              	.LVL11:
  93              	.L9:
 559:../STM32CUBEMX/Core/Src/usart.c ****             }
  94              		.loc 1 559 22 view .LVU22
  95              	.LBE24:
  96              	.LBE22:
 549:../STM32CUBEMX/Core/Src/usart.c ****     {
  97              		.loc 1 549 24 is_stmt 1 discriminator 2 view .LVU23
  98 002e 0132     		adds	r2, r2, #1
  99              	.LVL12:
 100              	.L2:
 549:../STM32CUBEMX/Core/Src/usart.c ****     {
 101              		.loc 1 549 17 discriminator 1 view .LVU24
 102 0030 8A42     		cmp	r2, r1
 103 0032 06D2     		bcs	.L10
 104              	.LBB25:
 551:../STM32CUBEMX/Core/Src/usart.c ****         uint32_t byte = src[j];
 105              		.loc 1 551 9 view .LVU25
 552:../STM32CUBEMX/Core/Src/usart.c ****         crc ^= byte << 8;
 106              		.loc 1 552 9 view .LVU26
 552:../STM32CUBEMX/Core/Src/usart.c ****         crc ^= byte << 8;
 107              		.loc 1 552 28 is_stmt 0 view .LVU27
 108 0034 10F802C0 		ldrb	ip, [r0, r2]	@ zero_extendqisi2
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 13


 109              	.LVL13:
 553:../STM32CUBEMX/Core/Src/usart.c ****         for (i = 0; i < 8; ++i)
 110              		.loc 1 553 9 is_stmt 1 view .LVU28
 553:../STM32CUBEMX/Core/Src/usart.c ****         for (i = 0; i < 8; ++i)
 111              		.loc 1 553 13 is_stmt 0 view .LVU29
 112 0038 83EA0C23 		eor	r3, r3, ip, lsl #8
 113              	.LVL14:
 554:../STM32CUBEMX/Core/Src/usart.c ****         {
 114              		.loc 1 554 9 is_stmt 1 view .LVU30
 554:../STM32CUBEMX/Core/Src/usart.c ****         {
 115              		.loc 1 554 16 is_stmt 0 view .LVU31
 116 003c 4FF0000C 		mov	ip, #0
 117              	.LVL15:
 554:../STM32CUBEMX/Core/Src/usart.c ****         {
 118              		.loc 1 554 9 view .LVU32
 119 0040 E8E7     		b	.L3
 120              	.LVL16:
 121              	.L10:
 554:../STM32CUBEMX/Core/Src/usart.c ****         {
 122              		.loc 1 554 9 view .LVU33
 123              	.LBE25:
 562:../STM32CUBEMX/Core/Src/usart.c ****         }
 563:../STM32CUBEMX/Core/Src/usart.c ****     } 
 564:../STM32CUBEMX/Core/Src/usart.c ****     *currect_crc = crc;
 124              		.loc 1 564 5 is_stmt 1 view .LVU34
 125              		.loc 1 564 18 is_stmt 0 view .LVU35
 126 0042 2380     		strh	r3, [r4]	@ movhi
 565:../STM32CUBEMX/Core/Src/usart.c **** }
 127              		.loc 1 565 1 view .LVU36
 128 0044 10BD     		pop	{r4, pc}
 129              		.loc 1 565 1 view .LVU37
 130              		.cfi_endproc
 131              	.LFE244:
 133              		.section	.text.MX_UART4_Init,"ax",%progbits
 134              		.align	1
 135              		.global	MX_UART4_Init
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	MX_UART4_Init:
 141              	.LFB235:
  46:../STM32CUBEMX/Core/Src/usart.c **** 
 142              		.loc 1 46 1 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146 0000 08B5     		push	{r3, lr}
 147              	.LCFI1:
 148              		.cfi_def_cfa_offset 8
 149              		.cfi_offset 3, -8
 150              		.cfi_offset 14, -4
  55:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.BaudRate = 921600;
 151              		.loc 1 55 3 view .LVU39
  55:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.BaudRate = 921600;
 152              		.loc 1 55 19 is_stmt 0 view .LVU40
 153 0002 0A48     		ldr	r0, .L15
 154 0004 0A4B     		ldr	r3, .L15+4
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 14


 155 0006 0360     		str	r3, [r0]
  56:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 156              		.loc 1 56 3 is_stmt 1 view .LVU41
  56:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 157              		.loc 1 56 24 is_stmt 0 view .LVU42
 158 0008 4FF46123 		mov	r3, #921600
 159 000c 4360     		str	r3, [r0, #4]
  57:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 160              		.loc 1 57 3 is_stmt 1 view .LVU43
  57:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 161              		.loc 1 57 26 is_stmt 0 view .LVU44
 162 000e 0023     		movs	r3, #0
 163 0010 8360     		str	r3, [r0, #8]
  58:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 164              		.loc 1 58 3 is_stmt 1 view .LVU45
  58:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 165              		.loc 1 58 24 is_stmt 0 view .LVU46
 166 0012 C360     		str	r3, [r0, #12]
  59:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 167              		.loc 1 59 3 is_stmt 1 view .LVU47
  59:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 168              		.loc 1 59 22 is_stmt 0 view .LVU48
 169 0014 0361     		str	r3, [r0, #16]
  60:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 170              		.loc 1 60 3 is_stmt 1 view .LVU49
  60:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 171              		.loc 1 60 20 is_stmt 0 view .LVU50
 172 0016 0C22     		movs	r2, #12
 173 0018 4261     		str	r2, [r0, #20]
  61:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 174              		.loc 1 61 3 is_stmt 1 view .LVU51
  61:../STM32CUBEMX/Core/Src/usart.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 175              		.loc 1 61 25 is_stmt 0 view .LVU52
 176 001a 8361     		str	r3, [r0, #24]
  62:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 177              		.loc 1 62 3 is_stmt 1 view .LVU53
  62:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 178              		.loc 1 62 28 is_stmt 0 view .LVU54
 179 001c C361     		str	r3, [r0, #28]
  63:../STM32CUBEMX/Core/Src/usart.c ****   {
 180              		.loc 1 63 3 is_stmt 1 view .LVU55
  63:../STM32CUBEMX/Core/Src/usart.c ****   {
 181              		.loc 1 63 7 is_stmt 0 view .LVU56
 182 001e FFF7FEFF 		bl	HAL_UART_Init
 183              	.LVL17:
  63:../STM32CUBEMX/Core/Src/usart.c ****   {
 184              		.loc 1 63 6 view .LVU57
 185 0022 00B9     		cbnz	r0, .L14
 186              	.L11:
  71:../STM32CUBEMX/Core/Src/usart.c **** /* UART5 init function */
 187              		.loc 1 71 1 view .LVU58
 188 0024 08BD     		pop	{r3, pc}
 189              	.L14:
  65:../STM32CUBEMX/Core/Src/usart.c ****   }
 190              		.loc 1 65 5 is_stmt 1 view .LVU59
 191 0026 FFF7FEFF 		bl	Error_Handler
 192              	.LVL18:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 15


  71:../STM32CUBEMX/Core/Src/usart.c **** /* UART5 init function */
 193              		.loc 1 71 1 is_stmt 0 view .LVU60
 194 002a FBE7     		b	.L11
 195              	.L16:
 196              		.align	2
 197              	.L15:
 198 002c 00000000 		.word	.LANCHOR0
 199 0030 004C0040 		.word	1073761280
 200              		.cfi_endproc
 201              	.LFE235:
 203              		.section	.text.MX_UART5_Init,"ax",%progbits
 204              		.align	1
 205              		.global	MX_UART5_Init
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	MX_UART5_Init:
 211              	.LFB236:
  74:../STM32CUBEMX/Core/Src/usart.c **** 
 212              		.loc 1 74 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216 0000 08B5     		push	{r3, lr}
 217              	.LCFI2:
 218              		.cfi_def_cfa_offset 8
 219              		.cfi_offset 3, -8
 220              		.cfi_offset 14, -4
  83:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.BaudRate = 921600;
 221              		.loc 1 83 3 view .LVU62
  83:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.BaudRate = 921600;
 222              		.loc 1 83 19 is_stmt 0 view .LVU63
 223 0002 0A48     		ldr	r0, .L21
 224 0004 0A4B     		ldr	r3, .L21+4
 225 0006 0360     		str	r3, [r0]
  84:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 226              		.loc 1 84 3 is_stmt 1 view .LVU64
  84:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.WordLength = UART_WORDLENGTH_8B;
 227              		.loc 1 84 24 is_stmt 0 view .LVU65
 228 0008 4FF46123 		mov	r3, #921600
 229 000c 4360     		str	r3, [r0, #4]
  85:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 230              		.loc 1 85 3 is_stmt 1 view .LVU66
  85:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.StopBits = UART_STOPBITS_1;
 231              		.loc 1 85 26 is_stmt 0 view .LVU67
 232 000e 0023     		movs	r3, #0
 233 0010 8360     		str	r3, [r0, #8]
  86:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 234              		.loc 1 86 3 is_stmt 1 view .LVU68
  86:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Parity = UART_PARITY_NONE;
 235              		.loc 1 86 24 is_stmt 0 view .LVU69
 236 0012 C360     		str	r3, [r0, #12]
  87:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 237              		.loc 1 87 3 is_stmt 1 view .LVU70
  87:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.Mode = UART_MODE_TX_RX;
 238              		.loc 1 87 22 is_stmt 0 view .LVU71
 239 0014 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 16


  88:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 240              		.loc 1 88 3 is_stmt 1 view .LVU72
  88:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 241              		.loc 1 88 20 is_stmt 0 view .LVU73
 242 0016 0C22     		movs	r2, #12
 243 0018 4261     		str	r2, [r0, #20]
  89:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 244              		.loc 1 89 3 is_stmt 1 view .LVU74
  89:../STM32CUBEMX/Core/Src/usart.c ****   huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 245              		.loc 1 89 25 is_stmt 0 view .LVU75
 246 001a 8361     		str	r3, [r0, #24]
  90:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 247              		.loc 1 90 3 is_stmt 1 view .LVU76
  90:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart5) != HAL_OK)
 248              		.loc 1 90 28 is_stmt 0 view .LVU77
 249 001c C361     		str	r3, [r0, #28]
  91:../STM32CUBEMX/Core/Src/usart.c ****   {
 250              		.loc 1 91 3 is_stmt 1 view .LVU78
  91:../STM32CUBEMX/Core/Src/usart.c ****   {
 251              		.loc 1 91 7 is_stmt 0 view .LVU79
 252 001e FFF7FEFF 		bl	HAL_UART_Init
 253              	.LVL19:
  91:../STM32CUBEMX/Core/Src/usart.c ****   {
 254              		.loc 1 91 6 view .LVU80
 255 0022 00B9     		cbnz	r0, .L20
 256              	.L17:
  99:../STM32CUBEMX/Core/Src/usart.c **** /* USART1 init function */
 257              		.loc 1 99 1 view .LVU81
 258 0024 08BD     		pop	{r3, pc}
 259              	.L20:
  93:../STM32CUBEMX/Core/Src/usart.c ****   }
 260              		.loc 1 93 5 is_stmt 1 view .LVU82
 261 0026 FFF7FEFF 		bl	Error_Handler
 262              	.LVL20:
  99:../STM32CUBEMX/Core/Src/usart.c **** /* USART1 init function */
 263              		.loc 1 99 1 is_stmt 0 view .LVU83
 264 002a FBE7     		b	.L17
 265              	.L22:
 266              		.align	2
 267              	.L21:
 268 002c 00000000 		.word	.LANCHOR1
 269 0030 00500040 		.word	1073762304
 270              		.cfi_endproc
 271              	.LFE236:
 273              		.section	.text.MX_USART1_UART_Init,"ax",%progbits
 274              		.align	1
 275              		.global	MX_USART1_UART_Init
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 280              	MX_USART1_UART_Init:
 281              	.LFB237:
 103:../STM32CUBEMX/Core/Src/usart.c **** 
 282              		.loc 1 103 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 17


 286 0000 08B5     		push	{r3, lr}
 287              	.LCFI3:
 288              		.cfi_def_cfa_offset 8
 289              		.cfi_offset 3, -8
 290              		.cfi_offset 14, -4
 112:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.BaudRate = 921600;
 291              		.loc 1 112 3 view .LVU85
 112:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.BaudRate = 921600;
 292              		.loc 1 112 19 is_stmt 0 view .LVU86
 293 0002 0A48     		ldr	r0, .L27
 294 0004 0A4B     		ldr	r3, .L27+4
 295 0006 0360     		str	r3, [r0]
 113:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 296              		.loc 1 113 3 is_stmt 1 view .LVU87
 113:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.WordLength = UART_WORDLENGTH_8B;
 297              		.loc 1 113 24 is_stmt 0 view .LVU88
 298 0008 4FF46123 		mov	r3, #921600
 299 000c 4360     		str	r3, [r0, #4]
 114:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 300              		.loc 1 114 3 is_stmt 1 view .LVU89
 114:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.StopBits = UART_STOPBITS_1;
 301              		.loc 1 114 26 is_stmt 0 view .LVU90
 302 000e 0023     		movs	r3, #0
 303 0010 8360     		str	r3, [r0, #8]
 115:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 304              		.loc 1 115 3 is_stmt 1 view .LVU91
 115:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Parity = UART_PARITY_NONE;
 305              		.loc 1 115 24 is_stmt 0 view .LVU92
 306 0012 C360     		str	r3, [r0, #12]
 116:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 307              		.loc 1 116 3 is_stmt 1 view .LVU93
 116:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.Mode = UART_MODE_TX_RX;
 308              		.loc 1 116 22 is_stmt 0 view .LVU94
 309 0014 0361     		str	r3, [r0, #16]
 117:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 310              		.loc 1 117 3 is_stmt 1 view .LVU95
 117:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 311              		.loc 1 117 20 is_stmt 0 view .LVU96
 312 0016 0C22     		movs	r2, #12
 313 0018 4261     		str	r2, [r0, #20]
 118:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 314              		.loc 1 118 3 is_stmt 1 view .LVU97
 118:../STM32CUBEMX/Core/Src/usart.c ****   huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 315              		.loc 1 118 25 is_stmt 0 view .LVU98
 316 001a 8361     		str	r3, [r0, #24]
 119:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 317              		.loc 1 119 3 is_stmt 1 view .LVU99
 119:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart1) != HAL_OK)
 318              		.loc 1 119 28 is_stmt 0 view .LVU100
 319 001c C361     		str	r3, [r0, #28]
 120:../STM32CUBEMX/Core/Src/usart.c ****   {
 320              		.loc 1 120 3 is_stmt 1 view .LVU101
 120:../STM32CUBEMX/Core/Src/usart.c ****   {
 321              		.loc 1 120 7 is_stmt 0 view .LVU102
 322 001e FFF7FEFF 		bl	HAL_UART_Init
 323              	.LVL21:
 120:../STM32CUBEMX/Core/Src/usart.c ****   {
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 18


 324              		.loc 1 120 6 view .LVU103
 325 0022 00B9     		cbnz	r0, .L26
 326              	.L23:
 128:../STM32CUBEMX/Core/Src/usart.c **** /* USART3 init function */
 327              		.loc 1 128 1 view .LVU104
 328 0024 08BD     		pop	{r3, pc}
 329              	.L26:
 122:../STM32CUBEMX/Core/Src/usart.c ****   }
 330              		.loc 1 122 5 is_stmt 1 view .LVU105
 331 0026 FFF7FEFF 		bl	Error_Handler
 332              	.LVL22:
 128:../STM32CUBEMX/Core/Src/usart.c **** /* USART3 init function */
 333              		.loc 1 128 1 is_stmt 0 view .LVU106
 334 002a FBE7     		b	.L23
 335              	.L28:
 336              		.align	2
 337              	.L27:
 338 002c 00000000 		.word	.LANCHOR2
 339 0030 00100140 		.word	1073811456
 340              		.cfi_endproc
 341              	.LFE237:
 343              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 344              		.align	1
 345              		.global	MX_USART3_UART_Init
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 350              	MX_USART3_UART_Init:
 351              	.LFB238:
 132:../STM32CUBEMX/Core/Src/usart.c **** 
 352              		.loc 1 132 1 is_stmt 1 view -0
 353              		.cfi_startproc
 354              		@ args = 0, pretend = 0, frame = 0
 355              		@ frame_needed = 0, uses_anonymous_args = 0
 356 0000 08B5     		push	{r3, lr}
 357              	.LCFI4:
 358              		.cfi_def_cfa_offset 8
 359              		.cfi_offset 3, -8
 360              		.cfi_offset 14, -4
 141:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.BaudRate = 921600;
 361              		.loc 1 141 3 view .LVU108
 141:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.BaudRate = 921600;
 362              		.loc 1 141 19 is_stmt 0 view .LVU109
 363 0002 0A48     		ldr	r0, .L33
 364 0004 0A4B     		ldr	r3, .L33+4
 365 0006 0360     		str	r3, [r0]
 142:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 366              		.loc 1 142 3 is_stmt 1 view .LVU110
 142:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 367              		.loc 1 142 24 is_stmt 0 view .LVU111
 368 0008 4FF46123 		mov	r3, #921600
 369 000c 4360     		str	r3, [r0, #4]
 143:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 370              		.loc 1 143 3 is_stmt 1 view .LVU112
 143:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 371              		.loc 1 143 26 is_stmt 0 view .LVU113
 372 000e 0023     		movs	r3, #0
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 19


 373 0010 8360     		str	r3, [r0, #8]
 144:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 374              		.loc 1 144 3 is_stmt 1 view .LVU114
 144:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 375              		.loc 1 144 24 is_stmt 0 view .LVU115
 376 0012 C360     		str	r3, [r0, #12]
 145:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 377              		.loc 1 145 3 is_stmt 1 view .LVU116
 145:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 378              		.loc 1 145 22 is_stmt 0 view .LVU117
 379 0014 0361     		str	r3, [r0, #16]
 146:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 380              		.loc 1 146 3 is_stmt 1 view .LVU118
 146:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 381              		.loc 1 146 20 is_stmt 0 view .LVU119
 382 0016 0C22     		movs	r2, #12
 383 0018 4261     		str	r2, [r0, #20]
 147:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 384              		.loc 1 147 3 is_stmt 1 view .LVU120
 147:../STM32CUBEMX/Core/Src/usart.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 385              		.loc 1 147 25 is_stmt 0 view .LVU121
 386 001a 8361     		str	r3, [r0, #24]
 148:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 387              		.loc 1 148 3 is_stmt 1 view .LVU122
 148:../STM32CUBEMX/Core/Src/usart.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 388              		.loc 1 148 28 is_stmt 0 view .LVU123
 389 001c C361     		str	r3, [r0, #28]
 149:../STM32CUBEMX/Core/Src/usart.c ****   {
 390              		.loc 1 149 3 is_stmt 1 view .LVU124
 149:../STM32CUBEMX/Core/Src/usart.c ****   {
 391              		.loc 1 149 7 is_stmt 0 view .LVU125
 392 001e FFF7FEFF 		bl	HAL_UART_Init
 393              	.LVL23:
 149:../STM32CUBEMX/Core/Src/usart.c ****   {
 394              		.loc 1 149 6 view .LVU126
 395 0022 00B9     		cbnz	r0, .L32
 396              	.L29:
 157:../STM32CUBEMX/Core/Src/usart.c **** 
 397              		.loc 1 157 1 view .LVU127
 398 0024 08BD     		pop	{r3, pc}
 399              	.L32:
 151:../STM32CUBEMX/Core/Src/usart.c ****   }
 400              		.loc 1 151 5 is_stmt 1 view .LVU128
 401 0026 FFF7FEFF 		bl	Error_Handler
 402              	.LVL24:
 157:../STM32CUBEMX/Core/Src/usart.c **** 
 403              		.loc 1 157 1 is_stmt 0 view .LVU129
 404 002a FBE7     		b	.L29
 405              	.L34:
 406              		.align	2
 407              	.L33:
 408 002c 00000000 		.word	.LANCHOR3
 409 0030 00480040 		.word	1073760256
 410              		.cfi_endproc
 411              	.LFE238:
 413              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 414              		.align	1
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 20


 415              		.global	HAL_UART_MspInit
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	HAL_UART_MspInit:
 421              	.LVL25:
 422              	.LFB239:
 160:../STM32CUBEMX/Core/Src/usart.c **** 
 423              		.loc 1 160 1 is_stmt 1 view -0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 56
 426              		@ frame_needed = 0, uses_anonymous_args = 0
 160:../STM32CUBEMX/Core/Src/usart.c **** 
 427              		.loc 1 160 1 is_stmt 0 view .LVU131
 428 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 429              	.LCFI5:
 430              		.cfi_def_cfa_offset 20
 431              		.cfi_offset 4, -20
 432              		.cfi_offset 5, -16
 433              		.cfi_offset 6, -12
 434              		.cfi_offset 7, -8
 435              		.cfi_offset 14, -4
 436 0002 8FB0     		sub	sp, sp, #60
 437              	.LCFI6:
 438              		.cfi_def_cfa_offset 80
 439 0004 0446     		mov	r4, r0
 162:../STM32CUBEMX/Core/Src/usart.c ****   if(uartHandle->Instance==UART4)
 440              		.loc 1 162 3 is_stmt 1 view .LVU132
 162:../STM32CUBEMX/Core/Src/usart.c ****   if(uartHandle->Instance==UART4)
 441              		.loc 1 162 20 is_stmt 0 view .LVU133
 442 0006 0023     		movs	r3, #0
 443 0008 0993     		str	r3, [sp, #36]
 444 000a 0A93     		str	r3, [sp, #40]
 445 000c 0B93     		str	r3, [sp, #44]
 446 000e 0C93     		str	r3, [sp, #48]
 447 0010 0D93     		str	r3, [sp, #52]
 163:../STM32CUBEMX/Core/Src/usart.c ****   {
 448              		.loc 1 163 3 is_stmt 1 view .LVU134
 163:../STM32CUBEMX/Core/Src/usart.c ****   {
 449              		.loc 1 163 16 is_stmt 0 view .LVU135
 450 0012 0368     		ldr	r3, [r0]
 163:../STM32CUBEMX/Core/Src/usart.c ****   {
 451              		.loc 1 163 5 view .LVU136
 452 0014 834A     		ldr	r2, .L55
 453 0016 9342     		cmp	r3, r2
 454 0018 0CD0     		beq	.L46
 227:../STM32CUBEMX/Core/Src/usart.c ****   {
 455              		.loc 1 227 8 is_stmt 1 view .LVU137
 227:../STM32CUBEMX/Core/Src/usart.c ****   {
 456              		.loc 1 227 10 is_stmt 0 view .LVU138
 457 001a 834A     		ldr	r2, .L55+4
 458 001c 9342     		cmp	r3, r2
 459 001e 69D0     		beq	.L47
 259:../STM32CUBEMX/Core/Src/usart.c ****   {
 460              		.loc 1 259 8 is_stmt 1 view .LVU139
 259:../STM32CUBEMX/Core/Src/usart.c ****   {
 461              		.loc 1 259 10 is_stmt 0 view .LVU140
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 21


 462 0020 824A     		ldr	r2, .L55+8
 463 0022 9342     		cmp	r3, r2
 464 0024 00F09E80 		beq	.L48
 323:../STM32CUBEMX/Core/Src/usart.c ****   {
 465              		.loc 1 323 8 is_stmt 1 view .LVU141
 323:../STM32CUBEMX/Core/Src/usart.c ****   {
 466              		.loc 1 323 10 is_stmt 0 view .LVU142
 467 0028 814A     		ldr	r2, .L55+12
 468 002a 9342     		cmp	r3, r2
 469 002c 00F01A81 		beq	.L49
 470              	.LVL26:
 471              	.L35:
 369:../STM32CUBEMX/Core/Src/usart.c **** 
 472              		.loc 1 369 1 view .LVU143
 473 0030 0FB0     		add	sp, sp, #60
 474              	.LCFI7:
 475              		.cfi_remember_state
 476              		.cfi_def_cfa_offset 20
 477              		@ sp needed
 478 0032 F0BD     		pop	{r4, r5, r6, r7, pc}
 479              	.LVL27:
 480              	.L46:
 481              	.LCFI8:
 482              		.cfi_restore_state
 169:../STM32CUBEMX/Core/Src/usart.c **** 
 483              		.loc 1 169 5 is_stmt 1 view .LVU144
 484              	.LBB26:
 169:../STM32CUBEMX/Core/Src/usart.c **** 
 485              		.loc 1 169 5 view .LVU145
 486 0034 0025     		movs	r5, #0
 487 0036 0095     		str	r5, [sp]
 169:../STM32CUBEMX/Core/Src/usart.c **** 
 488              		.loc 1 169 5 view .LVU146
 489 0038 7E4B     		ldr	r3, .L55+16
 490 003a 1A6C     		ldr	r2, [r3, #64]
 491 003c 42F40022 		orr	r2, r2, #524288
 492 0040 1A64     		str	r2, [r3, #64]
 169:../STM32CUBEMX/Core/Src/usart.c **** 
 493              		.loc 1 169 5 view .LVU147
 494 0042 1A6C     		ldr	r2, [r3, #64]
 495 0044 02F40022 		and	r2, r2, #524288
 496 0048 0092     		str	r2, [sp]
 169:../STM32CUBEMX/Core/Src/usart.c **** 
 497              		.loc 1 169 5 view .LVU148
 498 004a 009A     		ldr	r2, [sp]
 499              	.LBE26:
 169:../STM32CUBEMX/Core/Src/usart.c **** 
 500              		.loc 1 169 5 view .LVU149
 171:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 501              		.loc 1 171 5 view .LVU150
 502              	.LBB27:
 171:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 503              		.loc 1 171 5 view .LVU151
 504 004c 0195     		str	r5, [sp, #4]
 171:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 505              		.loc 1 171 5 view .LVU152
 506 004e 1A6B     		ldr	r2, [r3, #48]
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 22


 507 0050 42F00402 		orr	r2, r2, #4
 508 0054 1A63     		str	r2, [r3, #48]
 171:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 509              		.loc 1 171 5 view .LVU153
 510 0056 1B6B     		ldr	r3, [r3, #48]
 511 0058 03F00403 		and	r3, r3, #4
 512 005c 0193     		str	r3, [sp, #4]
 171:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 513              		.loc 1 171 5 view .LVU154
 514 005e 019B     		ldr	r3, [sp, #4]
 515              	.LBE27:
 171:../STM32CUBEMX/Core/Src/usart.c ****     /**UART4 GPIO Configuration
 516              		.loc 1 171 5 view .LVU155
 176:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 517              		.loc 1 176 5 view .LVU156
 176:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 518              		.loc 1 176 25 is_stmt 0 view .LVU157
 519 0060 4FF44063 		mov	r3, #3072
 520 0064 0993     		str	r3, [sp, #36]
 177:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 521              		.loc 1 177 5 is_stmt 1 view .LVU158
 177:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 522              		.loc 1 177 26 is_stmt 0 view .LVU159
 523 0066 0223     		movs	r3, #2
 524 0068 0A93     		str	r3, [sp, #40]
 178:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 525              		.loc 1 178 5 is_stmt 1 view .LVU160
 179:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 526              		.loc 1 179 5 view .LVU161
 179:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 527              		.loc 1 179 27 is_stmt 0 view .LVU162
 528 006a 0323     		movs	r3, #3
 529 006c 0C93     		str	r3, [sp, #48]
 180:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 530              		.loc 1 180 5 is_stmt 1 view .LVU163
 180:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 531              		.loc 1 180 31 is_stmt 0 view .LVU164
 532 006e 0823     		movs	r3, #8
 533 0070 0D93     		str	r3, [sp, #52]
 181:../STM32CUBEMX/Core/Src/usart.c **** 
 534              		.loc 1 181 5 is_stmt 1 view .LVU165
 535 0072 09A9     		add	r1, sp, #36
 536 0074 7048     		ldr	r0, .L55+20
 537              	.LVL28:
 181:../STM32CUBEMX/Core/Src/usart.c **** 
 538              		.loc 1 181 5 is_stmt 0 view .LVU166
 539 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 540              	.LVL29:
 185:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 541              		.loc 1 185 5 is_stmt 1 view .LVU167
 185:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 542              		.loc 1 185 28 is_stmt 0 view .LVU168
 543 007a 7048     		ldr	r0, .L55+24
 544 007c 704B     		ldr	r3, .L55+28
 545 007e 0360     		str	r3, [r0]
 186:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 546              		.loc 1 186 5 is_stmt 1 view .LVU169
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 23


 186:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 547              		.loc 1 186 32 is_stmt 0 view .LVU170
 548 0080 4FF00063 		mov	r3, #134217728
 549 0084 4360     		str	r3, [r0, #4]
 187:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 550              		.loc 1 187 5 is_stmt 1 view .LVU171
 187:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 551              		.loc 1 187 34 is_stmt 0 view .LVU172
 552 0086 8560     		str	r5, [r0, #8]
 188:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 553              		.loc 1 188 5 is_stmt 1 view .LVU173
 188:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 554              		.loc 1 188 34 is_stmt 0 view .LVU174
 555 0088 C560     		str	r5, [r0, #12]
 189:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 556              		.loc 1 189 5 is_stmt 1 view .LVU175
 189:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 557              		.loc 1 189 31 is_stmt 0 view .LVU176
 558 008a 4FF48063 		mov	r3, #1024
 559 008e 0361     		str	r3, [r0, #16]
 190:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 560              		.loc 1 190 5 is_stmt 1 view .LVU177
 190:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 561              		.loc 1 190 44 is_stmt 0 view .LVU178
 562 0090 4561     		str	r5, [r0, #20]
 191:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 563              		.loc 1 191 5 is_stmt 1 view .LVU179
 191:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 564              		.loc 1 191 41 is_stmt 0 view .LVU180
 565 0092 8561     		str	r5, [r0, #24]
 192:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 566              		.loc 1 192 5 is_stmt 1 view .LVU181
 192:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 567              		.loc 1 192 29 is_stmt 0 view .LVU182
 568 0094 C561     		str	r5, [r0, #28]
 193:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 569              		.loc 1 193 5 is_stmt 1 view .LVU183
 193:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 570              		.loc 1 193 33 is_stmt 0 view .LVU184
 571 0096 0562     		str	r5, [r0, #32]
 194:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 572              		.loc 1 194 5 is_stmt 1 view .LVU185
 194:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 573              		.loc 1 194 33 is_stmt 0 view .LVU186
 574 0098 4562     		str	r5, [r0, #36]
 195:../STM32CUBEMX/Core/Src/usart.c ****     {
 575              		.loc 1 195 5 is_stmt 1 view .LVU187
 195:../STM32CUBEMX/Core/Src/usart.c ****     {
 576              		.loc 1 195 9 is_stmt 0 view .LVU188
 577 009a FFF7FEFF 		bl	HAL_DMA_Init
 578              	.LVL30:
 195:../STM32CUBEMX/Core/Src/usart.c ****     {
 579              		.loc 1 195 8 view .LVU189
 580 009e 18BB     		cbnz	r0, .L50
 581              	.L37:
 200:../STM32CUBEMX/Core/Src/usart.c **** 
 582              		.loc 1 200 5 is_stmt 1 view .LVU190
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 24


 200:../STM32CUBEMX/Core/Src/usart.c **** 
 583              		.loc 1 200 5 view .LVU191
 584 00a0 664B     		ldr	r3, .L55+24
 585 00a2 A363     		str	r3, [r4, #56]
 200:../STM32CUBEMX/Core/Src/usart.c **** 
 586              		.loc 1 200 5 view .LVU192
 587 00a4 9C63     		str	r4, [r3, #56]
 200:../STM32CUBEMX/Core/Src/usart.c **** 
 588              		.loc 1 200 5 view .LVU193
 203:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 589              		.loc 1 203 5 view .LVU194
 203:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 590              		.loc 1 203 28 is_stmt 0 view .LVU195
 591 00a6 6748     		ldr	r0, .L55+32
 592 00a8 674B     		ldr	r3, .L55+36
 593 00aa 0360     		str	r3, [r0]
 204:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 594              		.loc 1 204 5 is_stmt 1 view .LVU196
 204:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 595              		.loc 1 204 32 is_stmt 0 view .LVU197
 596 00ac 4FF00063 		mov	r3, #134217728
 597 00b0 4360     		str	r3, [r0, #4]
 205:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 598              		.loc 1 205 5 is_stmt 1 view .LVU198
 205:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 599              		.loc 1 205 34 is_stmt 0 view .LVU199
 600 00b2 4023     		movs	r3, #64
 601 00b4 8360     		str	r3, [r0, #8]
 206:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 602              		.loc 1 206 5 is_stmt 1 view .LVU200
 206:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 603              		.loc 1 206 34 is_stmt 0 view .LVU201
 604 00b6 0023     		movs	r3, #0
 605 00b8 C360     		str	r3, [r0, #12]
 207:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 606              		.loc 1 207 5 is_stmt 1 view .LVU202
 207:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 607              		.loc 1 207 31 is_stmt 0 view .LVU203
 608 00ba 4FF48062 		mov	r2, #1024
 609 00be 0261     		str	r2, [r0, #16]
 208:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 610              		.loc 1 208 5 is_stmt 1 view .LVU204
 208:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 611              		.loc 1 208 44 is_stmt 0 view .LVU205
 612 00c0 4361     		str	r3, [r0, #20]
 209:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 613              		.loc 1 209 5 is_stmt 1 view .LVU206
 209:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 614              		.loc 1 209 41 is_stmt 0 view .LVU207
 615 00c2 8361     		str	r3, [r0, #24]
 210:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 616              		.loc 1 210 5 is_stmt 1 view .LVU208
 210:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 617              		.loc 1 210 29 is_stmt 0 view .LVU209
 618 00c4 C361     		str	r3, [r0, #28]
 211:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 619              		.loc 1 211 5 is_stmt 1 view .LVU210
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 25


 211:../STM32CUBEMX/Core/Src/usart.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 620              		.loc 1 211 33 is_stmt 0 view .LVU211
 621 00c6 0362     		str	r3, [r0, #32]
 212:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 622              		.loc 1 212 5 is_stmt 1 view .LVU212
 212:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 623              		.loc 1 212 33 is_stmt 0 view .LVU213
 624 00c8 4362     		str	r3, [r0, #36]
 213:../STM32CUBEMX/Core/Src/usart.c ****     {
 625              		.loc 1 213 5 is_stmt 1 view .LVU214
 213:../STM32CUBEMX/Core/Src/usart.c ****     {
 626              		.loc 1 213 9 is_stmt 0 view .LVU215
 627 00ca FFF7FEFF 		bl	HAL_DMA_Init
 628              	.LVL31:
 213:../STM32CUBEMX/Core/Src/usart.c ****     {
 629              		.loc 1 213 8 view .LVU216
 630 00ce 70B9     		cbnz	r0, .L51
 631              	.L38:
 218:../STM32CUBEMX/Core/Src/usart.c **** 
 632              		.loc 1 218 5 is_stmt 1 view .LVU217
 218:../STM32CUBEMX/Core/Src/usart.c **** 
 633              		.loc 1 218 5 view .LVU218
 634 00d0 5C4B     		ldr	r3, .L55+32
 635 00d2 6363     		str	r3, [r4, #52]
 218:../STM32CUBEMX/Core/Src/usart.c **** 
 636              		.loc 1 218 5 view .LVU219
 637 00d4 9C63     		str	r4, [r3, #56]
 218:../STM32CUBEMX/Core/Src/usart.c **** 
 638              		.loc 1 218 5 view .LVU220
 221:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(UART4_IRQn);
 639              		.loc 1 221 5 view .LVU221
 640 00d6 0022     		movs	r2, #0
 641 00d8 1146     		mov	r1, r2
 642 00da 3420     		movs	r0, #52
 643 00dc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 644              	.LVL32:
 222:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 645              		.loc 1 222 5 view .LVU222
 646 00e0 3420     		movs	r0, #52
 647 00e2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 648              	.LVL33:
 649 00e6 A3E7     		b	.L35
 650              	.L50:
 197:../STM32CUBEMX/Core/Src/usart.c ****     }
 651              		.loc 1 197 7 view .LVU223
 652 00e8 FFF7FEFF 		bl	Error_Handler
 653              	.LVL34:
 654 00ec D8E7     		b	.L37
 655              	.L51:
 215:../STM32CUBEMX/Core/Src/usart.c ****     }
 656              		.loc 1 215 7 view .LVU224
 657 00ee FFF7FEFF 		bl	Error_Handler
 658              	.LVL35:
 659 00f2 EDE7     		b	.L38
 660              	.LVL36:
 661              	.L47:
 233:../STM32CUBEMX/Core/Src/usart.c **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 26


 662              		.loc 1 233 5 view .LVU225
 663              	.LBB28:
 233:../STM32CUBEMX/Core/Src/usart.c **** 
 664              		.loc 1 233 5 view .LVU226
 665 00f4 0024     		movs	r4, #0
 666 00f6 0294     		str	r4, [sp, #8]
 233:../STM32CUBEMX/Core/Src/usart.c **** 
 667              		.loc 1 233 5 view .LVU227
 668 00f8 4E4B     		ldr	r3, .L55+16
 669 00fa 1A6C     		ldr	r2, [r3, #64]
 670 00fc 42F48012 		orr	r2, r2, #1048576
 671 0100 1A64     		str	r2, [r3, #64]
 233:../STM32CUBEMX/Core/Src/usart.c **** 
 672              		.loc 1 233 5 view .LVU228
 673 0102 1A6C     		ldr	r2, [r3, #64]
 674 0104 02F48012 		and	r2, r2, #1048576
 675 0108 0292     		str	r2, [sp, #8]
 233:../STM32CUBEMX/Core/Src/usart.c **** 
 676              		.loc 1 233 5 view .LVU229
 677 010a 029A     		ldr	r2, [sp, #8]
 678              	.LBE28:
 233:../STM32CUBEMX/Core/Src/usart.c **** 
 679              		.loc 1 233 5 view .LVU230
 235:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 680              		.loc 1 235 5 view .LVU231
 681              	.LBB29:
 235:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 682              		.loc 1 235 5 view .LVU232
 683 010c 0394     		str	r4, [sp, #12]
 235:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 684              		.loc 1 235 5 view .LVU233
 685 010e 1A6B     		ldr	r2, [r3, #48]
 686 0110 42F00402 		orr	r2, r2, #4
 687 0114 1A63     		str	r2, [r3, #48]
 235:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 688              		.loc 1 235 5 view .LVU234
 689 0116 1A6B     		ldr	r2, [r3, #48]
 690 0118 02F00402 		and	r2, r2, #4
 691 011c 0392     		str	r2, [sp, #12]
 235:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 692              		.loc 1 235 5 view .LVU235
 693 011e 039A     		ldr	r2, [sp, #12]
 694              	.LBE29:
 235:../STM32CUBEMX/Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 695              		.loc 1 235 5 view .LVU236
 236:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 696              		.loc 1 236 5 view .LVU237
 697              	.LBB30:
 236:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 698              		.loc 1 236 5 view .LVU238
 699 0120 0494     		str	r4, [sp, #16]
 236:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 700              		.loc 1 236 5 view .LVU239
 701 0122 1A6B     		ldr	r2, [r3, #48]
 702 0124 42F00802 		orr	r2, r2, #8
 703 0128 1A63     		str	r2, [r3, #48]
 236:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 27


 704              		.loc 1 236 5 view .LVU240
 705 012a 1B6B     		ldr	r3, [r3, #48]
 706 012c 03F00803 		and	r3, r3, #8
 707 0130 0493     		str	r3, [sp, #16]
 236:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 708              		.loc 1 236 5 view .LVU241
 709 0132 049B     		ldr	r3, [sp, #16]
 710              	.LBE30:
 236:../STM32CUBEMX/Core/Src/usart.c ****     /**UART5 GPIO Configuration
 711              		.loc 1 236 5 view .LVU242
 241:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 712              		.loc 1 241 5 view .LVU243
 241:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 713              		.loc 1 241 25 is_stmt 0 view .LVU244
 714 0134 4FF48053 		mov	r3, #4096
 715 0138 0993     		str	r3, [sp, #36]
 242:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 716              		.loc 1 242 5 is_stmt 1 view .LVU245
 242:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 717              		.loc 1 242 26 is_stmt 0 view .LVU246
 718 013a 0227     		movs	r7, #2
 719 013c 0A97     		str	r7, [sp, #40]
 243:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 720              		.loc 1 243 5 is_stmt 1 view .LVU247
 244:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 721              		.loc 1 244 5 view .LVU248
 244:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 722              		.loc 1 244 27 is_stmt 0 view .LVU249
 723 013e 0326     		movs	r6, #3
 724 0140 0C96     		str	r6, [sp, #48]
 245:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 725              		.loc 1 245 5 is_stmt 1 view .LVU250
 245:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 726              		.loc 1 245 31 is_stmt 0 view .LVU251
 727 0142 0825     		movs	r5, #8
 728 0144 0D95     		str	r5, [sp, #52]
 246:../STM32CUBEMX/Core/Src/usart.c **** 
 729              		.loc 1 246 5 is_stmt 1 view .LVU252
 730 0146 09A9     		add	r1, sp, #36
 731 0148 3B48     		ldr	r0, .L55+20
 732              	.LVL37:
 246:../STM32CUBEMX/Core/Src/usart.c **** 
 733              		.loc 1 246 5 is_stmt 0 view .LVU253
 734 014a FFF7FEFF 		bl	HAL_GPIO_Init
 735              	.LVL38:
 248:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 736              		.loc 1 248 5 is_stmt 1 view .LVU254
 248:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 737              		.loc 1 248 25 is_stmt 0 view .LVU255
 738 014e 0423     		movs	r3, #4
 739 0150 0993     		str	r3, [sp, #36]
 249:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 740              		.loc 1 249 5 is_stmt 1 view .LVU256
 249:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 741              		.loc 1 249 26 is_stmt 0 view .LVU257
 742 0152 0A97     		str	r7, [sp, #40]
 250:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 28


 743              		.loc 1 250 5 is_stmt 1 view .LVU258
 250:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 744              		.loc 1 250 26 is_stmt 0 view .LVU259
 745 0154 0B94     		str	r4, [sp, #44]
 251:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 746              		.loc 1 251 5 is_stmt 1 view .LVU260
 251:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 747              		.loc 1 251 27 is_stmt 0 view .LVU261
 748 0156 0C96     		str	r6, [sp, #48]
 252:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 749              		.loc 1 252 5 is_stmt 1 view .LVU262
 252:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 750              		.loc 1 252 31 is_stmt 0 view .LVU263
 751 0158 0D95     		str	r5, [sp, #52]
 253:../STM32CUBEMX/Core/Src/usart.c **** 
 752              		.loc 1 253 5 is_stmt 1 view .LVU264
 753 015a 09A9     		add	r1, sp, #36
 754 015c 3B48     		ldr	r0, .L55+40
 755 015e FFF7FEFF 		bl	HAL_GPIO_Init
 756              	.LVL39:
 757 0162 65E7     		b	.L35
 758              	.LVL40:
 759              	.L48:
 265:../STM32CUBEMX/Core/Src/usart.c **** 
 760              		.loc 1 265 5 view .LVU265
 761              	.LBB31:
 265:../STM32CUBEMX/Core/Src/usart.c **** 
 762              		.loc 1 265 5 view .LVU266
 763 0164 0025     		movs	r5, #0
 764 0166 0595     		str	r5, [sp, #20]
 265:../STM32CUBEMX/Core/Src/usart.c **** 
 765              		.loc 1 265 5 view .LVU267
 766 0168 324B     		ldr	r3, .L55+16
 767 016a 5A6C     		ldr	r2, [r3, #68]
 768 016c 42F01002 		orr	r2, r2, #16
 769 0170 5A64     		str	r2, [r3, #68]
 265:../STM32CUBEMX/Core/Src/usart.c **** 
 770              		.loc 1 265 5 view .LVU268
 771 0172 5A6C     		ldr	r2, [r3, #68]
 772 0174 02F01002 		and	r2, r2, #16
 773 0178 0592     		str	r2, [sp, #20]
 265:../STM32CUBEMX/Core/Src/usart.c **** 
 774              		.loc 1 265 5 view .LVU269
 775 017a 059A     		ldr	r2, [sp, #20]
 776              	.LBE31:
 265:../STM32CUBEMX/Core/Src/usart.c **** 
 777              		.loc 1 265 5 view .LVU270
 267:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 778              		.loc 1 267 5 view .LVU271
 779              	.LBB32:
 267:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 780              		.loc 1 267 5 view .LVU272
 781 017c 0695     		str	r5, [sp, #24]
 267:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 782              		.loc 1 267 5 view .LVU273
 783 017e 1A6B     		ldr	r2, [r3, #48]
 784 0180 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 29


 785 0184 1A63     		str	r2, [r3, #48]
 267:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 786              		.loc 1 267 5 view .LVU274
 787 0186 1B6B     		ldr	r3, [r3, #48]
 788 0188 03F00103 		and	r3, r3, #1
 789 018c 0693     		str	r3, [sp, #24]
 267:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 790              		.loc 1 267 5 view .LVU275
 791 018e 069B     		ldr	r3, [sp, #24]
 792              	.LBE32:
 267:../STM32CUBEMX/Core/Src/usart.c ****     /**USART1 GPIO Configuration
 793              		.loc 1 267 5 view .LVU276
 272:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 794              		.loc 1 272 5 view .LVU277
 272:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 795              		.loc 1 272 25 is_stmt 0 view .LVU278
 796 0190 4FF4C063 		mov	r3, #1536
 797 0194 0993     		str	r3, [sp, #36]
 273:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 798              		.loc 1 273 5 is_stmt 1 view .LVU279
 273:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 799              		.loc 1 273 26 is_stmt 0 view .LVU280
 800 0196 0223     		movs	r3, #2
 801 0198 0A93     		str	r3, [sp, #40]
 274:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 802              		.loc 1 274 5 is_stmt 1 view .LVU281
 275:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 803              		.loc 1 275 5 view .LVU282
 275:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 804              		.loc 1 275 27 is_stmt 0 view .LVU283
 805 019a 0323     		movs	r3, #3
 806 019c 0C93     		str	r3, [sp, #48]
 276:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 807              		.loc 1 276 5 is_stmt 1 view .LVU284
 276:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 808              		.loc 1 276 31 is_stmt 0 view .LVU285
 809 019e 0723     		movs	r3, #7
 810 01a0 0D93     		str	r3, [sp, #52]
 277:../STM32CUBEMX/Core/Src/usart.c **** 
 811              		.loc 1 277 5 is_stmt 1 view .LVU286
 812 01a2 09A9     		add	r1, sp, #36
 813 01a4 2A48     		ldr	r0, .L55+44
 814              	.LVL41:
 277:../STM32CUBEMX/Core/Src/usart.c **** 
 815              		.loc 1 277 5 is_stmt 0 view .LVU287
 816 01a6 FFF7FEFF 		bl	HAL_GPIO_Init
 817              	.LVL42:
 281:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 818              		.loc 1 281 5 is_stmt 1 view .LVU288
 281:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 819              		.loc 1 281 29 is_stmt 0 view .LVU289
 820 01aa 2A48     		ldr	r0, .L55+48
 821 01ac 2A4B     		ldr	r3, .L55+52
 822 01ae 0360     		str	r3, [r0]
 282:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 823              		.loc 1 282 5 is_stmt 1 view .LVU290
 282:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 30


 824              		.loc 1 282 33 is_stmt 0 view .LVU291
 825 01b0 4FF00063 		mov	r3, #134217728
 826 01b4 4360     		str	r3, [r0, #4]
 283:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 827              		.loc 1 283 5 is_stmt 1 view .LVU292
 283:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 828              		.loc 1 283 35 is_stmt 0 view .LVU293
 829 01b6 8560     		str	r5, [r0, #8]
 284:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 830              		.loc 1 284 5 is_stmt 1 view .LVU294
 284:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 831              		.loc 1 284 35 is_stmt 0 view .LVU295
 832 01b8 C560     		str	r5, [r0, #12]
 285:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 833              		.loc 1 285 5 is_stmt 1 view .LVU296
 285:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 834              		.loc 1 285 32 is_stmt 0 view .LVU297
 835 01ba 4FF48063 		mov	r3, #1024
 836 01be 0361     		str	r3, [r0, #16]
 286:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 837              		.loc 1 286 5 is_stmt 1 view .LVU298
 286:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 838              		.loc 1 286 45 is_stmt 0 view .LVU299
 839 01c0 4561     		str	r5, [r0, #20]
 287:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 840              		.loc 1 287 5 is_stmt 1 view .LVU300
 287:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 841              		.loc 1 287 42 is_stmt 0 view .LVU301
 842 01c2 8561     		str	r5, [r0, #24]
 288:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 843              		.loc 1 288 5 is_stmt 1 view .LVU302
 288:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 844              		.loc 1 288 30 is_stmt 0 view .LVU303
 845 01c4 C561     		str	r5, [r0, #28]
 289:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 846              		.loc 1 289 5 is_stmt 1 view .LVU304
 289:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 847              		.loc 1 289 34 is_stmt 0 view .LVU305
 848 01c6 0562     		str	r5, [r0, #32]
 290:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 849              		.loc 1 290 5 is_stmt 1 view .LVU306
 290:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 850              		.loc 1 290 34 is_stmt 0 view .LVU307
 851 01c8 4562     		str	r5, [r0, #36]
 291:../STM32CUBEMX/Core/Src/usart.c ****     {
 852              		.loc 1 291 5 is_stmt 1 view .LVU308
 291:../STM32CUBEMX/Core/Src/usart.c ****     {
 853              		.loc 1 291 9 is_stmt 0 view .LVU309
 854 01ca FFF7FEFF 		bl	HAL_DMA_Init
 855              	.LVL43:
 291:../STM32CUBEMX/Core/Src/usart.c ****     {
 856              		.loc 1 291 8 view .LVU310
 857 01ce 18BB     		cbnz	r0, .L52
 858              	.L42:
 296:../STM32CUBEMX/Core/Src/usart.c **** 
 859              		.loc 1 296 5 is_stmt 1 view .LVU311
 296:../STM32CUBEMX/Core/Src/usart.c **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 31


 860              		.loc 1 296 5 view .LVU312
 861 01d0 204B     		ldr	r3, .L55+48
 862 01d2 A363     		str	r3, [r4, #56]
 296:../STM32CUBEMX/Core/Src/usart.c **** 
 863              		.loc 1 296 5 view .LVU313
 864 01d4 9C63     		str	r4, [r3, #56]
 296:../STM32CUBEMX/Core/Src/usart.c **** 
 865              		.loc 1 296 5 view .LVU314
 299:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 866              		.loc 1 299 5 view .LVU315
 299:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 867              		.loc 1 299 29 is_stmt 0 view .LVU316
 868 01d6 2148     		ldr	r0, .L55+56
 869 01d8 214B     		ldr	r3, .L55+60
 870 01da 0360     		str	r3, [r0]
 300:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 871              		.loc 1 300 5 is_stmt 1 view .LVU317
 300:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 872              		.loc 1 300 33 is_stmt 0 view .LVU318
 873 01dc 4FF00063 		mov	r3, #134217728
 874 01e0 4360     		str	r3, [r0, #4]
 301:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 875              		.loc 1 301 5 is_stmt 1 view .LVU319
 301:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 876              		.loc 1 301 35 is_stmt 0 view .LVU320
 877 01e2 4023     		movs	r3, #64
 878 01e4 8360     		str	r3, [r0, #8]
 302:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 879              		.loc 1 302 5 is_stmt 1 view .LVU321
 302:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 880              		.loc 1 302 35 is_stmt 0 view .LVU322
 881 01e6 0023     		movs	r3, #0
 882 01e8 C360     		str	r3, [r0, #12]
 303:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 883              		.loc 1 303 5 is_stmt 1 view .LVU323
 303:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 884              		.loc 1 303 32 is_stmt 0 view .LVU324
 885 01ea 4FF48062 		mov	r2, #1024
 886 01ee 0261     		str	r2, [r0, #16]
 304:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 887              		.loc 1 304 5 is_stmt 1 view .LVU325
 304:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 888              		.loc 1 304 45 is_stmt 0 view .LVU326
 889 01f0 4361     		str	r3, [r0, #20]
 305:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 890              		.loc 1 305 5 is_stmt 1 view .LVU327
 305:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 891              		.loc 1 305 42 is_stmt 0 view .LVU328
 892 01f2 8361     		str	r3, [r0, #24]
 306:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 893              		.loc 1 306 5 is_stmt 1 view .LVU329
 306:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 894              		.loc 1 306 30 is_stmt 0 view .LVU330
 895 01f4 C361     		str	r3, [r0, #28]
 307:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 896              		.loc 1 307 5 is_stmt 1 view .LVU331
 307:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 32


 897              		.loc 1 307 34 is_stmt 0 view .LVU332
 898 01f6 0362     		str	r3, [r0, #32]
 308:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 899              		.loc 1 308 5 is_stmt 1 view .LVU333
 308:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 900              		.loc 1 308 34 is_stmt 0 view .LVU334
 901 01f8 4362     		str	r3, [r0, #36]
 309:../STM32CUBEMX/Core/Src/usart.c ****     {
 902              		.loc 1 309 5 is_stmt 1 view .LVU335
 309:../STM32CUBEMX/Core/Src/usart.c ****     {
 903              		.loc 1 309 9 is_stmt 0 view .LVU336
 904 01fa FFF7FEFF 		bl	HAL_DMA_Init
 905              	.LVL44:
 309:../STM32CUBEMX/Core/Src/usart.c ****     {
 906              		.loc 1 309 8 view .LVU337
 907 01fe 70B9     		cbnz	r0, .L53
 908              	.L43:
 314:../STM32CUBEMX/Core/Src/usart.c **** 
 909              		.loc 1 314 5 is_stmt 1 view .LVU338
 314:../STM32CUBEMX/Core/Src/usart.c **** 
 910              		.loc 1 314 5 view .LVU339
 911 0200 164B     		ldr	r3, .L55+56
 912 0202 6363     		str	r3, [r4, #52]
 314:../STM32CUBEMX/Core/Src/usart.c **** 
 913              		.loc 1 314 5 view .LVU340
 914 0204 9C63     		str	r4, [r3, #56]
 314:../STM32CUBEMX/Core/Src/usart.c **** 
 915              		.loc 1 314 5 view .LVU341
 317:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 916              		.loc 1 317 5 view .LVU342
 917 0206 0022     		movs	r2, #0
 918 0208 1146     		mov	r1, r2
 919 020a 2520     		movs	r0, #37
 920 020c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 921              	.LVL45:
 318:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 922              		.loc 1 318 5 view .LVU343
 923 0210 2520     		movs	r0, #37
 924 0212 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 925              	.LVL46:
 926 0216 0BE7     		b	.L35
 927              	.L52:
 293:../STM32CUBEMX/Core/Src/usart.c ****     }
 928              		.loc 1 293 7 view .LVU344
 929 0218 FFF7FEFF 		bl	Error_Handler
 930              	.LVL47:
 931 021c D8E7     		b	.L42
 932              	.L53:
 311:../STM32CUBEMX/Core/Src/usart.c ****     }
 933              		.loc 1 311 7 view .LVU345
 934 021e FFF7FEFF 		bl	Error_Handler
 935              	.LVL48:
 936 0222 EDE7     		b	.L43
 937              	.L56:
 938              		.align	2
 939              	.L55:
 940 0224 004C0040 		.word	1073761280
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 33


 941 0228 00500040 		.word	1073762304
 942 022c 00100140 		.word	1073811456
 943 0230 00480040 		.word	1073760256
 944 0234 00380240 		.word	1073887232
 945 0238 00080240 		.word	1073874944
 946 023c 00000000 		.word	.LANCHOR4
 947 0240 40600240 		.word	1073897536
 948 0244 00000000 		.word	.LANCHOR5
 949 0248 70600240 		.word	1073897584
 950 024c 000C0240 		.word	1073875968
 951 0250 00000240 		.word	1073872896
 952 0254 00000000 		.word	.LANCHOR6
 953 0258 88640240 		.word	1073898632
 954 025c 00000000 		.word	.LANCHOR7
 955 0260 B8640240 		.word	1073898680
 956              	.LVL49:
 957              	.L49:
 329:../STM32CUBEMX/Core/Src/usart.c **** 
 958              		.loc 1 329 5 view .LVU346
 959              	.LBB33:
 329:../STM32CUBEMX/Core/Src/usart.c **** 
 960              		.loc 1 329 5 view .LVU347
 961 0264 0025     		movs	r5, #0
 962 0266 0795     		str	r5, [sp, #28]
 329:../STM32CUBEMX/Core/Src/usart.c **** 
 963              		.loc 1 329 5 view .LVU348
 964 0268 224B     		ldr	r3, .L57
 965 026a 1A6C     		ldr	r2, [r3, #64]
 966 026c 42F48022 		orr	r2, r2, #262144
 967 0270 1A64     		str	r2, [r3, #64]
 329:../STM32CUBEMX/Core/Src/usart.c **** 
 968              		.loc 1 329 5 view .LVU349
 969 0272 1A6C     		ldr	r2, [r3, #64]
 970 0274 02F48022 		and	r2, r2, #262144
 971 0278 0792     		str	r2, [sp, #28]
 329:../STM32CUBEMX/Core/Src/usart.c **** 
 972              		.loc 1 329 5 view .LVU350
 973 027a 079A     		ldr	r2, [sp, #28]
 974              	.LBE33:
 329:../STM32CUBEMX/Core/Src/usart.c **** 
 975              		.loc 1 329 5 view .LVU351
 331:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 976              		.loc 1 331 5 view .LVU352
 977              	.LBB34:
 331:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 978              		.loc 1 331 5 view .LVU353
 979 027c 0895     		str	r5, [sp, #32]
 331:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 980              		.loc 1 331 5 view .LVU354
 981 027e 1A6B     		ldr	r2, [r3, #48]
 982 0280 42F00202 		orr	r2, r2, #2
 983 0284 1A63     		str	r2, [r3, #48]
 331:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 984              		.loc 1 331 5 view .LVU355
 985 0286 1B6B     		ldr	r3, [r3, #48]
 986 0288 03F00203 		and	r3, r3, #2
 987 028c 0893     		str	r3, [sp, #32]
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 34


 331:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 988              		.loc 1 331 5 view .LVU356
 989 028e 089B     		ldr	r3, [sp, #32]
 990              	.LBE34:
 331:../STM32CUBEMX/Core/Src/usart.c ****     /**USART3 GPIO Configuration
 991              		.loc 1 331 5 view .LVU357
 336:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 992              		.loc 1 336 5 view .LVU358
 336:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 993              		.loc 1 336 25 is_stmt 0 view .LVU359
 994 0290 4FF44063 		mov	r3, #3072
 995 0294 0993     		str	r3, [sp, #36]
 337:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 996              		.loc 1 337 5 is_stmt 1 view .LVU360
 337:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 997              		.loc 1 337 26 is_stmt 0 view .LVU361
 998 0296 0223     		movs	r3, #2
 999 0298 0A93     		str	r3, [sp, #40]
 338:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1000              		.loc 1 338 5 is_stmt 1 view .LVU362
 339:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1001              		.loc 1 339 5 view .LVU363
 339:../STM32CUBEMX/Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1002              		.loc 1 339 27 is_stmt 0 view .LVU364
 1003 029a 0323     		movs	r3, #3
 1004 029c 0C93     		str	r3, [sp, #48]
 340:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1005              		.loc 1 340 5 is_stmt 1 view .LVU365
 340:../STM32CUBEMX/Core/Src/usart.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1006              		.loc 1 340 31 is_stmt 0 view .LVU366
 1007 029e 0723     		movs	r3, #7
 1008 02a0 0D93     		str	r3, [sp, #52]
 341:../STM32CUBEMX/Core/Src/usart.c **** 
 1009              		.loc 1 341 5 is_stmt 1 view .LVU367
 1010 02a2 09A9     		add	r1, sp, #36
 1011 02a4 1448     		ldr	r0, .L57+4
 1012              	.LVL50:
 341:../STM32CUBEMX/Core/Src/usart.c **** 
 1013              		.loc 1 341 5 is_stmt 0 view .LVU368
 1014 02a6 FFF7FEFF 		bl	HAL_GPIO_Init
 1015              	.LVL51:
 345:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 1016              		.loc 1 345 5 is_stmt 1 view .LVU369
 345:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 1017              		.loc 1 345 29 is_stmt 0 view .LVU370
 1018 02aa 1448     		ldr	r0, .L57+8
 1019 02ac 144B     		ldr	r3, .L57+12
 1020 02ae 0360     		str	r3, [r0]
 346:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1021              		.loc 1 346 5 is_stmt 1 view .LVU371
 346:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1022              		.loc 1 346 33 is_stmt 0 view .LVU372
 1023 02b0 4FF00063 		mov	r3, #134217728
 1024 02b4 4360     		str	r3, [r0, #4]
 347:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1025              		.loc 1 347 5 is_stmt 1 view .LVU373
 347:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 35


 1026              		.loc 1 347 35 is_stmt 0 view .LVU374
 1027 02b6 8560     		str	r5, [r0, #8]
 348:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1028              		.loc 1 348 5 is_stmt 1 view .LVU375
 348:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1029              		.loc 1 348 35 is_stmt 0 view .LVU376
 1030 02b8 C560     		str	r5, [r0, #12]
 349:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1031              		.loc 1 349 5 is_stmt 1 view .LVU377
 349:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1032              		.loc 1 349 32 is_stmt 0 view .LVU378
 1033 02ba 4FF48063 		mov	r3, #1024
 1034 02be 0361     		str	r3, [r0, #16]
 350:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1035              		.loc 1 350 5 is_stmt 1 view .LVU379
 350:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1036              		.loc 1 350 45 is_stmt 0 view .LVU380
 1037 02c0 4561     		str	r5, [r0, #20]
 351:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 1038              		.loc 1 351 5 is_stmt 1 view .LVU381
 351:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 1039              		.loc 1 351 42 is_stmt 0 view .LVU382
 1040 02c2 8561     		str	r5, [r0, #24]
 352:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 1041              		.loc 1 352 5 is_stmt 1 view .LVU383
 352:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 1042              		.loc 1 352 30 is_stmt 0 view .LVU384
 1043 02c4 C561     		str	r5, [r0, #28]
 353:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1044              		.loc 1 353 5 is_stmt 1 view .LVU385
 353:../STM32CUBEMX/Core/Src/usart.c ****     hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 1045              		.loc 1 353 34 is_stmt 0 view .LVU386
 1046 02c6 4FF48033 		mov	r3, #65536
 1047 02ca 0362     		str	r3, [r0, #32]
 354:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 1048              		.loc 1 354 5 is_stmt 1 view .LVU387
 354:../STM32CUBEMX/Core/Src/usart.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 1049              		.loc 1 354 34 is_stmt 0 view .LVU388
 1050 02cc 4562     		str	r5, [r0, #36]
 355:../STM32CUBEMX/Core/Src/usart.c ****     {
 1051              		.loc 1 355 5 is_stmt 1 view .LVU389
 355:../STM32CUBEMX/Core/Src/usart.c ****     {
 1052              		.loc 1 355 9 is_stmt 0 view .LVU390
 1053 02ce FFF7FEFF 		bl	HAL_DMA_Init
 1054              	.LVL52:
 355:../STM32CUBEMX/Core/Src/usart.c ****     {
 1055              		.loc 1 355 8 view .LVU391
 1056 02d2 58B9     		cbnz	r0, .L54
 1057              	.L44:
 360:../STM32CUBEMX/Core/Src/usart.c **** 
 1058              		.loc 1 360 5 is_stmt 1 view .LVU392
 360:../STM32CUBEMX/Core/Src/usart.c **** 
 1059              		.loc 1 360 5 view .LVU393
 1060 02d4 094B     		ldr	r3, .L57+8
 1061 02d6 A363     		str	r3, [r4, #56]
 360:../STM32CUBEMX/Core/Src/usart.c **** 
 1062              		.loc 1 360 5 view .LVU394
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 36


 1063 02d8 9C63     		str	r4, [r3, #56]
 360:../STM32CUBEMX/Core/Src/usart.c **** 
 1064              		.loc 1 360 5 view .LVU395
 363:../STM32CUBEMX/Core/Src/usart.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 1065              		.loc 1 363 5 view .LVU396
 1066 02da 0022     		movs	r2, #0
 1067 02dc 1146     		mov	r1, r2
 1068 02de 2720     		movs	r0, #39
 1069 02e0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1070              	.LVL53:
 364:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 1071              		.loc 1 364 5 view .LVU397
 1072 02e4 2720     		movs	r0, #39
 1073 02e6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1074              	.LVL54:
 369:../STM32CUBEMX/Core/Src/usart.c **** 
 1075              		.loc 1 369 1 is_stmt 0 view .LVU398
 1076 02ea A1E6     		b	.L35
 1077              	.L54:
 357:../STM32CUBEMX/Core/Src/usart.c ****     }
 1078              		.loc 1 357 7 is_stmt 1 view .LVU399
 1079 02ec FFF7FEFF 		bl	Error_Handler
 1080              	.LVL55:
 1081 02f0 F0E7     		b	.L44
 1082              	.L58:
 1083 02f2 00BF     		.align	2
 1084              	.L57:
 1085 02f4 00380240 		.word	1073887232
 1086 02f8 00040240 		.word	1073873920
 1087 02fc 00000000 		.word	.LANCHOR8
 1088 0300 28600240 		.word	1073897512
 1089              		.cfi_endproc
 1090              	.LFE239:
 1092              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1093              		.align	1
 1094              		.global	HAL_UART_MspDeInit
 1095              		.syntax unified
 1096              		.thumb
 1097              		.thumb_func
 1099              	HAL_UART_MspDeInit:
 1100              	.LVL56:
 1101              	.LFB240:
 372:../STM32CUBEMX/Core/Src/usart.c **** 
 1102              		.loc 1 372 1 view -0
 1103              		.cfi_startproc
 1104              		@ args = 0, pretend = 0, frame = 0
 1105              		@ frame_needed = 0, uses_anonymous_args = 0
 372:../STM32CUBEMX/Core/Src/usart.c **** 
 1106              		.loc 1 372 1 is_stmt 0 view .LVU401
 1107 0000 10B5     		push	{r4, lr}
 1108              	.LCFI9:
 1109              		.cfi_def_cfa_offset 8
 1110              		.cfi_offset 4, -8
 1111              		.cfi_offset 14, -4
 1112 0002 0446     		mov	r4, r0
 374:../STM32CUBEMX/Core/Src/usart.c ****   {
 1113              		.loc 1 374 3 is_stmt 1 view .LVU402
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 37


 374:../STM32CUBEMX/Core/Src/usart.c ****   {
 1114              		.loc 1 374 16 is_stmt 0 view .LVU403
 1115 0004 0368     		ldr	r3, [r0]
 374:../STM32CUBEMX/Core/Src/usart.c ****   {
 1116              		.loc 1 374 5 view .LVU404
 1117 0006 2C4A     		ldr	r2, .L69
 1118 0008 9342     		cmp	r3, r2
 1119 000a 09D0     		beq	.L65
 398:../STM32CUBEMX/Core/Src/usart.c ****   {
 1120              		.loc 1 398 8 is_stmt 1 view .LVU405
 398:../STM32CUBEMX/Core/Src/usart.c ****   {
 1121              		.loc 1 398 10 is_stmt 0 view .LVU406
 1122 000c 2B4A     		ldr	r2, .L69+4
 1123 000e 9342     		cmp	r3, r2
 1124 0010 1BD0     		beq	.L66
 418:../STM32CUBEMX/Core/Src/usart.c ****   {
 1125              		.loc 1 418 8 is_stmt 1 view .LVU407
 418:../STM32CUBEMX/Core/Src/usart.c ****   {
 1126              		.loc 1 418 10 is_stmt 0 view .LVU408
 1127 0012 2B4A     		ldr	r2, .L69+8
 1128 0014 9342     		cmp	r3, r2
 1129 0016 28D0     		beq	.L67
 442:../STM32CUBEMX/Core/Src/usart.c ****   {
 1130              		.loc 1 442 8 is_stmt 1 view .LVU409
 442:../STM32CUBEMX/Core/Src/usart.c ****   {
 1131              		.loc 1 442 10 is_stmt 0 view .LVU410
 1132 0018 2A4A     		ldr	r2, .L69+12
 1133 001a 9342     		cmp	r3, r2
 1134 001c 3AD0     		beq	.L68
 1135              	.LVL57:
 1136              	.L59:
 465:../STM32CUBEMX/Core/Src/usart.c **** 
 1137              		.loc 1 465 1 view .LVU411
 1138 001e 10BD     		pop	{r4, pc}
 1139              	.LVL58:
 1140              	.L65:
 380:../STM32CUBEMX/Core/Src/usart.c **** 
 1141              		.loc 1 380 5 is_stmt 1 view .LVU412
 1142 0020 02F5F632 		add	r2, r2, #125952
 1143 0024 136C     		ldr	r3, [r2, #64]
 1144 0026 23F40023 		bic	r3, r3, #524288
 1145 002a 1364     		str	r3, [r2, #64]
 386:../STM32CUBEMX/Core/Src/usart.c **** 
 1146              		.loc 1 386 5 view .LVU413
 1147 002c 4FF44061 		mov	r1, #3072
 1148 0030 2548     		ldr	r0, .L69+16
 1149              	.LVL59:
 386:../STM32CUBEMX/Core/Src/usart.c **** 
 1150              		.loc 1 386 5 is_stmt 0 view .LVU414
 1151 0032 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1152              	.LVL60:
 389:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 1153              		.loc 1 389 5 is_stmt 1 view .LVU415
 1154 0036 A06B     		ldr	r0, [r4, #56]
 1155 0038 FFF7FEFF 		bl	HAL_DMA_DeInit
 1156              	.LVL61:
 390:../STM32CUBEMX/Core/Src/usart.c **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 38


 1157              		.loc 1 390 5 view .LVU416
 1158 003c 606B     		ldr	r0, [r4, #52]
 1159 003e FFF7FEFF 		bl	HAL_DMA_DeInit
 1160              	.LVL62:
 393:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 1161              		.loc 1 393 5 view .LVU417
 1162 0042 3420     		movs	r0, #52
 1163 0044 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1164              	.LVL63:
 1165 0048 E9E7     		b	.L59
 1166              	.LVL64:
 1167              	.L66:
 404:../STM32CUBEMX/Core/Src/usart.c **** 
 1168              		.loc 1 404 5 view .LVU418
 1169 004a 02F5F432 		add	r2, r2, #124928
 1170 004e 136C     		ldr	r3, [r2, #64]
 1171 0050 23F48013 		bic	r3, r3, #1048576
 1172 0054 1364     		str	r3, [r2, #64]
 410:../STM32CUBEMX/Core/Src/usart.c **** 
 1173              		.loc 1 410 5 view .LVU419
 1174 0056 4FF48051 		mov	r1, #4096
 1175 005a 1B48     		ldr	r0, .L69+16
 1176              	.LVL65:
 410:../STM32CUBEMX/Core/Src/usart.c **** 
 1177              		.loc 1 410 5 is_stmt 0 view .LVU420
 1178 005c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1179              	.LVL66:
 412:../STM32CUBEMX/Core/Src/usart.c **** 
 1180              		.loc 1 412 5 is_stmt 1 view .LVU421
 1181 0060 0421     		movs	r1, #4
 1182 0062 1A48     		ldr	r0, .L69+20
 1183 0064 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1184              	.LVL67:
 1185 0068 D9E7     		b	.L59
 1186              	.LVL68:
 1187              	.L67:
 424:../STM32CUBEMX/Core/Src/usart.c **** 
 1188              		.loc 1 424 5 view .LVU422
 1189 006a 02F59432 		add	r2, r2, #75776
 1190 006e 536C     		ldr	r3, [r2, #68]
 1191 0070 23F01003 		bic	r3, r3, #16
 1192 0074 5364     		str	r3, [r2, #68]
 430:../STM32CUBEMX/Core/Src/usart.c **** 
 1193              		.loc 1 430 5 view .LVU423
 1194 0076 4FF4C061 		mov	r1, #1536
 1195 007a 1548     		ldr	r0, .L69+24
 1196              	.LVL69:
 430:../STM32CUBEMX/Core/Src/usart.c **** 
 1197              		.loc 1 430 5 is_stmt 0 view .LVU424
 1198 007c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1199              	.LVL70:
 433:../STM32CUBEMX/Core/Src/usart.c ****     HAL_DMA_DeInit(uartHandle->hdmatx);
 1200              		.loc 1 433 5 is_stmt 1 view .LVU425
 1201 0080 A06B     		ldr	r0, [r4, #56]
 1202 0082 FFF7FEFF 		bl	HAL_DMA_DeInit
 1203              	.LVL71:
 434:../STM32CUBEMX/Core/Src/usart.c **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 39


 1204              		.loc 1 434 5 view .LVU426
 1205 0086 606B     		ldr	r0, [r4, #52]
 1206 0088 FFF7FEFF 		bl	HAL_DMA_DeInit
 1207              	.LVL72:
 437:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 1208              		.loc 1 437 5 view .LVU427
 1209 008c 2520     		movs	r0, #37
 1210 008e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1211              	.LVL73:
 1212 0092 C4E7     		b	.L59
 1213              	.LVL74:
 1214              	.L68:
 448:../STM32CUBEMX/Core/Src/usart.c **** 
 1215              		.loc 1 448 5 view .LVU428
 1216 0094 02F5F832 		add	r2, r2, #126976
 1217 0098 136C     		ldr	r3, [r2, #64]
 1218 009a 23F48023 		bic	r3, r3, #262144
 1219 009e 1364     		str	r3, [r2, #64]
 454:../STM32CUBEMX/Core/Src/usart.c **** 
 1220              		.loc 1 454 5 view .LVU429
 1221 00a0 4FF44061 		mov	r1, #3072
 1222 00a4 0B48     		ldr	r0, .L69+28
 1223              	.LVL75:
 454:../STM32CUBEMX/Core/Src/usart.c **** 
 1224              		.loc 1 454 5 is_stmt 0 view .LVU430
 1225 00a6 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1226              	.LVL76:
 457:../STM32CUBEMX/Core/Src/usart.c **** 
 1227              		.loc 1 457 5 is_stmt 1 view .LVU431
 1228 00aa A06B     		ldr	r0, [r4, #56]
 1229 00ac FFF7FEFF 		bl	HAL_DMA_DeInit
 1230              	.LVL77:
 460:../STM32CUBEMX/Core/Src/usart.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 1231              		.loc 1 460 5 view .LVU432
 1232 00b0 2720     		movs	r0, #39
 1233 00b2 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1234              	.LVL78:
 465:../STM32CUBEMX/Core/Src/usart.c **** 
 1235              		.loc 1 465 1 is_stmt 0 view .LVU433
 1236 00b6 B2E7     		b	.L59
 1237              	.L70:
 1238              		.align	2
 1239              	.L69:
 1240 00b8 004C0040 		.word	1073761280
 1241 00bc 00500040 		.word	1073762304
 1242 00c0 00100140 		.word	1073811456
 1243 00c4 00480040 		.word	1073760256
 1244 00c8 00080240 		.word	1073874944
 1245 00cc 000C0240 		.word	1073875968
 1246 00d0 00000240 		.word	1073872896
 1247 00d4 00040240 		.word	1073873920
 1248              		.cfi_endproc
 1249              	.LFE240:
 1251              		.section	.text.HAL_UART_DMA_StopTx,"ax",%progbits
 1252              		.align	1
 1253              		.global	HAL_UART_DMA_StopTx
 1254              		.syntax unified
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 40


 1255              		.thumb
 1256              		.thumb_func
 1258              	HAL_UART_DMA_StopTx:
 1259              	.LVL79:
 1260              	.LFB241:
 470:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 1261              		.loc 1 470 1 is_stmt 1 view -0
 1262              		.cfi_startproc
 1263              		@ args = 0, pretend = 0, frame = 0
 1264              		@ frame_needed = 0, uses_anonymous_args = 0
 470:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 1265              		.loc 1 470 1 is_stmt 0 view .LVU435
 1266 0000 10B5     		push	{r4, lr}
 1267              	.LCFI10:
 1268              		.cfi_def_cfa_offset 8
 1269              		.cfi_offset 4, -8
 1270              		.cfi_offset 14, -4
 1271 0002 0446     		mov	r4, r0
 477:../STM32CUBEMX/Core/Src/usart.c **** 	/* Abort the UART DMA rx Stream */
 1272              		.loc 1 477 2 is_stmt 1 view .LVU436
 477:../STM32CUBEMX/Core/Src/usart.c **** 	/* Abort the UART DMA rx Stream */
 1273              		.loc 1 477 7 is_stmt 0 view .LVU437
 1274 0004 0268     		ldr	r2, [r0]
 477:../STM32CUBEMX/Core/Src/usart.c **** 	/* Abort the UART DMA rx Stream */
 1275              		.loc 1 477 23 view .LVU438
 1276 0006 5369     		ldr	r3, [r2, #20]
 1277 0008 23F08003 		bic	r3, r3, #128
 1278 000c 5361     		str	r3, [r2, #20]
 479:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1279              		.loc 1 479 2 is_stmt 1 view .LVU439
 479:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1280              		.loc 1 479 10 is_stmt 0 view .LVU440
 1281 000e 406B     		ldr	r0, [r0, #52]
 1282              	.LVL80:
 479:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1283              		.loc 1 479 4 view .LVU441
 1284 0010 08B1     		cbz	r0, .L72
 481:../STM32CUBEMX/Core/Src/usart.c **** 	}
 1285              		.loc 1 481 3 is_stmt 1 view .LVU442
 1286 0012 FFF7FEFF 		bl	HAL_DMA_Abort
 1287              	.LVL81:
 1288              	.L72:
 483:../STM32CUBEMX/Core/Src/usart.c **** 		huart->gState = HAL_UART_STATE_BUSY_RX;
 1289              		.loc 1 483 2 view .LVU443
 483:../STM32CUBEMX/Core/Src/usart.c **** 		huart->gState = HAL_UART_STATE_BUSY_RX;
 1290              		.loc 1 483 10 is_stmt 0 view .LVU444
 1291 0016 94F83D30 		ldrb	r3, [r4, #61]	@ zero_extendqisi2
 1292 001a DBB2     		uxtb	r3, r3
 483:../STM32CUBEMX/Core/Src/usart.c **** 		huart->gState = HAL_UART_STATE_BUSY_RX;
 1293              		.loc 1 483 4 view .LVU445
 1294 001c 232B     		cmp	r3, #35
 1295 001e 04D0     		beq	.L76
 486:../STM32CUBEMX/Core/Src/usart.c **** 	return HAL_OK;
 1296              		.loc 1 486 3 is_stmt 1 view .LVU446
 486:../STM32CUBEMX/Core/Src/usart.c **** 	return HAL_OK;
 1297              		.loc 1 486 17 is_stmt 0 view .LVU447
 1298 0020 2023     		movs	r3, #32
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 41


 1299 0022 84F83D30 		strb	r3, [r4, #61]
 1300              	.L74:
 487:../STM32CUBEMX/Core/Src/usart.c **** }
 1301              		.loc 1 487 2 is_stmt 1 view .LVU448
 488:../STM32CUBEMX/Core/Src/usart.c **** //#include "stm32f4xx.h"
 1302              		.loc 1 488 1 is_stmt 0 view .LVU449
 1303 0026 0020     		movs	r0, #0
 1304 0028 10BD     		pop	{r4, pc}
 1305              	.LVL82:
 1306              	.L76:
 484:../STM32CUBEMX/Core/Src/usart.c **** 	else
 1307              		.loc 1 484 3 is_stmt 1 view .LVU450
 484:../STM32CUBEMX/Core/Src/usart.c **** 	else
 1308              		.loc 1 484 17 is_stmt 0 view .LVU451
 1309 002a 2223     		movs	r3, #34
 1310 002c 84F83D30 		strb	r3, [r4, #61]
 1311 0030 F9E7     		b	.L74
 1312              		.cfi_endproc
 1313              	.LFE241:
 1315              		.section	.text.HAL_UART_DMA_StopRx,"ax",%progbits
 1316              		.align	1
 1317              		.global	HAL_UART_DMA_StopRx
 1318              		.syntax unified
 1319              		.thumb
 1320              		.thumb_func
 1322              	HAL_UART_DMA_StopRx:
 1323              	.LVL83:
 1324              	.LFB242:
 491:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 1325              		.loc 1 491 1 is_stmt 1 view -0
 1326              		.cfi_startproc
 1327              		@ args = 0, pretend = 0, frame = 0
 1328              		@ frame_needed = 0, uses_anonymous_args = 0
 498:../STM32CUBEMX/Core/Src/usart.c **** 	dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 1329              		.loc 1 498 2 view .LVU453
 499:../STM32CUBEMX/Core/Src/usart.c **** 	if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 1330              		.loc 1 499 2 view .LVU454
 499:../STM32CUBEMX/Core/Src/usart.c **** 	if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 1331              		.loc 1 499 15 is_stmt 0 view .LVU455
 1332 0000 0368     		ldr	r3, [r0]
 1333 0002 5A69     		ldr	r2, [r3, #20]
 1334              	.LVL84:
 500:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1335              		.loc 1 500 2 is_stmt 1 view .LVU456
 500:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1336              		.loc 1 500 12 is_stmt 0 view .LVU457
 1337 0004 90F83E30 		ldrb	r3, [r0, #62]	@ zero_extendqisi2
 1338 0008 DBB2     		uxtb	r3, r3
 500:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1339              		.loc 1 500 5 view .LVU458
 1340 000a 222B     		cmp	r3, #34
 1341 000c 01D0     		beq	.L89
 525:../STM32CUBEMX/Core/Src/usart.c **** }
 1342              		.loc 1 525 2 is_stmt 1 view .LVU459
 526:../STM32CUBEMX/Core/Src/usart.c **** 
 1343              		.loc 1 526 1 is_stmt 0 view .LVU460
 1344 000e 0020     		movs	r0, #0
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 42


 1345              	.LVL85:
 526:../STM32CUBEMX/Core/Src/usart.c **** 
 1346              		.loc 1 526 1 view .LVU461
 1347 0010 7047     		bx	lr
 1348              	.LVL86:
 1349              	.L89:
 491:../STM32CUBEMX/Core/Src/usart.c **** 	/* The Lock is not implemented on this API to allow the user application
 1350              		.loc 1 491 1 discriminator 1 view .LVU462
 1351 0012 10B5     		push	{r4, lr}
 1352              	.LCFI11:
 1353              		.cfi_def_cfa_offset 8
 1354              		.cfi_offset 4, -8
 1355              		.cfi_offset 14, -4
 1356 0014 0446     		mov	r4, r0
 1357 0016 02F04002 		and	r2, r2, #64
 1358              	.LVL87:
 500:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1359              		.loc 1 500 49 discriminator 1 view .LVU463
 1360 001a 7AB3     		cbz	r2, .L78
 1361              	.L79:
 502:../STM32CUBEMX/Core/Src/usart.c **** 
 1362              		.loc 1 502 3 is_stmt 1 discriminator 1 view .LVU464
 1363              	.LBB35:
 502:../STM32CUBEMX/Core/Src/usart.c **** 
 1364              		.loc 1 502 3 discriminator 1 view .LVU465
 502:../STM32CUBEMX/Core/Src/usart.c **** 
 1365              		.loc 1 502 3 discriminator 1 view .LVU466
 502:../STM32CUBEMX/Core/Src/usart.c **** 
 1366              		.loc 1 502 3 discriminator 1 view .LVU467
 1367 001c 2268     		ldr	r2, [r4]
 1368              	.LVL88:
 1369              	.LBB36:
 1370              	.LBI36:
 1371              		.file 2 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 43


  24:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 44


  81:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 45


 138:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 46


 195:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 47


 252:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 48


 309:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 49


 366:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 50


 423:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 51


 480:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 52


 537:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 53


 594:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 54


 651:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 55


 708:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 56


 765:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 57


 822:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 58


 879:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 59


 936:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 989:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 60


 993:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1002:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1003:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1004:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1005:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1006:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1007:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1008:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1009:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1010:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1011:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CLZ             (uint8_t)__builtin_clz
1012:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1015:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1016:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1017:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1018:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1019:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1020:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1021:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1022:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1023:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1024:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1025:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1026:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1027:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1028:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1029:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1030:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1031:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1032:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1033:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1034:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1035:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1036:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1037:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1038:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1039:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1040:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1041:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1042:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1043:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1044:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1045:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1046:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1047:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1048:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1049:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 61


1050:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1051:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1052:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1053:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1054:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1055:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1056:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1057:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1058:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1059:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1060:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1061:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1062:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1063:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1064:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1065:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1066:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1067:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1068:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 1372              		.loc 2 1068 31 discriminator 1 view .LVU468
 1373              	.LBB37:
1069:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1070:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 1374              		.loc 2 1070 5 discriminator 1 view .LVU469
1071:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 1375              		.loc 2 1072 4 discriminator 1 view .LVU470
 1376 001e 02F11403 		add	r3, r2, #20
 1377              	.LVL89:
 1378              		.loc 2 1072 4 is_stmt 0 discriminator 1 view .LVU471
 1379              		.syntax unified
 1380              	@ 1072 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1381 0022 53E8003F 		ldrex r3, [r3]
 1382              	@ 0 "" 2
 1383              	.LVL90:
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1384              		.loc 2 1073 4 is_stmt 1 discriminator 1 view .LVU472
 1385              		.loc 2 1073 4 is_stmt 0 discriminator 1 view .LVU473
 1386              		.thumb
 1387              		.syntax unified
 1388              	.LBE37:
 1389              	.LBE36:
 502:../STM32CUBEMX/Core/Src/usart.c **** 
 1390              		.loc 1 502 3 discriminator 1 view .LVU474
 1391 0026 23F04003 		bic	r3, r3, #64
 1392              	.LVL91:
 502:../STM32CUBEMX/Core/Src/usart.c **** 
 1393              		.loc 1 502 3 is_stmt 1 discriminator 1 view .LVU475
 1394              	.LBB38:
 1395              	.LBI38:
1074:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1075:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1076:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1078:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1079:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1080:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 62


1081:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1082:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1083:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1084:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1085:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1086:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1087:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1088:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1089:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1090:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1091:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1092:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1096:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1097:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1098:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1099:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1100:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1101:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1102:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1103:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1104:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1105:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1106:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1107:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1108:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
1109:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1110:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1111:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1112:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1113:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1114:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1115:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1116:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1117:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1118:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1119:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 1396              		.loc 2 1119 31 discriminator 1 view .LVU476
 1397              	.LBB39:
1120:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
1121:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 1398              		.loc 2 1121 4 discriminator 1 view .LVU477
1122:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 1399              		.loc 2 1123 4 discriminator 1 view .LVU478
 1400 002a 1432     		adds	r2, r2, #20
 1401              	.LVL92:
 1402              		.loc 2 1123 4 is_stmt 0 discriminator 1 view .LVU479
 1403              		.syntax unified
 1404              	@ 1123 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1405 002c 42E80031 		strex r1, r3, [r2]
 1406              	@ 0 "" 2
 1407              	.LVL93:
1124:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1408              		.loc 2 1124 4 is_stmt 1 discriminator 1 view .LVU480
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 63


 1409              		.loc 2 1124 4 is_stmt 0 discriminator 1 view .LVU481
 1410              		.thumb
 1411              		.syntax unified
 1412              	.LBE39:
 1413              	.LBE38:
 502:../STM32CUBEMX/Core/Src/usart.c **** 
 1414              		.loc 1 502 3 discriminator 1 view .LVU482
 1415 0030 0029     		cmp	r1, #0
 1416 0032 F3D1     		bne	.L79
 1417              	.LBE35:
 502:../STM32CUBEMX/Core/Src/usart.c **** 
 1418              		.loc 1 502 3 is_stmt 1 discriminator 2 view .LVU483
 505:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1419              		.loc 1 505 3 discriminator 2 view .LVU484
 505:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1420              		.loc 1 505 12 is_stmt 0 discriminator 2 view .LVU485
 1421 0034 A06B     		ldr	r0, [r4, #56]
 1422              	.LVL94:
 505:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1423              		.loc 1 505 6 discriminator 2 view .LVU486
 1424 0036 08B1     		cbz	r0, .L81
 507:../STM32CUBEMX/Core/Src/usart.c **** 		}
 1425              		.loc 1 507 5 is_stmt 1 view .LVU487
 1426 0038 FFF7FEFF 		bl	HAL_DMA_Abort
 1427              	.LVL95:
 1428              	.L81:
 511:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1429              		.loc 1 511 5 discriminator 1 view .LVU488
 1430              	.LBB40:
 511:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1431              		.loc 1 511 5 discriminator 1 view .LVU489
 511:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1432              		.loc 1 511 5 discriminator 1 view .LVU490
 511:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1433              		.loc 1 511 5 discriminator 1 view .LVU491
 1434 003c 2268     		ldr	r2, [r4]
 1435              	.LVL96:
 1436              	.LBB41:
 1437              	.LBI41:
1068:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1438              		.loc 2 1068 31 discriminator 1 view .LVU492
 1439              	.LBB42:
1070:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1440              		.loc 2 1070 5 discriminator 1 view .LVU493
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1441              		.loc 2 1072 4 discriminator 1 view .LVU494
 1442 003e 02F10C03 		add	r3, r2, #12
 1443              	.LVL97:
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1444              		.loc 2 1072 4 is_stmt 0 discriminator 1 view .LVU495
 1445              		.syntax unified
 1446              	@ 1072 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1447 0042 53E8003F 		ldrex r3, [r3]
 1448              	@ 0 "" 2
 1449              	.LVL98:
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1450              		.loc 2 1073 4 is_stmt 1 discriminator 1 view .LVU496
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 64


1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1451              		.loc 2 1073 4 is_stmt 0 discriminator 1 view .LVU497
 1452              		.thumb
 1453              		.syntax unified
 1454              	.LBE42:
 1455              	.LBE41:
 511:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1456              		.loc 1 511 5 discriminator 1 view .LVU498
 1457 0046 23F49073 		bic	r3, r3, #288
 1458              	.LVL99:
 511:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1459              		.loc 1 511 5 is_stmt 1 discriminator 1 view .LVU499
 1460              	.LBB43:
 1461              	.LBI43:
1119:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1462              		.loc 2 1119 31 discriminator 1 view .LVU500
 1463              	.LBB44:
1121:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1464              		.loc 2 1121 4 discriminator 1 view .LVU501
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1465              		.loc 2 1123 4 discriminator 1 view .LVU502
 1466 004a 0C32     		adds	r2, r2, #12
 1467              	.LVL100:
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1468              		.loc 2 1123 4 is_stmt 0 discriminator 1 view .LVU503
 1469              		.syntax unified
 1470              	@ 1123 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1471 004c 42E80031 		strex r1, r3, [r2]
 1472              	@ 0 "" 2
 1473              	.LVL101:
 1474              		.loc 2 1124 4 is_stmt 1 discriminator 1 view .LVU504
 1475              		.loc 2 1124 4 is_stmt 0 discriminator 1 view .LVU505
 1476              		.thumb
 1477              		.syntax unified
 1478              	.LBE44:
 1479              	.LBE43:
 511:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1480              		.loc 1 511 5 discriminator 1 view .LVU506
 1481 0050 0029     		cmp	r1, #0
 1482 0052 F3D1     		bne	.L81
 1483              	.LVL102:
 1484              	.L82:
 511:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1485              		.loc 1 511 5 discriminator 1 view .LVU507
 1486              	.LBE40:
 511:../STM32CUBEMX/Core/Src/usart.c **** 		  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 1487              		.loc 1 511 5 is_stmt 1 discriminator 1 view .LVU508
 512:../STM32CUBEMX/Core/Src/usart.c **** 
 1488              		.loc 1 512 5 discriminator 1 view .LVU509
 1489              	.LBB45:
 512:../STM32CUBEMX/Core/Src/usart.c **** 
 1490              		.loc 1 512 5 discriminator 1 view .LVU510
 512:../STM32CUBEMX/Core/Src/usart.c **** 
 1491              		.loc 1 512 5 discriminator 1 view .LVU511
 512:../STM32CUBEMX/Core/Src/usart.c **** 
 1492              		.loc 1 512 5 discriminator 1 view .LVU512
 1493 0054 2268     		ldr	r2, [r4]
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 65


 1494              	.LVL103:
 1495              	.LBB46:
 1496              	.LBI46:
1068:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1497              		.loc 2 1068 31 discriminator 1 view .LVU513
 1498              	.LBB47:
1070:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1499              		.loc 2 1070 5 discriminator 1 view .LVU514
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1500              		.loc 2 1072 4 discriminator 1 view .LVU515
 1501 0056 02F11403 		add	r3, r2, #20
 1502              	.LVL104:
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1503              		.loc 2 1072 4 is_stmt 0 discriminator 1 view .LVU516
 1504              		.syntax unified
 1505              	@ 1072 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1506 005a 53E8003F 		ldrex r3, [r3]
 1507              	@ 0 "" 2
 1508              	.LVL105:
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1509              		.loc 2 1073 4 is_stmt 1 discriminator 1 view .LVU517
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1510              		.loc 2 1073 4 is_stmt 0 discriminator 1 view .LVU518
 1511              		.thumb
 1512              		.syntax unified
 1513              	.LBE47:
 1514              	.LBE46:
 512:../STM32CUBEMX/Core/Src/usart.c **** 
 1515              		.loc 1 512 5 discriminator 1 view .LVU519
 1516 005e 23F00103 		bic	r3, r3, #1
 1517              	.LVL106:
 512:../STM32CUBEMX/Core/Src/usart.c **** 
 1518              		.loc 1 512 5 is_stmt 1 discriminator 1 view .LVU520
 1519              	.LBB48:
 1520              	.LBI48:
1119:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1521              		.loc 2 1119 31 discriminator 1 view .LVU521
 1522              	.LBB49:
1121:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1523              		.loc 2 1121 4 discriminator 1 view .LVU522
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1524              		.loc 2 1123 4 discriminator 1 view .LVU523
 1525 0062 1432     		adds	r2, r2, #20
 1526              	.LVL107:
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1527              		.loc 2 1123 4 is_stmt 0 discriminator 1 view .LVU524
 1528              		.syntax unified
 1529              	@ 1123 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1530 0064 42E80031 		strex r1, r3, [r2]
 1531              	@ 0 "" 2
 1532              	.LVL108:
 1533              		.loc 2 1124 4 is_stmt 1 discriminator 1 view .LVU525
 1534              		.loc 2 1124 4 is_stmt 0 discriminator 1 view .LVU526
 1535              		.thumb
 1536              		.syntax unified
 1537              	.LBE49:
 1538              	.LBE48:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 66


 512:../STM32CUBEMX/Core/Src/usart.c **** 
 1539              		.loc 1 512 5 discriminator 1 view .LVU527
 1540 0068 0029     		cmp	r1, #0
 1541 006a F3D1     		bne	.L82
 1542              	.LBE45:
 512:../STM32CUBEMX/Core/Src/usart.c **** 
 1543              		.loc 1 512 5 is_stmt 1 discriminator 2 view .LVU528
 515:../STM32CUBEMX/Core/Src/usart.c **** 		  {
 1544              		.loc 1 515 5 discriminator 2 view .LVU529
 515:../STM32CUBEMX/Core/Src/usart.c **** 		  {
 1545              		.loc 1 515 14 is_stmt 0 discriminator 2 view .LVU530
 1546 006c 236B     		ldr	r3, [r4, #48]
 1547              	.LVL109:
 515:../STM32CUBEMX/Core/Src/usart.c **** 		  {
 1548              		.loc 1 515 8 discriminator 2 view .LVU531
 1549 006e 012B     		cmp	r3, #1
 1550 0070 06D0     		beq	.L84
 1551              	.L83:
 517:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1552              		.loc 1 517 4 is_stmt 1 discriminator 2 view .LVU532
 521:../STM32CUBEMX/Core/Src/usart.c **** 		  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 1553              		.loc 1 521 5 discriminator 2 view .LVU533
 521:../STM32CUBEMX/Core/Src/usart.c **** 		  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 1554              		.loc 1 521 20 is_stmt 0 discriminator 2 view .LVU534
 1555 0072 2023     		movs	r3, #32
 1556 0074 84F83E30 		strb	r3, [r4, #62]
 522:../STM32CUBEMX/Core/Src/usart.c **** 		//static Expand start
 1557              		.loc 1 522 5 is_stmt 1 discriminator 2 view .LVU535
 522:../STM32CUBEMX/Core/Src/usart.c **** 		//static Expand start
 1558              		.loc 1 522 26 is_stmt 0 discriminator 2 view .LVU536
 1559 0078 0023     		movs	r3, #0
 1560 007a 2363     		str	r3, [r4, #48]
 1561              	.L78:
 525:../STM32CUBEMX/Core/Src/usart.c **** }
 1562              		.loc 1 525 2 is_stmt 1 view .LVU537
 526:../STM32CUBEMX/Core/Src/usart.c **** 
 1563              		.loc 1 526 1 is_stmt 0 view .LVU538
 1564 007c 0020     		movs	r0, #0
 1565 007e 10BD     		pop	{r4, pc}
 1566              	.LVL110:
 1567              	.L84:
 517:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1568              		.loc 1 517 4 is_stmt 1 discriminator 1 view .LVU539
 1569              	.LBB50:
 517:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1570              		.loc 1 517 4 discriminator 1 view .LVU540
 517:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1571              		.loc 1 517 4 discriminator 1 view .LVU541
 517:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1572              		.loc 1 517 4 discriminator 1 view .LVU542
 1573 0080 2268     		ldr	r2, [r4]
 1574              	.LVL111:
 1575              	.LBB51:
 1576              	.LBI51:
1068:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1577              		.loc 2 1068 31 discriminator 1 view .LVU543
 1578              	.LBB52:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 67


1070:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1579              		.loc 2 1070 5 discriminator 1 view .LVU544
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1580              		.loc 2 1072 4 discriminator 1 view .LVU545
 1581 0082 02F10C03 		add	r3, r2, #12
 1582              	.LVL112:
1072:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1583              		.loc 2 1072 4 is_stmt 0 discriminator 1 view .LVU546
 1584              		.syntax unified
 1585              	@ 1072 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1586 0086 53E8003F 		ldrex r3, [r3]
 1587              	@ 0 "" 2
 1588              	.LVL113:
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1589              		.loc 2 1073 4 is_stmt 1 discriminator 1 view .LVU547
1073:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1590              		.loc 2 1073 4 is_stmt 0 discriminator 1 view .LVU548
 1591              		.thumb
 1592              		.syntax unified
 1593              	.LBE52:
 1594              	.LBE51:
 517:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1595              		.loc 1 517 4 discriminator 1 view .LVU549
 1596 008a 23F01003 		bic	r3, r3, #16
 1597              	.LVL114:
 517:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1598              		.loc 1 517 4 is_stmt 1 discriminator 1 view .LVU550
 1599              	.LBB53:
 1600              	.LBI53:
1119:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1601              		.loc 2 1119 31 discriminator 1 view .LVU551
 1602              	.LBB54:
1121:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1603              		.loc 2 1121 4 discriminator 1 view .LVU552
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1604              		.loc 2 1123 4 discriminator 1 view .LVU553
 1605 008e 0C32     		adds	r2, r2, #12
 1606              	.LVL115:
1123:../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 1607              		.loc 2 1123 4 is_stmt 0 discriminator 1 view .LVU554
 1608              		.syntax unified
 1609              	@ 1123 "../STM32CUBEMX/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1610 0090 42E80031 		strex r1, r3, [r2]
 1611              	@ 0 "" 2
 1612              	.LVL116:
 1613              		.loc 2 1124 4 is_stmt 1 discriminator 1 view .LVU555
 1614              		.loc 2 1124 4 is_stmt 0 discriminator 1 view .LVU556
 1615              		.thumb
 1616              		.syntax unified
 1617              	.LBE54:
 1618              	.LBE53:
 517:../STM32CUBEMX/Core/Src/usart.c **** 		  }
 1619              		.loc 1 517 4 discriminator 1 view .LVU557
 1620 0094 0029     		cmp	r1, #0
 1621 0096 F3D1     		bne	.L84
 1622 0098 EBE7     		b	.L83
 1623              	.LBE50:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 68


 1624              		.cfi_endproc
 1625              	.LFE242:
 1627              		.section	.text.CalcCRC_Modbus,"ax",%progbits
 1628              		.align	1
 1629              		.global	CalcCRC_Modbus
 1630              		.syntax unified
 1631              		.thumb
 1632              		.thumb_func
 1634              	CalcCRC_Modbus:
 1635              	.LVL117:
 1636              	.LFB243:
 532:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crchi = 0xff;
 1637              		.loc 1 532 1 is_stmt 1 view -0
 1638              		.cfi_startproc
 1639              		@ args = 0, pretend = 0, frame = 0
 1640              		@ frame_needed = 0, uses_anonymous_args = 0
 532:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crchi = 0xff;
 1641              		.loc 1 532 1 is_stmt 0 view .LVU559
 1642 0000 10B5     		push	{r4, lr}
 1643              	.LCFI12:
 1644              		.cfi_def_cfa_offset 8
 1645              		.cfi_offset 4, -8
 1646              		.cfi_offset 14, -4
 533:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crclo = 0xff;
 1647              		.loc 1 533 2 is_stmt 1 view .LVU560
 1648              	.LVL118:
 534:../STM32CUBEMX/Core/Src/usart.c **** 	int idx=0;
 1649              		.loc 1 534 2 view .LVU561
 535:../STM32CUBEMX/Core/Src/usart.c **** 	for(idx=0;idx<MsgLenToCRC;idx++)
 1650              		.loc 1 535 2 view .LVU562
 536:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1651              		.loc 1 536 2 view .LVU563
 536:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1652              		.loc 1 536 9 is_stmt 0 view .LVU564
 1653 0002 4FF0000C 		mov	ip, #0
 534:../STM32CUBEMX/Core/Src/usart.c **** 	int idx=0;
 1654              		.loc 1 534 10 view .LVU565
 1655 0006 4FF0FF0E 		mov	lr, #255
 533:../STM32CUBEMX/Core/Src/usart.c **** 	uint8_t crclo = 0xff;
 1656              		.loc 1 533 10 view .LVU566
 1657 000a 7246     		mov	r2, lr
 536:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1658              		.loc 1 536 2 view .LVU567
 1659 000c 0BE0     		b	.L91
 1660              	.LVL119:
 1661              	.L92:
 1662              	.LBB55:
 538:../STM32CUBEMX/Core/Src/usart.c **** 		crchi = (uint8_t)( crclo^achCRCHi[idxCRC] );
 1663              		.loc 1 538 3 is_stmt 1 discriminator 3 view .LVU568
 538:../STM32CUBEMX/Core/Src/usart.c **** 		crchi = (uint8_t)( crclo^achCRCHi[idxCRC] );
 1664              		.loc 1 538 44 is_stmt 0 discriminator 3 view .LVU569
 1665 000e 10F80C30 		ldrb	r3, [r0, ip]	@ zero_extendqisi2
 538:../STM32CUBEMX/Core/Src/usart.c **** 		crchi = (uint8_t)( crclo^achCRCHi[idxCRC] );
 1666              		.loc 1 538 11 discriminator 3 view .LVU570
 1667 0012 5340     		eors	r3, r3, r2
 1668              	.LVL120:
 539:../STM32CUBEMX/Core/Src/usart.c ****         crclo = (uint8_t)( achCRCLo[idxCRC] );
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 69


 1669              		.loc 1 539 3 is_stmt 1 discriminator 3 view .LVU571
 539:../STM32CUBEMX/Core/Src/usart.c ****         crclo = (uint8_t)( achCRCLo[idxCRC] );
 1670              		.loc 1 539 36 is_stmt 0 discriminator 3 view .LVU572
 1671 0014 064A     		ldr	r2, .L94
 1672              	.LVL121:
 539:../STM32CUBEMX/Core/Src/usart.c ****         crclo = (uint8_t)( achCRCLo[idxCRC] );
 1673              		.loc 1 539 36 discriminator 3 view .LVU573
 1674 0016 D25C     		ldrb	r2, [r2, r3]	@ zero_extendqisi2
 539:../STM32CUBEMX/Core/Src/usart.c ****         crclo = (uint8_t)( achCRCLo[idxCRC] );
 1675              		.loc 1 539 9 discriminator 3 view .LVU574
 1676 0018 82EA0E02 		eor	r2, r2, lr
 1677              	.LVL122:
 540:../STM32CUBEMX/Core/Src/usart.c **** 	}
 1678              		.loc 1 540 9 is_stmt 1 discriminator 3 view .LVU575
 540:../STM32CUBEMX/Core/Src/usart.c **** 	}
 1679              		.loc 1 540 15 is_stmt 0 discriminator 3 view .LVU576
 1680 001c 054C     		ldr	r4, .L94+4
 1681 001e 14F803E0 		ldrb	lr, [r4, r3]	@ zero_extendqisi2
 1682              	.LVL123:
 540:../STM32CUBEMX/Core/Src/usart.c **** 	}
 1683              		.loc 1 540 15 discriminator 3 view .LVU577
 1684              	.LBE55:
 536:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1685              		.loc 1 536 31 is_stmt 1 discriminator 3 view .LVU578
 1686 0022 0CF1010C 		add	ip, ip, #1
 1687              	.LVL124:
 1688              	.L91:
 536:../STM32CUBEMX/Core/Src/usart.c **** 	{
 1689              		.loc 1 536 15 discriminator 1 view .LVU579
 1690 0026 8C45     		cmp	ip, r1
 1691 0028 F1DB     		blt	.L92
 542:../STM32CUBEMX/Core/Src/usart.c **** }
 1692              		.loc 1 542 2 view .LVU580
 543:../STM32CUBEMX/Core/Src/usart.c **** 
 1693              		.loc 1 543 1 is_stmt 0 view .LVU581
 1694 002a 4EEA0220 		orr	r0, lr, r2, lsl #8
 1695              	.LVL125:
 543:../STM32CUBEMX/Core/Src/usart.c **** 
 1696              		.loc 1 543 1 view .LVU582
 1697 002e 10BD     		pop	{r4, pc}
 1698              	.L95:
 1699              		.align	2
 1700              	.L94:
 1701 0030 00000000 		.word	.LANCHOR9
 1702 0034 00000000 		.word	.LANCHOR10
 1703              		.cfi_endproc
 1704              	.LFE243:
 1706              		.section	.text.HI226_Decode,"ax",%progbits
 1707              		.align	1
 1708              		.global	HI226_Decode
 1709              		.syntax unified
 1710              		.thumb
 1711              		.thumb_func
 1713              	HI226_Decode:
 1714              	.LVL126:
 1715              	.LFB245:
 566:../STM32CUBEMX/Core/Src/usart.c **** 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 70


 567:../STM32CUBEMX/Core/Src/usart.c **** uint16_t DMA_NDTR=0;
 568:../STM32CUBEMX/Core/Src/usart.c **** uint16_t uart3rx_bufnum=0;
 569:../STM32CUBEMX/Core/Src/usart.c **** int16_t HI226_Angle[3]={0};
 570:../STM32CUBEMX/Core/Src/usart.c **** int16_t HI226_AngleV[3]={0};
 571:../STM32CUBEMX/Core/Src/usart.c **** uint16_t HI226_len = 0;
 572:../STM32CUBEMX/Core/Src/usart.c **** uint16_t HI226_Recvcrc = 0;
 573:../STM32CUBEMX/Core/Src/usart.c **** uint16_t HI226_Calccrc = 0;
 574:../STM32CUBEMX/Core/Src/usart.c **** uint16_t HI226_ErrorCount=0;
 575:../STM32CUBEMX/Core/Src/usart.c **** uint16_t HI226_FreqCount = 0;
 576:../STM32CUBEMX/Core/Src/usart.c **** uint8_t HI226_Decode(uint8_t *buffer,uint16_t length,int16_t *angle,int16_t *angle_v)
 577:../STM32CUBEMX/Core/Src/usart.c **** {
 1716              		.loc 1 577 1 is_stmt 1 view -0
 1717              		.cfi_startproc
 1718              		@ args = 0, pretend = 0, frame = 0
 1719              		@ frame_needed = 0, uses_anonymous_args = 0
 1720              		.loc 1 577 1 is_stmt 0 view .LVU584
 1721 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 1722              	.LCFI13:
 1723              		.cfi_def_cfa_offset 32
 1724              		.cfi_offset 4, -32
 1725              		.cfi_offset 5, -28
 1726              		.cfi_offset 6, -24
 1727              		.cfi_offset 7, -20
 1728              		.cfi_offset 8, -16
 1729              		.cfi_offset 9, -12
 1730              		.cfi_offset 10, -8
 1731              		.cfi_offset 14, -4
 1732 0004 0446     		mov	r4, r0
 578:../STM32CUBEMX/Core/Src/usart.c **** 	if(buffer[0]==0x5A&&buffer[1]==0xA5)
 1733              		.loc 1 578 2 is_stmt 1 view .LVU585
 1734              		.loc 1 578 11 is_stmt 0 view .LVU586
 1735 0006 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 1736              	.LVL127:
 1737              		.loc 1 578 4 view .LVU587
 1738 0008 5A28     		cmp	r0, #90
 1739 000a 5ED1     		bne	.L102
 1740 000c 0F46     		mov	r7, r1
 1741 000e 1646     		mov	r6, r2
 1742 0010 1D46     		mov	r5, r3
 1743              		.loc 1 578 28 discriminator 1 view .LVU588
 1744 0012 6378     		ldrb	r3, [r4, #1]	@ zero_extendqisi2
 1745              	.LVL128:
 1746              		.loc 1 578 20 discriminator 1 view .LVU589
 1747 0014 A52B     		cmp	r3, #165
 1748 0016 01D0     		beq	.L106
 579:../STM32CUBEMX/Core/Src/usart.c **** 	{
 580:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_len=buffer[2]|buffer[3]<<8;
 581:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 582:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 583:../STM32CUBEMX/Core/Src/usart.c **** //		{
 584:../STM32CUBEMX/Core/Src/usart.c **** //			buffer[i]=buffer[i-2];
 585:../STM32CUBEMX/Core/Src/usart.c **** //		}
 586:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Calccrc=0;
 587:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, buffer, 4);
 588:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, &buffer[6], HI226_len);
 589:../STM32CUBEMX/Core/Src/usart.c **** 		if(HI226_Calccrc==HI226_Recvcrc)
 590:../STM32CUBEMX/Core/Src/usart.c **** 		{
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 71


 591:../STM32CUBEMX/Core/Src/usart.c **** 			for(int i=6;i<length-6;i++)
 592:../STM32CUBEMX/Core/Src/usart.c **** 			{
 593:../STM32CUBEMX/Core/Src/usart.c **** 				if(buffer[i]==0xB0)	//angle_v
 594:../STM32CUBEMX/Core/Src/usart.c **** 				{
 595:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[0]=buffer[i+1]|buffer[i+2]<<8;
 596:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 597:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 598:../STM32CUBEMX/Core/Src/usart.c **** 				}
 599:../STM32CUBEMX/Core/Src/usart.c **** 				else if(buffer[i]==0xD0)	//angle
 600:../STM32CUBEMX/Core/Src/usart.c **** 				{
 601:../STM32CUBEMX/Core/Src/usart.c **** 					angle[0]=buffer[i+1]|buffer[i+2]<<8;
 602:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 603:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 604:../STM32CUBEMX/Core/Src/usart.c **** 				}
 605:../STM32CUBEMX/Core/Src/usart.c **** 			}
 606:../STM32CUBEMX/Core/Src/usart.c **** 			return 1;
 607:../STM32CUBEMX/Core/Src/usart.c **** 		}
 608:../STM32CUBEMX/Core/Src/usart.c **** 		else
 609:../STM32CUBEMX/Core/Src/usart.c **** 		{
 610:../STM32CUBEMX/Core/Src/usart.c **** 			return 0;
 611:../STM32CUBEMX/Core/Src/usart.c **** 		}
 612:../STM32CUBEMX/Core/Src/usart.c **** 	}
 613:../STM32CUBEMX/Core/Src/usart.c **** 	else
 614:../STM32CUBEMX/Core/Src/usart.c **** 	{
 615:../STM32CUBEMX/Core/Src/usart.c **** 		return 0;
 1749              		.loc 1 615 10 view .LVU590
 1750 0018 0020     		movs	r0, #0
 1751 001a 57E0     		b	.L97
 1752              	.L106:
 580:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 1753              		.loc 1 580 3 is_stmt 1 view .LVU591
 580:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 1754              		.loc 1 580 19 is_stmt 0 view .LVU592
 1755 001c A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 580:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 1756              		.loc 1 580 29 view .LVU593
 1757 001e E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 1758              	.LVL129:
 580:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 1759              		.loc 1 580 22 view .LVU594
 1760 0020 43EA0223 		orr	r3, r3, r2, lsl #8
 580:../STM32CUBEMX/Core/Src/usart.c **** 		HI226_Recvcrc=buffer[4]|buffer[5]<<8;
 1761              		.loc 1 580 12 view .LVU595
 1762 0024 DFF8A890 		ldr	r9, .L109
 1763 0028 A9F80030 		strh	r3, [r9]	@ movhi
 581:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 1764              		.loc 1 581 3 is_stmt 1 view .LVU596
 581:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 1765              		.loc 1 581 23 is_stmt 0 view .LVU597
 1766 002c 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 581:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 1767              		.loc 1 581 33 view .LVU598
 1768 002e 6279     		ldrb	r2, [r4, #5]	@ zero_extendqisi2
 581:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
 1769              		.loc 1 581 26 view .LVU599
 1770 0030 43EA0223 		orr	r3, r3, r2, lsl #8
 581:../STM32CUBEMX/Core/Src/usart.c **** //		for(int i=5;i>=2;i--)//Removing CRC fields, filling buffer
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 72


 1771              		.loc 1 581 16 view .LVU600
 1772 0034 DFF89CA0 		ldr	r10, .L109+4
 1773 0038 AAF80030 		strh	r3, [r10]	@ movhi
 586:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, buffer, 4);
 1774              		.loc 1 586 3 is_stmt 1 view .LVU601
 586:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, buffer, 4);
 1775              		.loc 1 586 16 is_stmt 0 view .LVU602
 1776 003c DFF89880 		ldr	r8, .L109+8
 1777 0040 0023     		movs	r3, #0
 1778 0042 A8F80030 		strh	r3, [r8]	@ movhi
 587:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, &buffer[6], HI226_len);
 1779              		.loc 1 587 3 is_stmt 1 view .LVU603
 1780 0046 0422     		movs	r2, #4
 1781 0048 2146     		mov	r1, r4
 1782              	.LVL130:
 587:../STM32CUBEMX/Core/Src/usart.c **** 		crc16_update(&HI226_Calccrc, &buffer[6], HI226_len);
 1783              		.loc 1 587 3 is_stmt 0 view .LVU604
 1784 004a 4046     		mov	r0, r8
 1785 004c FFF7FEFF 		bl	crc16_update
 1786              	.LVL131:
 588:../STM32CUBEMX/Core/Src/usart.c **** 		if(HI226_Calccrc==HI226_Recvcrc)
 1787              		.loc 1 588 3 is_stmt 1 view .LVU605
 1788 0050 B9F80020 		ldrh	r2, [r9]
 1789 0054 A11D     		adds	r1, r4, #6
 1790 0056 4046     		mov	r0, r8
 1791 0058 FFF7FEFF 		bl	crc16_update
 1792              	.LVL132:
 589:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1793              		.loc 1 589 3 view .LVU606
 589:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1794              		.loc 1 589 19 is_stmt 0 view .LVU607
 1795 005c B8F80020 		ldrh	r2, [r8]
 1796 0060 BAF80030 		ldrh	r3, [r10]
 589:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1797              		.loc 1 589 5 view .LVU608
 1798 0064 9A42     		cmp	r2, r3
 1799 0066 2CD0     		beq	.L104
 610:../STM32CUBEMX/Core/Src/usart.c **** 		}
 1800              		.loc 1 610 11 view .LVU609
 1801 0068 0020     		movs	r0, #0
 1802 006a 2FE0     		b	.L97
 1803              	.LVL133:
 1804              	.L108:
 1805              	.LBB56:
 595:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 1806              		.loc 1 595 6 is_stmt 1 view .LVU610
 595:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 1807              		.loc 1 595 23 is_stmt 0 view .LVU611
 1808 006c 2318     		adds	r3, r4, r0
 1809 006e 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 595:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 1810              		.loc 1 595 35 view .LVU612
 1811 0070 9978     		ldrb	r1, [r3, #2]	@ zero_extendqisi2
 595:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
 1812              		.loc 1 595 28 view .LVU613
 1813 0072 42EA0122 		orr	r2, r2, r1, lsl #8
 595:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[1]=buffer[i+3]|buffer[i+4]<<8;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 73


 1814              		.loc 1 595 16 view .LVU614
 1815 0076 2A80     		strh	r2, [r5]	@ movhi
 596:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 1816              		.loc 1 596 6 is_stmt 1 view .LVU615
 596:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 1817              		.loc 1 596 23 is_stmt 0 view .LVU616
 1818 0078 DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 596:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 1819              		.loc 1 596 35 view .LVU617
 1820 007a 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 596:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 1821              		.loc 1 596 28 view .LVU618
 1822 007c 42EA0122 		orr	r2, r2, r1, lsl #8
 596:../STM32CUBEMX/Core/Src/usart.c **** 					angle_v[2]=buffer[i+5]|buffer[i+6]<<8;
 1823              		.loc 1 596 16 view .LVU619
 1824 0080 6A80     		strh	r2, [r5, #2]	@ movhi
 597:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1825              		.loc 1 597 6 is_stmt 1 view .LVU620
 597:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1826              		.loc 1 597 23 is_stmt 0 view .LVU621
 1827 0082 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
 597:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1828              		.loc 1 597 35 view .LVU622
 1829 0084 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 597:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1830              		.loc 1 597 28 view .LVU623
 1831 0086 42EA0323 		orr	r3, r2, r3, lsl #8
 597:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1832              		.loc 1 597 16 view .LVU624
 1833 008a AB80     		strh	r3, [r5, #4]	@ movhi
 1834              	.L100:
 591:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1835              		.loc 1 591 28 is_stmt 1 discriminator 2 view .LVU625
 1836 008c 0130     		adds	r0, r0, #1
 1837              	.LVL134:
 1838              	.L98:
 591:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1839              		.loc 1 591 17 discriminator 1 view .LVU626
 591:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1840              		.loc 1 591 24 is_stmt 0 discriminator 1 view .LVU627
 1841 008e BB1F     		subs	r3, r7, #6
 591:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1842              		.loc 1 591 17 discriminator 1 view .LVU628
 1843 0090 8342     		cmp	r3, r0
 1844 0092 18DD     		ble	.L107
 593:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1845              		.loc 1 593 5 is_stmt 1 view .LVU629
 593:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1846              		.loc 1 593 14 is_stmt 0 view .LVU630
 1847 0094 0346     		mov	r3, r0
 1848 0096 225C     		ldrb	r2, [r4, r0]	@ zero_extendqisi2
 593:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1849              		.loc 1 593 7 view .LVU631
 1850 0098 B02A     		cmp	r2, #176
 1851 009a E7D0     		beq	.L108
 599:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1852              		.loc 1 599 10 is_stmt 1 view .LVU632
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 74


 599:../STM32CUBEMX/Core/Src/usart.c **** 				{
 1853              		.loc 1 599 12 is_stmt 0 view .LVU633
 1854 009c D02A     		cmp	r2, #208
 1855 009e F5D1     		bne	.L100
 601:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 1856              		.loc 1 601 6 is_stmt 1 view .LVU634
 601:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 1857              		.loc 1 601 21 is_stmt 0 view .LVU635
 1858 00a0 2344     		add	r3, r3, r4
 1859 00a2 5A78     		ldrb	r2, [r3, #1]	@ zero_extendqisi2
 601:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 1860              		.loc 1 601 33 view .LVU636
 1861 00a4 9978     		ldrb	r1, [r3, #2]	@ zero_extendqisi2
 601:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 1862              		.loc 1 601 26 view .LVU637
 1863 00a6 42EA0122 		orr	r2, r2, r1, lsl #8
 601:../STM32CUBEMX/Core/Src/usart.c **** 					angle[1]=buffer[i+3]|buffer[i+4]<<8;
 1864              		.loc 1 601 14 view .LVU638
 1865 00aa 3280     		strh	r2, [r6]	@ movhi
 602:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 1866              		.loc 1 602 6 is_stmt 1 view .LVU639
 602:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 1867              		.loc 1 602 21 is_stmt 0 view .LVU640
 1868 00ac DA78     		ldrb	r2, [r3, #3]	@ zero_extendqisi2
 602:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 1869              		.loc 1 602 33 view .LVU641
 1870 00ae 1979     		ldrb	r1, [r3, #4]	@ zero_extendqisi2
 602:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 1871              		.loc 1 602 26 view .LVU642
 1872 00b0 42EA0122 		orr	r2, r2, r1, lsl #8
 602:../STM32CUBEMX/Core/Src/usart.c **** 					angle[2]=buffer[i+5]|buffer[i+6]<<8;
 1873              		.loc 1 602 14 view .LVU643
 1874 00b4 7280     		strh	r2, [r6, #2]	@ movhi
 603:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1875              		.loc 1 603 6 is_stmt 1 view .LVU644
 603:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1876              		.loc 1 603 21 is_stmt 0 view .LVU645
 1877 00b6 5A79     		ldrb	r2, [r3, #5]	@ zero_extendqisi2
 603:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1878              		.loc 1 603 33 view .LVU646
 1879 00b8 9B79     		ldrb	r3, [r3, #6]	@ zero_extendqisi2
 603:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1880              		.loc 1 603 26 view .LVU647
 1881 00ba 42EA0323 		orr	r3, r2, r3, lsl #8
 603:../STM32CUBEMX/Core/Src/usart.c **** 				}
 1882              		.loc 1 603 14 view .LVU648
 1883 00be B380     		strh	r3, [r6, #4]	@ movhi
 1884 00c0 E4E7     		b	.L100
 1885              	.LVL135:
 1886              	.L104:
 591:../STM32CUBEMX/Core/Src/usart.c **** 			{
 1887              		.loc 1 591 12 view .LVU649
 1888 00c2 0620     		movs	r0, #6
 1889 00c4 E3E7     		b	.L98
 1890              	.LVL136:
 1891              	.L107:
 591:../STM32CUBEMX/Core/Src/usart.c **** 			{
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 75


 1892              		.loc 1 591 12 view .LVU650
 1893              	.LBE56:
 606:../STM32CUBEMX/Core/Src/usart.c **** 		}
 1894              		.loc 1 606 11 view .LVU651
 1895 00c6 0120     		movs	r0, #1
 1896              	.LVL137:
 1897              	.LBB57:
 606:../STM32CUBEMX/Core/Src/usart.c **** 		}
 1898              		.loc 1 606 11 view .LVU652
 1899 00c8 00E0     		b	.L97
 1900              	.LVL138:
 1901              	.L102:
 606:../STM32CUBEMX/Core/Src/usart.c **** 		}
 1902              		.loc 1 606 11 view .LVU653
 1903              	.LBE57:
 1904              		.loc 1 615 10 view .LVU654
 1905 00ca 0020     		movs	r0, #0
 1906              	.LVL139:
 1907              	.L97:
 616:../STM32CUBEMX/Core/Src/usart.c **** 	}
 617:../STM32CUBEMX/Core/Src/usart.c **** }
 1908              		.loc 1 617 1 view .LVU655
 1909 00cc BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1910              	.LVL140:
 1911              	.L110:
 1912              		.loc 1 617 1 view .LVU656
 1913              		.align	2
 1914              	.L109:
 1915 00d0 00000000 		.word	.LANCHOR11
 1916 00d4 00000000 		.word	.LANCHOR12
 1917 00d8 00000000 		.word	.LANCHOR13
 1918              		.cfi_endproc
 1919              	.LFE245:
 1921              		.section	.text.RPi_DataDecode,"ax",%progbits
 1922              		.align	1
 1923              		.global	RPi_DataDecode
 1924              		.syntax unified
 1925              		.thumb
 1926              		.thumb_func
 1928              	RPi_DataDecode:
 1929              	.LVL141:
 1930              	.LFB246:
 618:../STM32CUBEMX/Core/Src/usart.c **** 
 619:../STM32CUBEMX/Core/Src/usart.c **** uint16_t uart4rx_bufnum=0;
 620:../STM32CUBEMX/Core/Src/usart.c **** int32_t RPi_Revdata[4]={0};
 621:../STM32CUBEMX/Core/Src/usart.c **** uint8_t RPi_DataDecode(uint8_t *buffer,uint16_t length,int32_t *data)
 622:../STM32CUBEMX/Core/Src/usart.c **** {
 1931              		.loc 1 622 1 is_stmt 1 view -0
 1932              		.cfi_startproc
 1933              		@ args = 0, pretend = 0, frame = 0
 1934              		@ frame_needed = 0, uses_anonymous_args = 0
 1935              		@ link register save eliminated.
 623:../STM32CUBEMX/Core/Src/usart.c **** 	if(length==21)
 1936              		.loc 1 623 2 view .LVU658
 1937              		.loc 1 623 4 is_stmt 0 view .LVU659
 1938 0000 1529     		cmp	r1, #21
 1939 0002 01D0     		beq	.L117
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 76


 1940              	.LVL142:
 1941              	.L114:
 624:../STM32CUBEMX/Core/Src/usart.c **** 	{
 625:../STM32CUBEMX/Core/Src/usart.c **** 		if(buffer[0]==0x5A&&buffer[1]==0xA5)
 626:../STM32CUBEMX/Core/Src/usart.c **** 		{
 627:../STM32CUBEMX/Core/Src/usart.c **** 			//for(int i=0;i<4;i++)
 628:../STM32CUBEMX/Core/Src/usart.c **** 			//{
 629:../STM32CUBEMX/Core/Src/usart.c **** 				memcpy(RPi_Revdata,&buffer[3],16);
 630:../STM32CUBEMX/Core/Src/usart.c **** 			//}
 631:../STM32CUBEMX/Core/Src/usart.c **** 		}
 632:../STM32CUBEMX/Core/Src/usart.c **** 	}
 633:../STM32CUBEMX/Core/Src/usart.c **** 	return 1;
 1942              		.loc 1 633 2 is_stmt 1 view .LVU660
 634:../STM32CUBEMX/Core/Src/usart.c **** }
 1943              		.loc 1 634 1 is_stmt 0 view .LVU661
 1944 0004 0120     		movs	r0, #1
 1945              	.LVL143:
 1946              		.loc 1 634 1 view .LVU662
 1947 0006 7047     		bx	lr
 1948              	.LVL144:
 1949              	.L117:
 1950              		.loc 1 634 1 view .LVU663
 1951 0008 0346     		mov	r3, r0
 625:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1952              		.loc 1 625 3 is_stmt 1 view .LVU664
 625:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1953              		.loc 1 625 12 is_stmt 0 view .LVU665
 1954 000a 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 1955              	.LVL145:
 625:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1956              		.loc 1 625 5 view .LVU666
 1957 000c 5A2A     		cmp	r2, #90
 1958 000e F9D1     		bne	.L114
 625:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1959              		.loc 1 625 29 discriminator 1 view .LVU667
 1960 0010 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 625:../STM32CUBEMX/Core/Src/usart.c **** 		{
 1961              		.loc 1 625 21 discriminator 1 view .LVU668
 1962 0012 A52A     		cmp	r2, #165
 1963 0014 F6D1     		bne	.L114
 622:../STM32CUBEMX/Core/Src/usart.c **** 	if(length==21)
 1964              		.loc 1 622 1 view .LVU669
 1965 0016 10B4     		push	{r4}
 1966              	.LCFI14:
 1967              		.cfi_def_cfa_offset 4
 1968              		.cfi_offset 4, -4
 629:../STM32CUBEMX/Core/Src/usart.c **** 			//}
 1969              		.loc 1 629 5 is_stmt 1 view .LVU670
 1970 0018 064C     		ldr	r4, .L118
 1971 001a D0F80300 		ldr	r0, [r0, #3]	@ unaligned
 1972              	.LVL146:
 629:../STM32CUBEMX/Core/Src/usart.c **** 			//}
 1973              		.loc 1 629 5 is_stmt 0 view .LVU671
 1974 001e D3F80710 		ldr	r1, [r3, #7]	@ unaligned
 1975              	.LVL147:
 629:../STM32CUBEMX/Core/Src/usart.c **** 			//}
 1976              		.loc 1 629 5 view .LVU672
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 77


 1977 0022 D3F80B20 		ldr	r2, [r3, #11]	@ unaligned
 1978 0026 D3F80F30 		ldr	r3, [r3, #15]	@ unaligned
 1979              	.LVL148:
 629:../STM32CUBEMX/Core/Src/usart.c **** 			//}
 1980              		.loc 1 629 5 view .LVU673
 1981 002a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 633:../STM32CUBEMX/Core/Src/usart.c **** }
 1982              		.loc 1 633 2 is_stmt 1 view .LVU674
 1983              		.loc 1 634 1 is_stmt 0 view .LVU675
 1984 002c 0120     		movs	r0, #1
 1985 002e 5DF8044B 		ldr	r4, [sp], #4
 1986              	.LCFI15:
 1987              		.cfi_restore 4
 1988              		.cfi_def_cfa_offset 0
 1989 0032 7047     		bx	lr
 1990              	.L119:
 1991              		.align	2
 1992              	.L118:
 1993 0034 00000000 		.word	.LANCHOR14
 1994              		.cfi_endproc
 1995              	.LFE246:
 1997              		.section	.text.RPi_DataSend,"ax",%progbits
 1998              		.align	1
 1999              		.global	RPi_DataSend
 2000              		.syntax unified
 2001              		.thumb
 2002              		.thumb_func
 2004              	RPi_DataSend:
 2005              	.LVL149:
 2006              	.LFB247:
 635:../STM32CUBEMX/Core/Src/usart.c **** 
 636:../STM32CUBEMX/Core/Src/usart.c **** int32_t RPi_SendData[4]={0};
 637:../STM32CUBEMX/Core/Src/usart.c **** uint8_t RPi_SendBuffer[21]={0};
 638:../STM32CUBEMX/Core/Src/usart.c **** void RPi_DataSend(int32_t *data)
 639:../STM32CUBEMX/Core/Src/usart.c **** {
 2007              		.loc 1 639 1 is_stmt 1 view -0
 2008              		.cfi_startproc
 2009              		@ args = 0, pretend = 0, frame = 0
 2010              		@ frame_needed = 0, uses_anonymous_args = 0
 2011              		.loc 1 639 1 is_stmt 0 view .LVU677
 2012 0000 08B5     		push	{r3, lr}
 2013              	.LCFI16:
 2014              		.cfi_def_cfa_offset 8
 2015              		.cfi_offset 3, -8
 2016              		.cfi_offset 14, -4
 640:../STM32CUBEMX/Core/Src/usart.c **** 	RPi_SendBuffer[0]=0x5A;
 2017              		.loc 1 640 2 is_stmt 1 view .LVU678
 2018              		.loc 1 640 19 is_stmt 0 view .LVU679
 2019 0002 0D49     		ldr	r1, .L122
 2020 0004 5A23     		movs	r3, #90
 2021 0006 0B70     		strb	r3, [r1]
 641:../STM32CUBEMX/Core/Src/usart.c **** 	RPi_SendBuffer[1]=0xA5;
 2022              		.loc 1 641 2 is_stmt 1 view .LVU680
 2023              		.loc 1 641 19 is_stmt 0 view .LVU681
 2024 0008 A523     		movs	r3, #165
 2025 000a 4B70     		strb	r3, [r1, #1]
 642:../STM32CUBEMX/Core/Src/usart.c **** 	RPi_SendBuffer[2]=0x01;
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 78


 2026              		.loc 1 642 2 is_stmt 1 view .LVU682
 2027              		.loc 1 642 19 is_stmt 0 view .LVU683
 2028 000c 0123     		movs	r3, #1
 2029 000e 8B70     		strb	r3, [r1, #2]
 643:../STM32CUBEMX/Core/Src/usart.c **** 	memcpy(&RPi_SendBuffer[3],data,16);
 2030              		.loc 1 643 2 is_stmt 1 view .LVU684
 2031 0010 D0F800E0 		ldr	lr, [r0]	@ unaligned
 2032 0014 D0F804C0 		ldr	ip, [r0, #4]	@ unaligned
 2033 0018 8268     		ldr	r2, [r0, #8]	@ unaligned
 2034 001a C368     		ldr	r3, [r0, #12]	@ unaligned
 2035 001c C1F803E0 		str	lr, [r1, #3]	@ unaligned
 2036 0020 C1F807C0 		str	ip, [r1, #7]	@ unaligned
 2037 0024 C1F80B20 		str	r2, [r1, #11]	@ unaligned
 2038 0028 C1F80F30 		str	r3, [r1, #15]	@ unaligned
 644:../STM32CUBEMX/Core/Src/usart.c **** 	HAL_UART_Transmit_DMA(&huart4, RPi_SendBuffer, 21);
 2039              		.loc 1 644 2 view .LVU685
 2040 002c 1522     		movs	r2, #21
 2041 002e 0348     		ldr	r0, .L122+4
 2042              	.LVL150:
 2043              		.loc 1 644 2 is_stmt 0 view .LVU686
 2044 0030 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 2045              	.LVL151:
 645:../STM32CUBEMX/Core/Src/usart.c **** }
 2046              		.loc 1 645 1 view .LVU687
 2047 0034 08BD     		pop	{r3, pc}
 2048              	.L123:
 2049 0036 00BF     		.align	2
 2050              	.L122:
 2051 0038 00000000 		.word	.LANCHOR15
 2052 003c 00000000 		.word	.LANCHOR0
 2053              		.cfi_endproc
 2054              	.LFE247:
 2056              		.section	.text.USER_UART_RxIdleCallback,"ax",%progbits
 2057              		.align	1
 2058              		.global	USER_UART_RxIdleCallback
 2059              		.syntax unified
 2060              		.thumb
 2061              		.thumb_func
 2063              	USER_UART_RxIdleCallback:
 2064              	.LVL152:
 2065              	.LFB248:
 646:../STM32CUBEMX/Core/Src/usart.c **** 
 647:../STM32CUBEMX/Core/Src/usart.c **** uint32_t uart1rev_errorconut=0;
 648:../STM32CUBEMX/Core/Src/usart.c **** void USER_UART_RxIdleCallback(UART_HandleTypeDef *huart)
 649:../STM32CUBEMX/Core/Src/usart.c **** {
 2066              		.loc 1 649 1 is_stmt 1 view -0
 2067              		.cfi_startproc
 2068              		@ args = 0, pretend = 0, frame = 16
 2069              		@ frame_needed = 0, uses_anonymous_args = 0
 2070              		.loc 1 649 1 is_stmt 0 view .LVU689
 2071 0000 10B5     		push	{r4, lr}
 2072              	.LCFI17:
 2073              		.cfi_def_cfa_offset 8
 2074              		.cfi_offset 4, -8
 2075              		.cfi_offset 14, -4
 2076 0002 84B0     		sub	sp, sp, #16
 2077              	.LCFI18:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 79


 2078              		.cfi_def_cfa_offset 24
 650:../STM32CUBEMX/Core/Src/usart.c **** 	
 651:../STM32CUBEMX/Core/Src/usart.c **** 	if(huart->Instance==huart1.Instance)
 2079              		.loc 1 651 2 is_stmt 1 view .LVU690
 2080              		.loc 1 651 10 is_stmt 0 view .LVU691
 2081 0004 0368     		ldr	r3, [r0]
 2082              		.loc 1 651 28 view .LVU692
 2083 0006 4F4A     		ldr	r2, .L135
 2084 0008 1268     		ldr	r2, [r2]
 2085              		.loc 1 651 4 view .LVU693
 2086 000a 9342     		cmp	r3, r2
 2087 000c 09D0     		beq	.L131
 652:../STM32CUBEMX/Core/Src/usart.c **** 	{
 653:../STM32CUBEMX/Core/Src/usart.c **** 		if((__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE) != RESET))
 654:../STM32CUBEMX/Core/Src/usart.c **** 		{
 655:../STM32CUBEMX/Core/Src/usart.c **** 			__HAL_UART_CLEAR_IDLEFLAG(huart);
 656:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 657:../STM32CUBEMX/Core/Src/usart.c **** 			
 658:../STM32CUBEMX/Core/Src/usart.c **** 			
 659:../STM32CUBEMX/Core/Src/usart.c **** 			if(UART1_DMA_NDTR<UART1DMA_RXBUFFER_SIZE)  //??DMA?????????IDLE &&UART1_DMA_NDTR!=0
 660:../STM32CUBEMX/Core/Src/usart.c **** 			{//The first frame after a soft reboot will have NDTR=0 and all buffer is 0
 661:../STM32CUBEMX/Core/Src/usart.c **** 				//HAL_UART_DMAStop(huart);
 662:../STM32CUBEMX/Core/Src/usart.c **** 				HAL_UART_DMA_StopRx(huart);
 663:../STM32CUBEMX/Core/Src/usart.c **** 				
 664:../STM32CUBEMX/Core/Src/usart.c **** 				Uart1DMAData.rxBufNum = UART1DMA_RXBUFFER_SIZE - UART1_DMA_NDTR;
 665:../STM32CUBEMX/Core/Src/usart.c **** 				Uart1DMAData.rxFlag=1;
 666:../STM32CUBEMX/Core/Src/usart.c **** 				if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 667:../STM32CUBEMX/Core/Src/usart.c **** 				{
 668:../STM32CUBEMX/Core/Src/usart.c **** 					//HAL_GPIO_TogglePin(USER_LED_GPIO_Port,USER_LED_Pin);
 669:../STM32CUBEMX/Core/Src/usart.c **** 				}
 670:../STM32CUBEMX/Core/Src/usart.c **** 
 671:../STM32CUBEMX/Core/Src/usart.c **** 				if(HAL_UART_Receive_DMA(&huart1, Uart1DMAData.rxDMABuf, UART1DMA_RXBUFFER_SIZE)!=HAL_OK)
 672:../STM32CUBEMX/Core/Src/usart.c **** 				{
 673:../STM32CUBEMX/Core/Src/usart.c **** 					uart1rev_errorconut++;
 674:../STM32CUBEMX/Core/Src/usart.c **** 				}
 675:../STM32CUBEMX/Core/Src/usart.c ****  
 676:../STM32CUBEMX/Core/Src/usart.c **** 			}
 677:../STM32CUBEMX/Core/Src/usart.c **** 		}
 678:../STM32CUBEMX/Core/Src/usart.c **** 	}
 679:../STM32CUBEMX/Core/Src/usart.c **** 	else if(huart->Instance==huart3.Instance)
 2088              		.loc 1 679 7 is_stmt 1 view .LVU694
 2089              		.loc 1 679 33 is_stmt 0 view .LVU695
 2090 000e 4E4A     		ldr	r2, .L135+4
 2091 0010 1268     		ldr	r2, [r2]
 2092              		.loc 1 679 9 view .LVU696
 2093 0012 9342     		cmp	r3, r2
 2094 0014 36D0     		beq	.L132
 680:../STM32CUBEMX/Core/Src/usart.c **** 	{
 681:../STM32CUBEMX/Core/Src/usart.c **** 		if((__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE) != RESET))
 682:../STM32CUBEMX/Core/Src/usart.c **** 		{
 683:../STM32CUBEMX/Core/Src/usart.c **** 			uint8_t t = huart->Instance->SR;
 684:../STM32CUBEMX/Core/Src/usart.c **** 			t = huart->Instance->DR;
 685:../STM32CUBEMX/Core/Src/usart.c **** 			  __HAL_UART_CLEAR_IDLEFLAG(huart);
 686:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 687:../STM32CUBEMX/Core/Src/usart.c **** 			
 688:../STM32CUBEMX/Core/Src/usart.c **** 			  if(DMA_NDTR<UART3DMA_RXBUFFER_SIZE)  //??DMA?????????IDLE
 689:../STM32CUBEMX/Core/Src/usart.c **** 			  {
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 80


 690:../STM32CUBEMX/Core/Src/usart.c **** 				HAL_UART_DMA_StopRx(huart);
 691:../STM32CUBEMX/Core/Src/usart.c **** 				uart3rx_bufnum = UART3DMA_RXBUFFER_SIZE - DMA_NDTR;
 692:../STM32CUBEMX/Core/Src/usart.c **** 				if(uart3rx_bufnum==20)
 693:../STM32CUBEMX/Core/Src/usart.c **** 				{
 694:../STM32CUBEMX/Core/Src/usart.c **** 					if(HI226_Decode(Uart3DMABuffer,uart3rx_bufnum,HI226_Angle,HI226_AngleV)==0)
 695:../STM32CUBEMX/Core/Src/usart.c **** 					{
 696:../STM32CUBEMX/Core/Src/usart.c **** 						HI226_ErrorCount++;
 697:../STM32CUBEMX/Core/Src/usart.c **** 					}
 698:../STM32CUBEMX/Core/Src/usart.c **** 					else
 699:../STM32CUBEMX/Core/Src/usart.c **** 					{
 700:../STM32CUBEMX/Core/Src/usart.c **** 						HI226_FreqCount++;
 701:../STM32CUBEMX/Core/Src/usart.c **** 					}
 702:../STM32CUBEMX/Core/Src/usart.c **** 				}
 703:../STM32CUBEMX/Core/Src/usart.c **** 				HAL_UART_Receive_DMA(&huart3,Uart3DMABuffer,UART3DMA_RXBUFFER_SIZE);
 704:../STM32CUBEMX/Core/Src/usart.c **** 				
 705:../STM32CUBEMX/Core/Src/usart.c **** 			  }
 706:../STM32CUBEMX/Core/Src/usart.c **** 			
 707:../STM32CUBEMX/Core/Src/usart.c **** 		}
 708:../STM32CUBEMX/Core/Src/usart.c **** 	}
 709:../STM32CUBEMX/Core/Src/usart.c **** 	else if(huart->Instance==huart4.Instance)
 2095              		.loc 1 709 7 is_stmt 1 view .LVU697
 2096              		.loc 1 709 33 is_stmt 0 view .LVU698
 2097 0016 4D4A     		ldr	r2, .L135+8
 2098 0018 1268     		ldr	r2, [r2]
 2099              		.loc 1 709 9 view .LVU699
 2100 001a 9342     		cmp	r3, r2
 2101 001c 68D0     		beq	.L133
 2102              	.LVL153:
 2103              	.L124:
 710:../STM32CUBEMX/Core/Src/usart.c **** 	{
 711:../STM32CUBEMX/Core/Src/usart.c **** 		if((__HAL_UART_GET_FLAG(huart,UART_FLAG_IDLE) != RESET))
 712:../STM32CUBEMX/Core/Src/usart.c **** 		{
 713:../STM32CUBEMX/Core/Src/usart.c **** 			uint8_t t = huart->Instance->SR;
 714:../STM32CUBEMX/Core/Src/usart.c **** 			t = huart->Instance->DR;
 715:../STM32CUBEMX/Core/Src/usart.c **** 			  __HAL_UART_CLEAR_IDLEFLAG(huart);
 716:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 717:../STM32CUBEMX/Core/Src/usart.c **** 			
 718:../STM32CUBEMX/Core/Src/usart.c **** 			  if(DMA_NDTR<UART4DMA_RXBUFFER_SIZE)  //??DMA?????????IDLE
 719:../STM32CUBEMX/Core/Src/usart.c **** 			  {
 720:../STM32CUBEMX/Core/Src/usart.c **** 				HAL_UART_DMA_StopRx(huart);
 721:../STM32CUBEMX/Core/Src/usart.c **** 				uart4rx_bufnum = UART4DMA_RXBUFFER_SIZE - DMA_NDTR;
 722:../STM32CUBEMX/Core/Src/usart.c **** 
 723:../STM32CUBEMX/Core/Src/usart.c **** 				RPi_DataDecode(Uart4DMABuffer,uart4rx_bufnum,RPi_Revdata);
 724:../STM32CUBEMX/Core/Src/usart.c **** 				//Deal(Uart3DMABuffer,uart3rx_bufnum,HI226_Angle,HI226_AngleV)
 725:../STM32CUBEMX/Core/Src/usart.c **** 				HAL_UART_Receive_DMA(&huart4,Uart4DMABuffer,UART4DMA_RXBUFFER_SIZE);
 726:../STM32CUBEMX/Core/Src/usart.c **** 				
 727:../STM32CUBEMX/Core/Src/usart.c **** 			  }
 728:../STM32CUBEMX/Core/Src/usart.c **** 			
 729:../STM32CUBEMX/Core/Src/usart.c **** 		}
 730:../STM32CUBEMX/Core/Src/usart.c **** 	}
 731:../STM32CUBEMX/Core/Src/usart.c **** }
 2104              		.loc 1 731 1 view .LVU700
 2105 001e 04B0     		add	sp, sp, #16
 2106              	.LCFI19:
 2107              		.cfi_remember_state
 2108              		.cfi_def_cfa_offset 8
 2109              		@ sp needed
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 81


 2110 0020 10BD     		pop	{r4, pc}
 2111              	.LVL154:
 2112              	.L131:
 2113              	.LCFI20:
 2114              		.cfi_restore_state
 653:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2115              		.loc 1 653 3 is_stmt 1 view .LVU701
 653:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2116              		.loc 1 653 7 is_stmt 0 view .LVU702
 2117 0022 1A68     		ldr	r2, [r3]
 653:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2118              		.loc 1 653 5 view .LVU703
 2119 0024 12F0100F 		tst	r2, #16
 2120 0028 F9D0     		beq	.L124
 655:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 2121              		.loc 1 655 4 is_stmt 1 view .LVU704
 2122              	.LBB58:
 655:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 2123              		.loc 1 655 4 view .LVU705
 2124 002a 0022     		movs	r2, #0
 2125 002c 0192     		str	r2, [sp, #4]
 655:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 2126              		.loc 1 655 4 view .LVU706
 2127 002e 1A68     		ldr	r2, [r3]
 2128 0030 0192     		str	r2, [sp, #4]
 655:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 2129              		.loc 1 655 4 view .LVU707
 2130 0032 5B68     		ldr	r3, [r3, #4]
 2131 0034 0193     		str	r3, [sp, #4]
 655:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 2132              		.loc 1 655 4 view .LVU708
 2133 0036 019B     		ldr	r3, [sp, #4]
 2134              	.LBE58:
 655:../STM32CUBEMX/Core/Src/usart.c **** 			UART1_DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 2135              		.loc 1 655 4 view .LVU709
 656:../STM32CUBEMX/Core/Src/usart.c **** 			
 2136              		.loc 1 656 4 view .LVU710
 656:../STM32CUBEMX/Core/Src/usart.c **** 			
 2137              		.loc 1 656 19 is_stmt 0 view .LVU711
 2138 0038 454B     		ldr	r3, .L135+12
 2139 003a 1B68     		ldr	r3, [r3]
 2140 003c 5B68     		ldr	r3, [r3, #4]
 656:../STM32CUBEMX/Core/Src/usart.c **** 			
 2141              		.loc 1 656 18 view .LVU712
 2142 003e 9BB2     		uxth	r3, r3
 2143 0040 444A     		ldr	r2, .L135+16
 2144 0042 1380     		strh	r3, [r2]	@ movhi
 659:../STM32CUBEMX/Core/Src/usart.c **** 			{//The first frame after a soft reboot will have NDTR=0 and all buffer is 0
 2145              		.loc 1 659 4 is_stmt 1 view .LVU713
 659:../STM32CUBEMX/Core/Src/usart.c **** 			{//The first frame after a soft reboot will have NDTR=0 and all buffer is 0
 2146              		.loc 1 659 6 is_stmt 0 view .LVU714
 2147 0044 632B     		cmp	r3, #99
 2148 0046 EAD8     		bhi	.L124
 662:../STM32CUBEMX/Core/Src/usart.c **** 				
 2149              		.loc 1 662 5 is_stmt 1 view .LVU715
 2150 0048 FFF7FEFF 		bl	HAL_UART_DMA_StopRx
 2151              	.LVL155:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 82


 664:../STM32CUBEMX/Core/Src/usart.c **** 				Uart1DMAData.rxFlag=1;
 2152              		.loc 1 664 5 view .LVU716
 664:../STM32CUBEMX/Core/Src/usart.c **** 				Uart1DMAData.rxFlag=1;
 2153              		.loc 1 664 52 is_stmt 0 view .LVU717
 2154 004c 414B     		ldr	r3, .L135+16
 2155 004e 1A88     		ldrh	r2, [r3]
 2156 0050 C2F16402 		rsb	r2, r2, #100
 2157 0054 92B2     		uxth	r2, r2
 664:../STM32CUBEMX/Core/Src/usart.c **** 				Uart1DMAData.rxFlag=1;
 2158              		.loc 1 664 27 view .LVU718
 2159 0056 404C     		ldr	r4, .L135+20
 2160 0058 6280     		strh	r2, [r4, #2]	@ movhi
 665:../STM32CUBEMX/Core/Src/usart.c **** 				if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 2161              		.loc 1 665 5 is_stmt 1 view .LVU719
 665:../STM32CUBEMX/Core/Src/usart.c **** 				if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 2162              		.loc 1 665 24 is_stmt 0 view .LVU720
 2163 005a 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 2164 005c 43F00103 		orr	r3, r3, #1
 2165 0060 04F8043B 		strb	r3, [r4], #4
 666:../STM32CUBEMX/Core/Src/usart.c **** 				{
 2166              		.loc 1 666 5 is_stmt 1 view .LVU721
 666:../STM32CUBEMX/Core/Src/usart.c **** 				{
 2167              		.loc 1 666 8 is_stmt 0 view .LVU722
 2168 0064 2146     		mov	r1, r4
 2169 0066 3D48     		ldr	r0, .L135+24
 2170 0068 FFF7FEFF 		bl	InsertQueue
 2171              	.LVL156:
 669:../STM32CUBEMX/Core/Src/usart.c **** 
 2172              		.loc 1 669 5 is_stmt 1 view .LVU723
 671:../STM32CUBEMX/Core/Src/usart.c **** 				{
 2173              		.loc 1 671 5 view .LVU724
 671:../STM32CUBEMX/Core/Src/usart.c **** 				{
 2174              		.loc 1 671 8 is_stmt 0 view .LVU725
 2175 006c 6422     		movs	r2, #100
 2176 006e 2146     		mov	r1, r4
 2177 0070 3448     		ldr	r0, .L135
 2178 0072 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 2179              	.LVL157:
 671:../STM32CUBEMX/Core/Src/usart.c **** 				{
 2180              		.loc 1 671 7 view .LVU726
 2181 0076 0028     		cmp	r0, #0
 2182 0078 D1D0     		beq	.L124
 673:../STM32CUBEMX/Core/Src/usart.c **** 				}
 2183              		.loc 1 673 6 is_stmt 1 view .LVU727
 673:../STM32CUBEMX/Core/Src/usart.c **** 				}
 2184              		.loc 1 673 25 is_stmt 0 view .LVU728
 2185 007a 394A     		ldr	r2, .L135+28
 2186 007c 1368     		ldr	r3, [r2]
 2187 007e 0133     		adds	r3, r3, #1
 2188 0080 1360     		str	r3, [r2]
 2189 0082 CCE7     		b	.L124
 2190              	.LVL158:
 2191              	.L132:
 681:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2192              		.loc 1 681 3 is_stmt 1 view .LVU729
 681:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2193              		.loc 1 681 7 is_stmt 0 view .LVU730
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 83


 2194 0084 1A68     		ldr	r2, [r3]
 681:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2195              		.loc 1 681 5 view .LVU731
 2196 0086 12F0100F 		tst	r2, #16
 2197 008a C8D0     		beq	.L124
 2198              	.LBB59:
 683:../STM32CUBEMX/Core/Src/usart.c **** 			t = huart->Instance->DR;
 2199              		.loc 1 683 4 is_stmt 1 view .LVU732
 683:../STM32CUBEMX/Core/Src/usart.c **** 			t = huart->Instance->DR;
 2200              		.loc 1 683 31 is_stmt 0 view .LVU733
 2201 008c 1A68     		ldr	r2, [r3]
 684:../STM32CUBEMX/Core/Src/usart.c **** 			  __HAL_UART_CLEAR_IDLEFLAG(huart);
 2202              		.loc 1 684 4 is_stmt 1 view .LVU734
 684:../STM32CUBEMX/Core/Src/usart.c **** 			  __HAL_UART_CLEAR_IDLEFLAG(huart);
 2203              		.loc 1 684 23 is_stmt 0 view .LVU735
 2204 008e 5A68     		ldr	r2, [r3, #4]
 685:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 2205              		.loc 1 685 6 is_stmt 1 view .LVU736
 2206              	.LBB60:
 685:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 2207              		.loc 1 685 6 view .LVU737
 2208 0090 0022     		movs	r2, #0
 2209 0092 0292     		str	r2, [sp, #8]
 685:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 2210              		.loc 1 685 6 view .LVU738
 2211 0094 1A68     		ldr	r2, [r3]
 2212 0096 0292     		str	r2, [sp, #8]
 685:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 2213              		.loc 1 685 6 view .LVU739
 2214 0098 5B68     		ldr	r3, [r3, #4]
 2215 009a 0293     		str	r3, [sp, #8]
 685:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 2216              		.loc 1 685 6 view .LVU740
 2217 009c 029B     		ldr	r3, [sp, #8]
 2218              	.LBE60:
 685:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_usart3_rx);
 2219              		.loc 1 685 6 view .LVU741
 686:../STM32CUBEMX/Core/Src/usart.c **** 			
 2220              		.loc 1 686 6 view .LVU742
 686:../STM32CUBEMX/Core/Src/usart.c **** 			
 2221              		.loc 1 686 15 is_stmt 0 view .LVU743
 2222 009e 314B     		ldr	r3, .L135+32
 2223 00a0 1B68     		ldr	r3, [r3]
 2224 00a2 5B68     		ldr	r3, [r3, #4]
 686:../STM32CUBEMX/Core/Src/usart.c **** 			
 2225              		.loc 1 686 14 view .LVU744
 2226 00a4 9BB2     		uxth	r3, r3
 2227 00a6 304A     		ldr	r2, .L135+36
 2228 00a8 1380     		strh	r3, [r2]	@ movhi
 688:../STM32CUBEMX/Core/Src/usart.c **** 			  {
 2229              		.loc 1 688 6 is_stmt 1 view .LVU745
 688:../STM32CUBEMX/Core/Src/usart.c **** 			  {
 2230              		.loc 1 688 8 is_stmt 0 view .LVU746
 2231 00aa 312B     		cmp	r3, #49
 2232 00ac B7D8     		bhi	.L124
 690:../STM32CUBEMX/Core/Src/usart.c **** 				uart3rx_bufnum = UART3DMA_RXBUFFER_SIZE - DMA_NDTR;
 2233              		.loc 1 690 5 is_stmt 1 view .LVU747
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 84


 2234 00ae FFF7FEFF 		bl	HAL_UART_DMA_StopRx
 2235              	.LVL159:
 691:../STM32CUBEMX/Core/Src/usart.c **** 				if(uart3rx_bufnum==20)
 2236              		.loc 1 691 5 view .LVU748
 691:../STM32CUBEMX/Core/Src/usart.c **** 				if(uart3rx_bufnum==20)
 2237              		.loc 1 691 45 is_stmt 0 view .LVU749
 2238 00b2 2D4B     		ldr	r3, .L135+36
 2239 00b4 1988     		ldrh	r1, [r3]
 2240 00b6 C1F13201 		rsb	r1, r1, #50
 2241 00ba 89B2     		uxth	r1, r1
 691:../STM32CUBEMX/Core/Src/usart.c **** 				if(uart3rx_bufnum==20)
 2242              		.loc 1 691 20 view .LVU750
 2243 00bc 2B4B     		ldr	r3, .L135+40
 2244 00be 1980     		strh	r1, [r3]	@ movhi
 692:../STM32CUBEMX/Core/Src/usart.c **** 				{
 2245              		.loc 1 692 5 is_stmt 1 view .LVU751
 692:../STM32CUBEMX/Core/Src/usart.c **** 				{
 2246              		.loc 1 692 7 is_stmt 0 view .LVU752
 2247 00c0 1429     		cmp	r1, #20
 2248 00c2 05D0     		beq	.L134
 2249              	.L128:
 703:../STM32CUBEMX/Core/Src/usart.c **** 				
 2250              		.loc 1 703 5 is_stmt 1 view .LVU753
 2251 00c4 3222     		movs	r2, #50
 2252 00c6 2A49     		ldr	r1, .L135+44
 2253 00c8 1F48     		ldr	r0, .L135+4
 2254 00ca FFF7FEFF 		bl	HAL_UART_Receive_DMA
 2255              	.LVL160:
 2256 00ce A6E7     		b	.L124
 2257              	.L134:
 694:../STM32CUBEMX/Core/Src/usart.c **** 					{
 2258              		.loc 1 694 6 view .LVU754
 694:../STM32CUBEMX/Core/Src/usart.c **** 					{
 2259              		.loc 1 694 9 is_stmt 0 view .LVU755
 2260 00d0 284B     		ldr	r3, .L135+48
 2261 00d2 294A     		ldr	r2, .L135+52
 2262 00d4 2648     		ldr	r0, .L135+44
 2263 00d6 FFF7FEFF 		bl	HI226_Decode
 2264              	.LVL161:
 694:../STM32CUBEMX/Core/Src/usart.c **** 					{
 2265              		.loc 1 694 8 view .LVU756
 2266 00da 20B9     		cbnz	r0, .L129
 696:../STM32CUBEMX/Core/Src/usart.c **** 					}
 2267              		.loc 1 696 7 is_stmt 1 view .LVU757
 696:../STM32CUBEMX/Core/Src/usart.c **** 					}
 2268              		.loc 1 696 23 is_stmt 0 view .LVU758
 2269 00dc 274A     		ldr	r2, .L135+56
 2270 00de 1388     		ldrh	r3, [r2]
 2271 00e0 0133     		adds	r3, r3, #1
 2272 00e2 1380     		strh	r3, [r2]	@ movhi
 2273 00e4 EEE7     		b	.L128
 2274              	.L129:
 700:../STM32CUBEMX/Core/Src/usart.c **** 					}
 2275              		.loc 1 700 7 is_stmt 1 view .LVU759
 700:../STM32CUBEMX/Core/Src/usart.c **** 					}
 2276              		.loc 1 700 22 is_stmt 0 view .LVU760
 2277 00e6 264A     		ldr	r2, .L135+60
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 85


 2278 00e8 1388     		ldrh	r3, [r2]
 2279 00ea 0133     		adds	r3, r3, #1
 2280 00ec 1380     		strh	r3, [r2]	@ movhi
 2281 00ee E9E7     		b	.L128
 2282              	.LVL162:
 2283              	.L133:
 700:../STM32CUBEMX/Core/Src/usart.c **** 					}
 2284              		.loc 1 700 22 view .LVU761
 2285              	.LBE59:
 711:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2286              		.loc 1 711 3 is_stmt 1 view .LVU762
 711:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2287              		.loc 1 711 7 is_stmt 0 view .LVU763
 2288 00f0 1A68     		ldr	r2, [r3]
 711:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2289              		.loc 1 711 5 view .LVU764
 2290 00f2 12F0100F 		tst	r2, #16
 2291 00f6 92D0     		beq	.L124
 2292              	.LBB61:
 713:../STM32CUBEMX/Core/Src/usart.c **** 			t = huart->Instance->DR;
 2293              		.loc 1 713 4 is_stmt 1 view .LVU765
 713:../STM32CUBEMX/Core/Src/usart.c **** 			t = huart->Instance->DR;
 2294              		.loc 1 713 31 is_stmt 0 view .LVU766
 2295 00f8 1A68     		ldr	r2, [r3]
 714:../STM32CUBEMX/Core/Src/usart.c **** 			  __HAL_UART_CLEAR_IDLEFLAG(huart);
 2296              		.loc 1 714 4 is_stmt 1 view .LVU767
 714:../STM32CUBEMX/Core/Src/usart.c **** 			  __HAL_UART_CLEAR_IDLEFLAG(huart);
 2297              		.loc 1 714 23 is_stmt 0 view .LVU768
 2298 00fa 5A68     		ldr	r2, [r3, #4]
 715:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 2299              		.loc 1 715 6 is_stmt 1 view .LVU769
 2300              	.LBB62:
 715:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 2301              		.loc 1 715 6 view .LVU770
 2302 00fc 0022     		movs	r2, #0
 2303 00fe 0392     		str	r2, [sp, #12]
 715:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 2304              		.loc 1 715 6 view .LVU771
 2305 0100 1A68     		ldr	r2, [r3]
 2306 0102 0392     		str	r2, [sp, #12]
 715:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 2307              		.loc 1 715 6 view .LVU772
 2308 0104 5B68     		ldr	r3, [r3, #4]
 2309 0106 0393     		str	r3, [sp, #12]
 715:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 2310              		.loc 1 715 6 view .LVU773
 2311 0108 039B     		ldr	r3, [sp, #12]
 2312              	.LBE62:
 715:../STM32CUBEMX/Core/Src/usart.c **** 			  DMA_NDTR=__HAL_DMA_GET_COUNTER(&hdma_uart4_rx);
 2313              		.loc 1 715 6 view .LVU774
 716:../STM32CUBEMX/Core/Src/usart.c **** 			
 2314              		.loc 1 716 6 view .LVU775
 716:../STM32CUBEMX/Core/Src/usart.c **** 			
 2315              		.loc 1 716 15 is_stmt 0 view .LVU776
 2316 010a 1E4B     		ldr	r3, .L135+64
 2317 010c 1B68     		ldr	r3, [r3]
 2318 010e 5B68     		ldr	r3, [r3, #4]
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 86


 716:../STM32CUBEMX/Core/Src/usart.c **** 			
 2319              		.loc 1 716 14 view .LVU777
 2320 0110 9BB2     		uxth	r3, r3
 2321 0112 154A     		ldr	r2, .L135+36
 2322 0114 1380     		strh	r3, [r2]	@ movhi
 718:../STM32CUBEMX/Core/Src/usart.c **** 			  {
 2323              		.loc 1 718 6 is_stmt 1 view .LVU778
 718:../STM32CUBEMX/Core/Src/usart.c **** 			  {
 2324              		.loc 1 718 8 is_stmt 0 view .LVU779
 2325 0116 312B     		cmp	r3, #49
 2326 0118 81D8     		bhi	.L124
 720:../STM32CUBEMX/Core/Src/usart.c **** 				uart4rx_bufnum = UART4DMA_RXBUFFER_SIZE - DMA_NDTR;
 2327              		.loc 1 720 5 is_stmt 1 view .LVU780
 2328 011a FFF7FEFF 		bl	HAL_UART_DMA_StopRx
 2329              	.LVL163:
 721:../STM32CUBEMX/Core/Src/usart.c **** 
 2330              		.loc 1 721 5 view .LVU781
 721:../STM32CUBEMX/Core/Src/usart.c **** 
 2331              		.loc 1 721 45 is_stmt 0 view .LVU782
 2332 011e 124B     		ldr	r3, .L135+36
 2333 0120 1988     		ldrh	r1, [r3]
 2334 0122 C1F13201 		rsb	r1, r1, #50
 2335 0126 89B2     		uxth	r1, r1
 721:../STM32CUBEMX/Core/Src/usart.c **** 
 2336              		.loc 1 721 20 view .LVU783
 2337 0128 174B     		ldr	r3, .L135+68
 2338 012a 1980     		strh	r1, [r3]	@ movhi
 723:../STM32CUBEMX/Core/Src/usart.c **** 				//Deal(Uart3DMABuffer,uart3rx_bufnum,HI226_Angle,HI226_AngleV)
 2339              		.loc 1 723 5 is_stmt 1 view .LVU784
 2340 012c 174C     		ldr	r4, .L135+72
 2341 012e 184A     		ldr	r2, .L135+76
 2342 0130 2046     		mov	r0, r4
 2343 0132 FFF7FEFF 		bl	RPi_DataDecode
 2344              	.LVL164:
 725:../STM32CUBEMX/Core/Src/usart.c **** 				
 2345              		.loc 1 725 5 view .LVU785
 2346 0136 3222     		movs	r2, #50
 2347 0138 2146     		mov	r1, r4
 2348 013a 0448     		ldr	r0, .L135+8
 2349 013c FFF7FEFF 		bl	HAL_UART_Receive_DMA
 2350              	.LVL165:
 2351              	.LBE61:
 2352              		.loc 1 731 1 is_stmt 0 view .LVU786
 2353 0140 6DE7     		b	.L124
 2354              	.L136:
 2355 0142 00BF     		.align	2
 2356              	.L135:
 2357 0144 00000000 		.word	.LANCHOR2
 2358 0148 00000000 		.word	.LANCHOR3
 2359 014c 00000000 		.word	.LANCHOR0
 2360 0150 00000000 		.word	.LANCHOR6
 2361 0154 00000000 		.word	.LANCHOR16
 2362 0158 00000000 		.word	.LANCHOR17
 2363 015c 00000000 		.word	.LANCHOR18
 2364 0160 00000000 		.word	.LANCHOR19
 2365 0164 00000000 		.word	.LANCHOR8
 2366 0168 00000000 		.word	.LANCHOR20
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 87


 2367 016c 00000000 		.word	.LANCHOR21
 2368 0170 00000000 		.word	Uart3DMABuffer
 2369 0174 00000000 		.word	.LANCHOR22
 2370 0178 00000000 		.word	.LANCHOR23
 2371 017c 00000000 		.word	.LANCHOR24
 2372 0180 00000000 		.word	.LANCHOR25
 2373 0184 00000000 		.word	.LANCHOR4
 2374 0188 00000000 		.word	.LANCHOR26
 2375 018c 00000000 		.word	Uart4DMABuffer
 2376 0190 00000000 		.word	.LANCHOR14
 2377              		.cfi_endproc
 2378              	.LFE248:
 2380              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 2381              		.align	1
 2382              		.global	HAL_UART_RxCpltCallback
 2383              		.syntax unified
 2384              		.thumb
 2385              		.thumb_func
 2387              	HAL_UART_RxCpltCallback:
 2388              	.LVL166:
 2389              	.LFB249:
 732:../STM32CUBEMX/Core/Src/usart.c **** 
 733:../STM32CUBEMX/Core/Src/usart.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
 734:../STM32CUBEMX/Core/Src/usart.c **** {
 2390              		.loc 1 734 1 is_stmt 1 view -0
 2391              		.cfi_startproc
 2392              		@ args = 0, pretend = 0, frame = 0
 2393              		@ frame_needed = 0, uses_anonymous_args = 0
 2394              		.loc 1 734 1 is_stmt 0 view .LVU788
 2395 0000 70B5     		push	{r4, r5, r6, lr}
 2396              	.LCFI21:
 2397              		.cfi_def_cfa_offset 16
 2398              		.cfi_offset 4, -16
 2399              		.cfi_offset 5, -12
 2400              		.cfi_offset 6, -8
 2401              		.cfi_offset 14, -4
 2402 0002 0446     		mov	r4, r0
 735:../STM32CUBEMX/Core/Src/usart.c ****     if(huart->Instance==huart3.Instance)
 2403              		.loc 1 735 5 is_stmt 1 view .LVU789
 2404              		.loc 1 735 13 is_stmt 0 view .LVU790
 2405 0004 0368     		ldr	r3, [r0]
 2406              		.loc 1 735 31 view .LVU791
 2407 0006 194A     		ldr	r2, .L145
 2408 0008 1268     		ldr	r2, [r2]
 2409              		.loc 1 735 7 view .LVU792
 2410 000a 9342     		cmp	r3, r2
 2411 000c 09D0     		beq	.L142
 736:../STM32CUBEMX/Core/Src/usart.c **** 	{
 737:../STM32CUBEMX/Core/Src/usart.c ****       
 738:../STM32CUBEMX/Core/Src/usart.c ****       HAL_UART_Receive_DMA(&huart3,Uart3DMABuffer,UART3DMA_RXBUFFER_SIZE);
 739:../STM32CUBEMX/Core/Src/usart.c **** 			
 740:../STM32CUBEMX/Core/Src/usart.c ****       
 741:../STM32CUBEMX/Core/Src/usart.c ****       {//debug
 742:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_GPIO_WritePin(USER_LED2_GPIO_Port,USER_LED2_Pin,1);//??
 743:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_GPIO_TogglePin(USER_LED2_GPIO_Port,USER_LED2_Pin);
 744:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_DMA(&huart1,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum);
 745:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_DMA(&huart1,&sendtestBufDMA[2],1);
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 88


 746:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_IT(&huart1,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum);
 747:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_IT(&huart1,&DMA_NDTR,2);
 748:../STM32CUBEMX/Core/Src/usart.c ****       }
 749:../STM32CUBEMX/Core/Src/usart.c **** 	}
 750:../STM32CUBEMX/Core/Src/usart.c **** 	else if(huart->Instance==huart1.Instance)
 2412              		.loc 1 750 7 is_stmt 1 view .LVU793
 2413              		.loc 1 750 33 is_stmt 0 view .LVU794
 2414 000e 184A     		ldr	r2, .L145+4
 2415 0010 1268     		ldr	r2, [r2]
 2416              		.loc 1 750 9 view .LVU795
 2417 0012 9342     		cmp	r3, r2
 2418 0014 0BD0     		beq	.L143
 2419              	.LVL167:
 2420              	.L139:
 751:../STM32CUBEMX/Core/Src/usart.c **** 	{
 752:../STM32CUBEMX/Core/Src/usart.c **** 		//(void)huart->Instance->SR;//????IDLE??,???????,??????NUM!=SIZE????IDLE
 753:../STM32CUBEMX/Core/Src/usart.c **** 		//(void)huart->Instance->DR;
 754:../STM32CUBEMX/Core/Src/usart.c **** 		//__HAL_UART_CLEAR_IDLEFLAG(huart);
 755:../STM32CUBEMX/Core/Src/usart.c **** 		//HAL_UART_DMAStop(huart);
 756:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxBufNum = UART1DMA_RXBUFFER_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx); //?????U
 757:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxFlag=1;
 758:../STM32CUBEMX/Core/Src/usart.c **** 		HAL_UART_Receive_DMA(&huart1, Uart1DMAData.rxDMABuf, UART1DMA_RXBUFFER_SIZE);
 759:../STM32CUBEMX/Core/Src/usart.c **** 		if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 760:../STM32CUBEMX/Core/Src/usart.c **** 		{
 761:../STM32CUBEMX/Core/Src/usart.c **** 			//HAL_GPIO_TogglePin(USER_LED_GPIO_Port,USER_LED_Pin);
 762:../STM32CUBEMX/Core/Src/usart.c **** 		}
 2421              		.loc 1 762 3 is_stmt 1 view .LVU796
 763:../STM32CUBEMX/Core/Src/usart.c **** 	}
 764:../STM32CUBEMX/Core/Src/usart.c **** 	if(huart->Instance==huart4.Instance)
 2422              		.loc 1 764 2 view .LVU797
 2423              		.loc 1 764 10 is_stmt 0 view .LVU798
 2424 0016 2268     		ldr	r2, [r4]
 2425              		.loc 1 764 28 view .LVU799
 2426 0018 164B     		ldr	r3, .L145+8
 2427 001a 1B68     		ldr	r3, [r3]
 2428              		.loc 1 764 4 view .LVU800
 2429 001c 9A42     		cmp	r2, r3
 2430 001e 1ED0     		beq	.L144
 2431              	.L137:
 765:../STM32CUBEMX/Core/Src/usart.c **** 	{
 766:../STM32CUBEMX/Core/Src/usart.c ****       
 767:../STM32CUBEMX/Core/Src/usart.c ****       HAL_UART_Receive_DMA(&huart4,Uart4DMABuffer,UART4DMA_RXBUFFER_SIZE);
 768:../STM32CUBEMX/Core/Src/usart.c **** 			
 769:../STM32CUBEMX/Core/Src/usart.c ****       
 770:../STM32CUBEMX/Core/Src/usart.c ****       {//debug
 771:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_GPIO_WritePin(USER_LED2_GPIO_Port,USER_LED2_Pin,1);//??
 772:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_GPIO_TogglePin(USER_LED2_GPIO_Port,USER_LED2_Pin);
 773:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_DMA(&huart1,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum);
 774:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_DMA(&huart1,&sendtestBufDMA[2],1);
 775:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_IT(&huart1,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum);
 776:../STM32CUBEMX/Core/Src/usart.c ****         //HAL_UART_Transmit_IT(&huart1,&DMA_NDTR,2);
 777:../STM32CUBEMX/Core/Src/usart.c ****       }
 778:../STM32CUBEMX/Core/Src/usart.c **** 	}
 779:../STM32CUBEMX/Core/Src/usart.c **** }
 2432              		.loc 1 779 1 view .LVU801
 2433 0020 70BD     		pop	{r4, r5, r6, pc}
 2434              	.LVL168:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 89


 2435              	.L142:
 738:../STM32CUBEMX/Core/Src/usart.c **** 			
 2436              		.loc 1 738 7 is_stmt 1 view .LVU802
 2437 0022 3222     		movs	r2, #50
 2438 0024 1449     		ldr	r1, .L145+12
 2439 0026 1148     		ldr	r0, .L145
 2440              	.LVL169:
 738:../STM32CUBEMX/Core/Src/usart.c **** 			
 2441              		.loc 1 738 7 is_stmt 0 view .LVU803
 2442 0028 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 2443              	.LVL170:
 748:../STM32CUBEMX/Core/Src/usart.c **** 	}
 2444              		.loc 1 748 7 is_stmt 1 view .LVU804
 2445 002c F3E7     		b	.L139
 2446              	.LVL171:
 2447              	.L143:
 756:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxFlag=1;
 2448              		.loc 1 756 3 view .LVU805
 756:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxFlag=1;
 2449              		.loc 1 756 52 is_stmt 0 view .LVU806
 2450 002e 134B     		ldr	r3, .L145+16
 2451 0030 1B68     		ldr	r3, [r3]
 2452 0032 5B68     		ldr	r3, [r3, #4]
 756:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxFlag=1;
 2453              		.loc 1 756 50 view .LVU807
 2454 0034 C3F16403 		rsb	r3, r3, #100
 756:../STM32CUBEMX/Core/Src/usart.c **** 		Uart1DMAData.rxFlag=1;
 2455              		.loc 1 756 25 view .LVU808
 2456 0038 114E     		ldr	r6, .L145+20
 2457 003a 7380     		strh	r3, [r6, #2]	@ movhi
 757:../STM32CUBEMX/Core/Src/usart.c **** 		HAL_UART_Receive_DMA(&huart1, Uart1DMAData.rxDMABuf, UART1DMA_RXBUFFER_SIZE);
 2458              		.loc 1 757 3 is_stmt 1 view .LVU809
 757:../STM32CUBEMX/Core/Src/usart.c **** 		HAL_UART_Receive_DMA(&huart1, Uart1DMAData.rxDMABuf, UART1DMA_RXBUFFER_SIZE);
 2459              		.loc 1 757 22 is_stmt 0 view .LVU810
 2460 003c 3378     		ldrb	r3, [r6]	@ zero_extendqisi2
 2461 003e 43F00103 		orr	r3, r3, #1
 2462 0042 3546     		mov	r5, r6
 2463 0044 05F8043B 		strb	r3, [r5], #4
 758:../STM32CUBEMX/Core/Src/usart.c **** 		if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 2464              		.loc 1 758 3 is_stmt 1 view .LVU811
 2465 0048 6422     		movs	r2, #100
 2466 004a 2946     		mov	r1, r5
 2467 004c 0848     		ldr	r0, .L145+4
 2468              	.LVL172:
 758:../STM32CUBEMX/Core/Src/usart.c **** 		if(InsertQueue(&USART1_Software_FIFO,Uart1DMAData.rxDMABuf,Uart1DMAData.rxBufNum)==false)
 2469              		.loc 1 758 3 is_stmt 0 view .LVU812
 2470 004e FFF7FEFF 		bl	HAL_UART_Receive_DMA
 2471              	.LVL173:
 759:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2472              		.loc 1 759 3 is_stmt 1 view .LVU813
 759:../STM32CUBEMX/Core/Src/usart.c **** 		{
 2473              		.loc 1 759 6 is_stmt 0 view .LVU814
 2474 0052 7288     		ldrh	r2, [r6, #2]
 2475 0054 2946     		mov	r1, r5
 2476 0056 0B48     		ldr	r0, .L145+24
 2477 0058 FFF7FEFF 		bl	InsertQueue
 2478              	.LVL174:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 90


 2479 005c DBE7     		b	.L139
 2480              	.L144:
 767:../STM32CUBEMX/Core/Src/usart.c **** 			
 2481              		.loc 1 767 7 is_stmt 1 view .LVU815
 2482 005e 3222     		movs	r2, #50
 2483 0060 0949     		ldr	r1, .L145+28
 2484 0062 0448     		ldr	r0, .L145+8
 2485 0064 FFF7FEFF 		bl	HAL_UART_Receive_DMA
 2486              	.LVL175:
 777:../STM32CUBEMX/Core/Src/usart.c **** 	}
 2487              		.loc 1 777 7 view .LVU816
 2488              		.loc 1 779 1 is_stmt 0 view .LVU817
 2489 0068 DAE7     		b	.L137
 2490              	.L146:
 2491 006a 00BF     		.align	2
 2492              	.L145:
 2493 006c 00000000 		.word	.LANCHOR3
 2494 0070 00000000 		.word	.LANCHOR2
 2495 0074 00000000 		.word	.LANCHOR0
 2496 0078 00000000 		.word	Uart3DMABuffer
 2497 007c 00000000 		.word	.LANCHOR6
 2498 0080 00000000 		.word	.LANCHOR17
 2499 0084 00000000 		.word	.LANCHOR18
 2500 0088 00000000 		.word	Uart4DMABuffer
 2501              		.cfi_endproc
 2502              	.LFE249:
 2504              		.global	uart1rev_errorconut
 2505              		.global	RPi_SendBuffer
 2506              		.global	RPi_SendData
 2507              		.global	RPi_Revdata
 2508              		.global	uart4rx_bufnum
 2509              		.global	HI226_FreqCount
 2510              		.global	HI226_ErrorCount
 2511              		.global	HI226_Calccrc
 2512              		.global	HI226_Recvcrc
 2513              		.global	HI226_len
 2514              		.global	HI226_AngleV
 2515              		.global	HI226_Angle
 2516              		.global	uart3rx_bufnum
 2517              		.global	DMA_NDTR
 2518              		.global	achCRCLo
 2519              		.global	achCRCHi
 2520              		.global	hdma_usart3_rx
 2521              		.global	hdma_usart1_tx
 2522              		.global	hdma_usart1_rx
 2523              		.global	hdma_uart4_tx
 2524              		.global	hdma_uart4_rx
 2525              		.global	huart3
 2526              		.global	huart1
 2527              		.global	huart5
 2528              		.global	huart4
 2529              		.global	UART1_DMA_NDTR
 2530              		.global	USART1_Software_FIFO
 2531              		.global	Uart1DMAData
 2532              		.section	.bss.DMA_NDTR,"aw",%nobits
 2533              		.align	1
 2534              		.set	.LANCHOR20,. + 0
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 91


 2537              	DMA_NDTR:
 2538 0000 0000     		.space	2
 2539              		.section	.bss.HI226_Angle,"aw",%nobits
 2540              		.align	2
 2541              		.set	.LANCHOR23,. + 0
 2544              	HI226_Angle:
 2545 0000 00000000 		.space	6
 2545      0000
 2546              		.section	.bss.HI226_AngleV,"aw",%nobits
 2547              		.align	2
 2548              		.set	.LANCHOR22,. + 0
 2551              	HI226_AngleV:
 2552 0000 00000000 		.space	6
 2552      0000
 2553              		.section	.bss.HI226_Calccrc,"aw",%nobits
 2554              		.align	1
 2555              		.set	.LANCHOR13,. + 0
 2558              	HI226_Calccrc:
 2559 0000 0000     		.space	2
 2560              		.section	.bss.HI226_ErrorCount,"aw",%nobits
 2561              		.align	1
 2562              		.set	.LANCHOR24,. + 0
 2565              	HI226_ErrorCount:
 2566 0000 0000     		.space	2
 2567              		.section	.bss.HI226_FreqCount,"aw",%nobits
 2568              		.align	1
 2569              		.set	.LANCHOR25,. + 0
 2572              	HI226_FreqCount:
 2573 0000 0000     		.space	2
 2574              		.section	.bss.HI226_Recvcrc,"aw",%nobits
 2575              		.align	1
 2576              		.set	.LANCHOR12,. + 0
 2579              	HI226_Recvcrc:
 2580 0000 0000     		.space	2
 2581              		.section	.bss.HI226_len,"aw",%nobits
 2582              		.align	1
 2583              		.set	.LANCHOR11,. + 0
 2586              	HI226_len:
 2587 0000 0000     		.space	2
 2588              		.section	.bss.RPi_Revdata,"aw",%nobits
 2589              		.align	2
 2590              		.set	.LANCHOR14,. + 0
 2593              	RPi_Revdata:
 2594 0000 00000000 		.space	16
 2594      00000000 
 2594      00000000 
 2594      00000000 
 2595              		.section	.bss.RPi_SendBuffer,"aw",%nobits
 2596              		.align	2
 2597              		.set	.LANCHOR15,. + 0
 2600              	RPi_SendBuffer:
 2601 0000 00000000 		.space	21
 2601      00000000 
 2601      00000000 
 2601      00000000 
 2601      00000000 
 2602              		.section	.bss.RPi_SendData,"aw",%nobits
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 92


 2603              		.align	2
 2606              	RPi_SendData:
 2607 0000 00000000 		.space	16
 2607      00000000 
 2607      00000000 
 2607      00000000 
 2608              		.section	.bss.UART1_DMA_NDTR,"aw",%nobits
 2609              		.align	1
 2610              		.set	.LANCHOR16,. + 0
 2613              	UART1_DMA_NDTR:
 2614 0000 0000     		.space	2
 2615              		.section	.bss.USART1_Software_FIFO,"aw",%nobits
 2616              		.align	2
 2617              		.set	.LANCHOR18,. + 0
 2620              	USART1_Software_FIFO:
 2621 0000 00000000 		.space	264
 2621      00000000 
 2621      00000000 
 2621      00000000 
 2621      00000000 
 2622              		.section	.bss.Uart1DMAData,"aw",%nobits
 2623              		.align	2
 2624              		.set	.LANCHOR17,. + 0
 2627              	Uart1DMAData:
 2628 0000 00000000 		.space	104
 2628      00000000 
 2628      00000000 
 2628      00000000 
 2628      00000000 
 2629              		.section	.bss.hdma_uart4_rx,"aw",%nobits
 2630              		.align	2
 2631              		.set	.LANCHOR4,. + 0
 2634              	hdma_uart4_rx:
 2635 0000 00000000 		.space	96
 2635      00000000 
 2635      00000000 
 2635      00000000 
 2635      00000000 
 2636              		.section	.bss.hdma_uart4_tx,"aw",%nobits
 2637              		.align	2
 2638              		.set	.LANCHOR5,. + 0
 2641              	hdma_uart4_tx:
 2642 0000 00000000 		.space	96
 2642      00000000 
 2642      00000000 
 2642      00000000 
 2642      00000000 
 2643              		.section	.bss.hdma_usart1_rx,"aw",%nobits
 2644              		.align	2
 2645              		.set	.LANCHOR6,. + 0
 2648              	hdma_usart1_rx:
 2649 0000 00000000 		.space	96
 2649      00000000 
 2649      00000000 
 2649      00000000 
 2649      00000000 
 2650              		.section	.bss.hdma_usart1_tx,"aw",%nobits
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 93


 2651              		.align	2
 2652              		.set	.LANCHOR7,. + 0
 2655              	hdma_usart1_tx:
 2656 0000 00000000 		.space	96
 2656      00000000 
 2656      00000000 
 2656      00000000 
 2656      00000000 
 2657              		.section	.bss.hdma_usart3_rx,"aw",%nobits
 2658              		.align	2
 2659              		.set	.LANCHOR8,. + 0
 2662              	hdma_usart3_rx:
 2663 0000 00000000 		.space	96
 2663      00000000 
 2663      00000000 
 2663      00000000 
 2663      00000000 
 2664              		.section	.bss.huart1,"aw",%nobits
 2665              		.align	2
 2666              		.set	.LANCHOR2,. + 0
 2669              	huart1:
 2670 0000 00000000 		.space	68
 2670      00000000 
 2670      00000000 
 2670      00000000 
 2670      00000000 
 2671              		.section	.bss.huart3,"aw",%nobits
 2672              		.align	2
 2673              		.set	.LANCHOR3,. + 0
 2676              	huart3:
 2677 0000 00000000 		.space	68
 2677      00000000 
 2677      00000000 
 2677      00000000 
 2677      00000000 
 2678              		.section	.bss.huart4,"aw",%nobits
 2679              		.align	2
 2680              		.set	.LANCHOR0,. + 0
 2683              	huart4:
 2684 0000 00000000 		.space	68
 2684      00000000 
 2684      00000000 
 2684      00000000 
 2684      00000000 
 2685              		.section	.bss.huart5,"aw",%nobits
 2686              		.align	2
 2687              		.set	.LANCHOR1,. + 0
 2690              	huart5:
 2691 0000 00000000 		.space	68
 2691      00000000 
 2691      00000000 
 2691      00000000 
 2691      00000000 
 2692              		.section	.bss.uart1rev_errorconut,"aw",%nobits
 2693              		.align	2
 2694              		.set	.LANCHOR19,. + 0
 2697              	uart1rev_errorconut:
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 94


 2698 0000 00000000 		.space	4
 2699              		.section	.bss.uart3rx_bufnum,"aw",%nobits
 2700              		.align	1
 2701              		.set	.LANCHOR21,. + 0
 2704              	uart3rx_bufnum:
 2705 0000 0000     		.space	2
 2706              		.section	.bss.uart4rx_bufnum,"aw",%nobits
 2707              		.align	1
 2708              		.set	.LANCHOR26,. + 0
 2711              	uart4rx_bufnum:
 2712 0000 0000     		.space	2
 2713              		.section	.data.achCRCHi,"aw"
 2714              		.align	2
 2715              		.set	.LANCHOR9,. + 0
 2718              	achCRCHi:
 2719 0000 00C18140 		.ascii	"\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2719      01C08041 
 2719      01C08041 
 2719      00C181
 2720 000f 4001C080 		.ascii	"@\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2720      4100C181 
 2720      4000C181 
 2720      4001C080 
 2721 001f 4101C080 		.ascii	"A\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2721      4100C181 
 2721      4000C181 
 2721      4001C080 
 2722 002f 4100C181 		.ascii	"A\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2722      4001C080 
 2722      4101C080 
 2722      4100C181 
 2723 003f 4001C080 		.ascii	"@\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2723      4100C181 
 2723      4000C181 
 2723      4001C080 
 2724 004f 4100C181 		.ascii	"A\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2724      4001C080 
 2724      4101C080 
 2724      4100C181 
 2725 005f 4000C181 		.ascii	"@\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2725      4001C080 
 2725      4101C080 
 2725      4100C181 
 2726 006f 4001C080 		.ascii	"@\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2726      4100C181 
 2726      4000C181 
 2726      4001C080 
 2727 007f 4101C080 		.ascii	"A\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2727      4100C181 
 2727      4000C181 
 2727      4001C080 
 2728 008f 4100C181 		.ascii	"A\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2728      4001C080 
 2728      4101C080 
 2728      4100C181 
 2729 009f 4000C181 		.ascii	"@\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2729      4001C080 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 95


 2729      4101C080 
 2729      4100C181 
 2730 00af 4001C080 		.ascii	"@\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2730      4100C181 
 2730      4000C181 
 2730      4001C080 
 2731 00bf 4100C181 		.ascii	"A\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2731      4001C080 
 2731      4101C080 
 2731      4100C181 
 2732 00cf 4001C080 		.ascii	"@\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2732      4100C181 
 2732      4000C181 
 2732      4001C080 
 2733 00df 4101C080 		.ascii	"A\001\300\200A\000\301\201@\000\301\201@\001\300\200"
 2733      4100C181 
 2733      4000C181 
 2733      4001C080 
 2734 00ef 4100C181 		.ascii	"A\000\301\201@\001\300\200A\001\300\200A\000\301\201"
 2734      4001C080 
 2734      4101C080 
 2734      4100C181 
 2735 00ff 40       		.ascii	"@"
 2736              		.section	.data.achCRCLo,"aw"
 2737              		.align	2
 2738              		.set	.LANCHOR10,. + 0
 2741              	achCRCLo:
 2742 0000 00C0C101 		.ascii	"\000\300\301\001\303\003\002\302\306\006\007\307\005"
 2742      C30302C2 
 2742      C60607C7 
 2742      05
 2743 000d C5C404CC 		.ascii	"\305\304\004\314\014\015\315\017\317\316\016\012\312"
 2743      0C0DCD0F 
 2743      CFCE0E0A 
 2743      CA
 2744 001a CB0BC909 		.ascii	"\313\013\311\011\010\310\330\030\031\331\033\333\332"
 2744      08C8D818 
 2744      19D91BDB 
 2744      DA
 2745 0027 1A1EDEDF 		.ascii	"\032\036\336\337\037\335\035\034\334\024\324\325\025"
 2745      1FDD1D1C 
 2745      DC14D4D5 
 2745      15
 2746 0034 D71716D6 		.ascii	"\327\027\026\326\322\022\023\323\021\321\320\020\360"
 2746      D21213D3 
 2746      11D1D010 
 2746      F0
 2747 0041 3031F133 		.ascii	"01\3613\363\36226\366\3677\36554\364<\374\375=\377?"
 2747      F3F23236 
 2747      F6F737F5 
 2747      3534F43C 
 2747      FCFD3DFF 
 2748 0056 3EFEFA3A 		.ascii	">\376\372:;\3739\371\3708(\350\351)\353+*\352\356./"
 2748      3BFB39F9 
 2748      F83828E8 
 2748      E929EB2B 
 2748      2AEAEE2E 
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 96


 2749 006b EF2DEDEC 		.ascii	"\357-\355\354,\344$%\345'\347\346&\"\342\343#\341! "
 2749      2CE42425 
 2749      E527E7E6 
 2749      2622E2E3 
 2749      23E12120 
 2750 007f E0A06061 		.ascii	"\340\240`a\241c\243\242bf\246\247g\245ed\244l\254\255"
 2750      A163A3A2 
 2750      6266A6A7 
 2750      67A56564 
 2750      A46CACAD 
 2751 0093 6DAF6F6E 		.ascii	"m\257on\256\252jk\253i\251\250hx\270\271y\273{z\272"
 2751      AEAA6A6B 
 2751      AB69A9A8 
 2751      6878B8B9 
 2751      79BB7B7A 
 2752 00a8 BE7E7FBF 		.ascii	"\276~\177\277}\275\274|\264tu\265w\267\266vr\262\263"
 2752      7DBDBC7C 
 2752      B47475B5 
 2752      77B7B676 
 2752      72B2B3
 2753 00bb 73B17170 		.ascii	"s\261qp\260P\220\221Q\223SR\222\226VW\227U\225\224T"
 2753      B0509091 
 2753      51935352 
 2753      92965657 
 2753      97559594 
 2754 00d0 9C5C5D9D 		.ascii	"\234\\]\235_\237\236^Z\232\233[\231YX\230\210HI\211"
 2754      5F9F9E5E 
 2754      5A9A9B5B 
 2754      99595898 
 2754      88484989 
 2755 00e4 4B8B8A4A 		.ascii	"K\213\212JN\216\217O\215ML\214D\204\205E\207GF\206\202"
 2755      4E8E8F4F 
 2755      8D4D4C8C 
 2755      44848545 
 2755      87474686 
 2756 00f9 42438341 		.ascii	"BC\203A\201\200@"
 2756      818040
 2757              		.text
 2758              	.Letext0:
 2759              		.file 3 "../STM32CUBEMX/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 2760              		.file 4 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\11.2 2022.02\\arm-none-eabi\\in
 2761              		.file 5 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\11.2 2022.02\\arm-none-eabi\\in
 2762              		.file 6 "../STM32CUBEMX/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2763              		.file 7 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\11.2 2022.02\\lib\\gcc\\arm-non
 2764              		.file 8 "../STM32CUBEMX/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2765              		.file 9 "../STM32CUBEMX/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2766              		.file 10 "../STM32CUBEMX/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2767              		.file 11 "../STM32CUBEMX/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2768              		.file 12 "../STM32CUBEMX/Core/Inc/usart.h"
 2769              		.file 13 "../STM32CUBEMX/Core/Src/uart_fifo.h"
 2770              		.file 14 "c:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\11.2 2022.02\\arm-none-eabi\\i
 2771              		.file 15 "../STM32CUBEMX/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 2772              		.file 16 "../STM32CUBEMX/Core/Inc/main.h"
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 97


DEFINED SYMBOLS
                            *ABS*:00000000 usart.c
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:20     .text.crc16_update:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:25     .text.crc16_update:00000000 crc16_update
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:134    .text.MX_UART4_Init:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:140    .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:198    .text.MX_UART4_Init:0000002c $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:204    .text.MX_UART5_Init:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:210    .text.MX_UART5_Init:00000000 MX_UART5_Init
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:268    .text.MX_UART5_Init:0000002c $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:274    .text.MX_USART1_UART_Init:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:280    .text.MX_USART1_UART_Init:00000000 MX_USART1_UART_Init
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:338    .text.MX_USART1_UART_Init:0000002c $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:344    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:350    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:408    .text.MX_USART3_UART_Init:0000002c $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:414    .text.HAL_UART_MspInit:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:420    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:940    .text.HAL_UART_MspInit:00000224 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:961    .text.HAL_UART_MspInit:00000264 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1085   .text.HAL_UART_MspInit:000002f4 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1093   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1099   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1240   .text.HAL_UART_MspDeInit:000000b8 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1252   .text.HAL_UART_DMA_StopTx:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1258   .text.HAL_UART_DMA_StopTx:00000000 HAL_UART_DMA_StopTx
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1316   .text.HAL_UART_DMA_StopRx:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1322   .text.HAL_UART_DMA_StopRx:00000000 HAL_UART_DMA_StopRx
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1628   .text.CalcCRC_Modbus:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1634   .text.CalcCRC_Modbus:00000000 CalcCRC_Modbus
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1701   .text.CalcCRC_Modbus:00000030 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1707   .text.HI226_Decode:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1713   .text.HI226_Decode:00000000 HI226_Decode
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1915   .text.HI226_Decode:000000d0 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1922   .text.RPi_DataDecode:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1928   .text.RPi_DataDecode:00000000 RPi_DataDecode
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1993   .text.RPi_DataDecode:00000034 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:1998   .text.RPi_DataSend:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2004   .text.RPi_DataSend:00000000 RPi_DataSend
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2051   .text.RPi_DataSend:00000038 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2057   .text.USER_UART_RxIdleCallback:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2063   .text.USER_UART_RxIdleCallback:00000000 USER_UART_RxIdleCallback
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2357   .text.USER_UART_RxIdleCallback:00000144 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2381   .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2387   .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2493   .text.HAL_UART_RxCpltCallback:0000006c $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2697   .bss.uart1rev_errorconut:00000000 uart1rev_errorconut
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2600   .bss.RPi_SendBuffer:00000000 RPi_SendBuffer
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2606   .bss.RPi_SendData:00000000 RPi_SendData
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2593   .bss.RPi_Revdata:00000000 RPi_Revdata
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2711   .bss.uart4rx_bufnum:00000000 uart4rx_bufnum
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2572   .bss.HI226_FreqCount:00000000 HI226_FreqCount
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2565   .bss.HI226_ErrorCount:00000000 HI226_ErrorCount
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2558   .bss.HI226_Calccrc:00000000 HI226_Calccrc
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2579   .bss.HI226_Recvcrc:00000000 HI226_Recvcrc
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2586   .bss.HI226_len:00000000 HI226_len
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2551   .bss.HI226_AngleV:00000000 HI226_AngleV
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 98


C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2544   .bss.HI226_Angle:00000000 HI226_Angle
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2704   .bss.uart3rx_bufnum:00000000 uart3rx_bufnum
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2537   .bss.DMA_NDTR:00000000 DMA_NDTR
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2741   .data.achCRCLo:00000000 achCRCLo
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2718   .data.achCRCHi:00000000 achCRCHi
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2662   .bss.hdma_usart3_rx:00000000 hdma_usart3_rx
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2655   .bss.hdma_usart1_tx:00000000 hdma_usart1_tx
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2648   .bss.hdma_usart1_rx:00000000 hdma_usart1_rx
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2641   .bss.hdma_uart4_tx:00000000 hdma_uart4_tx
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2634   .bss.hdma_uart4_rx:00000000 hdma_uart4_rx
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2676   .bss.huart3:00000000 huart3
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2669   .bss.huart1:00000000 huart1
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2690   .bss.huart5:00000000 huart5
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2683   .bss.huart4:00000000 huart4
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2613   .bss.UART1_DMA_NDTR:00000000 UART1_DMA_NDTR
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2620   .bss.USART1_Software_FIFO:00000000 USART1_Software_FIFO
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2627   .bss.Uart1DMAData:00000000 Uart1DMAData
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2533   .bss.DMA_NDTR:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2540   .bss.HI226_Angle:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2547   .bss.HI226_AngleV:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2554   .bss.HI226_Calccrc:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2561   .bss.HI226_ErrorCount:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2568   .bss.HI226_FreqCount:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2575   .bss.HI226_Recvcrc:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2582   .bss.HI226_len:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2589   .bss.RPi_Revdata:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2596   .bss.RPi_SendBuffer:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2603   .bss.RPi_SendData:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2609   .bss.UART1_DMA_NDTR:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2616   .bss.USART1_Software_FIFO:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2623   .bss.Uart1DMAData:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2630   .bss.hdma_uart4_rx:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2637   .bss.hdma_uart4_tx:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2644   .bss.hdma_usart1_rx:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2651   .bss.hdma_usart1_tx:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2658   .bss.hdma_usart3_rx:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2665   .bss.huart1:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2672   .bss.huart3:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2679   .bss.huart4:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2686   .bss.huart5:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2693   .bss.uart1rev_errorconut:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2700   .bss.uart3rx_bufnum:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2707   .bss.uart4rx_bufnum:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2714   .data.achCRCHi:00000000 $d
C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s:2737   .data.achCRCLo:00000000 $d

UNDEFINED SYMBOLS
HAL_UART_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
HAL_DMA_Abort
ARM GAS  C:\Users\ysl\AppData\Local\Temp\cchWJYhr.s 			page 99


HAL_UART_Transmit_DMA
InsertQueue
HAL_UART_Receive_DMA
Uart3DMABuffer
Uart4DMABuffer
