// Seed: 3918090860
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input tri module_0,
    input tri id_3,
    input uwire id_4,
    input supply1 id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    output wor id_9,
    input uwire id_10,
    output uwire id_11
);
  assign id_0 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd80
) (
    input supply0 id_0,
    output tri1 _id_1,
    input supply1 id_2,
    output wor id_3
);
  wire id_5[id_1 : -1];
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3
  );
  logic id_6;
endmodule
