<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3414" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3414{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3414{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3414{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3414{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3414{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t6_3414{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t7_3414{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t8_3414{left:69px;bottom:1020px;letter-spacing:-0.22px;word-spacing:-0.41px;}
#t9_3414{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ta_3414{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tb_3414{left:69px;bottom:921px;letter-spacing:0.13px;}
#tc_3414{left:151px;bottom:921px;letter-spacing:0.14px;word-spacing:-0.01px;}
#td_3414{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3414{left:69px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tf_3414{left:69px;bottom:863px;letter-spacing:-0.15px;}
#tg_3414{left:117px;bottom:863px;letter-spacing:-0.13px;word-spacing:-1.3px;}
#th_3414{left:69px;bottom:846px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ti_3414{left:440px;bottom:806px;letter-spacing:-0.13px;}
#tj_3414{left:122px;bottom:785px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#tk_3414{left:122px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tl_3414{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#tm_3414{left:69px;bottom:487px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tn_3414{left:69px;bottom:470px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#to_3414{left:69px;bottom:453px;letter-spacing:-0.13px;word-spacing:-0.95px;}
#tp_3414{left:69px;bottom:436px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tq_3414{left:69px;bottom:412px;letter-spacing:-0.14px;word-spacing:-0.98px;}
#tr_3414{left:69px;bottom:395px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ts_3414{left:69px;bottom:378px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tt_3414{left:69px;bottom:361px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tu_3414{left:69px;bottom:344px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tv_3414{left:69px;bottom:320px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tw_3414{left:69px;bottom:303px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_3414{left:69px;bottom:286px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#ty_3414{left:69px;bottom:270px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tz_3414{left:69px;bottom:245px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_3414{left:69px;bottom:228px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t11_3414{left:69px;bottom:204px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t12_3414{left:69px;bottom:187px;letter-spacing:-0.13px;word-spacing:-0.63px;}
#t13_3414{left:69px;bottom:170px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3414{left:69px;bottom:153px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t15_3414{left:69px;bottom:137px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3414{left:315px;bottom:548px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t17_3414{left:416px;bottom:548px;letter-spacing:0.13px;word-spacing:-0.06px;}
#t18_3414{left:239px;bottom:716px;letter-spacing:-0.2px;}
#t19_3414{left:645px;bottom:716px;}
#t1a_3414{left:573px;bottom:694px;letter-spacing:0.11px;}
#t1b_3414{left:253px;bottom:620px;letter-spacing:0.09px;word-spacing:0.09px;}
#t1c_3414{left:349px;bottom:620px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1d_3414{left:253px;bottom:577px;letter-spacing:0.04px;word-spacing:0.05px;}
#t1e_3414{left:535px;bottom:716px;letter-spacing:-0.15px;word-spacing:0.95px;}
#t1f_3414{left:658px;bottom:694px;letter-spacing:0.11px;}
#t1g_3414{left:573px;bottom:670px;letter-spacing:0.11px;}
#t1h_3414{left:658px;bottom:670px;letter-spacing:0.1px;}
#t1i_3414{left:573px;bottom:645px;letter-spacing:0.11px;}
#t1j_3414{left:658px;bottom:645px;letter-spacing:0.13px;}
#t1k_3414{left:318px;bottom:606px;letter-spacing:0.08px;}
#t1l_3414{left:349px;bottom:606px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1m_3414{left:318px;bottom:592px;letter-spacing:0.12px;word-spacing:-0.01px;}

.s1_3414{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3414{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3414{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3414{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3414{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3414{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3414{font-size:11px;font-family:Arial_b5v;color:#000;}
.s8_3414{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3414" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3414Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3414" style="-webkit-user-select: none;"><object width="935" height="1210" data="3414/3414.svg" type="image/svg+xml" id="pdf3414" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3414" class="t s1_3414">11-30 </span><span id="t2_3414" class="t s1_3414">Vol. 3A </span>
<span id="t3_3414" class="t s2_3414">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3414" class="t s3_3414">The processor-priority class determines the priority threshold for interrupting the processor. The processor will </span>
<span id="t5_3414" class="t s3_3414">deliver only those interrupts that have an interrupt-priority class higher than the processor-priority class in the </span>
<span id="t6_3414" class="t s3_3414">PPR. If the processor-priority class is 0, the PPR does not inhibit the delivery any interrupt; if it is 15, the processor </span>
<span id="t7_3414" class="t s3_3414">inhibits the delivery of all interrupts. (The processor-priority mechanism does not affect the delivery of interrupts </span>
<span id="t8_3414" class="t s3_3414">with the NMI, SMI, INIT, ExtINT, INIT-deassert, and start-up delivery modes.) </span>
<span id="t9_3414" class="t s3_3414">The processor does not use the processor-priority sub-class to determine which interrupts to deliver and which to </span>
<span id="ta_3414" class="t s3_3414">inhibit. (The processor uses the processor-priority sub-class only to satisfy reads of the PPR.) </span>
<span id="tb_3414" class="t s4_3414">11.8.4 </span><span id="tc_3414" class="t s4_3414">Interrupt Acceptance for Fixed Interrupts </span>
<span id="td_3414" class="t s3_3414">The local APIC queues the fixed interrupts that it accepts in one of two interrupt pending registers: the interrupt </span>
<span id="te_3414" class="t s3_3414">request register (IRR) or in-service register (ISR). These two 256-bit read-only registers are shown in </span>
<span id="tf_3414" class="t s3_3414">Figure </span><span id="tg_3414" class="t s3_3414">11-20. The 256 bits in these registers represent the 256 possible vectors; vectors 0 through 15 are reserved </span>
<span id="th_3414" class="t s3_3414">by the APIC (see also: Section 11.5.2, “Valid Interrupt Vectors”). </span>
<span id="ti_3414" class="t s5_3414">NOTE </span>
<span id="tj_3414" class="t s3_3414">All interrupts with an NMI, SMI, INIT, ExtINT, start-up, or INIT-deassert delivery mode bypass the </span>
<span id="tk_3414" class="t s3_3414">IRR and ISR registers and are sent directly to the processor core for servicing. </span>
<span id="tl_3414" class="t s3_3414">The IRR contains the active interrupt requests that have been accepted, but not yet dispatched to the processor for </span>
<span id="tm_3414" class="t s3_3414">servicing. When the local APIC accepts an interrupt, it sets the bit in the IRR that corresponds the vector of the </span>
<span id="tn_3414" class="t s3_3414">accepted interrupt. When the processor core is ready to handle the next interrupt, the local APIC clears the highest </span>
<span id="to_3414" class="t s3_3414">priority IRR bit that is set and sets the corresponding ISR bit. The vector for the highest priority bit set in the ISR is </span>
<span id="tp_3414" class="t s3_3414">then dispatched to the processor core for servicing. </span>
<span id="tq_3414" class="t s3_3414">While the processor is servicing the highest priority interrupt, the local APIC can send additional fixed interrupts by </span>
<span id="tr_3414" class="t s3_3414">setting bits in the IRR. When the interrupt service routine issues a write to the EOI register (see Section 11.8.5, </span>
<span id="ts_3414" class="t s3_3414">“Signaling Interrupt Servicing Completion”), the local APIC responds by clearing the highest priority ISR bit that is </span>
<span id="tt_3414" class="t s3_3414">set. It then repeats the process of clearing the highest priority bit in the IRR and setting the corresponding bit in </span>
<span id="tu_3414" class="t s3_3414">the ISR. The processor core then begins executing the service routing for the highest priority bit set in the ISR. </span>
<span id="tv_3414" class="t s3_3414">If more than one interrupt is generated with the same vector number, the local APIC can set the bit for the vector </span>
<span id="tw_3414" class="t s3_3414">both in the IRR and the ISR. This means that for the Pentium 4 and Intel Xeon processors, the IRR and ISR can </span>
<span id="tx_3414" class="t s3_3414">queue two interrupts for each interrupt vector: one in the IRR and one in the ISR. Any additional interrupts issued </span>
<span id="ty_3414" class="t s3_3414">for the same interrupt vector are collapsed into the single bit in the IRR. </span>
<span id="tz_3414" class="t s3_3414">For the P6 family and Pentium processors, the IRR and ISR registers can queue no more than two interrupts per </span>
<span id="t10_3414" class="t s3_3414">interrupt vector and will reject other interrupts that are received within the same vector. </span>
<span id="t11_3414" class="t s3_3414">If the local APIC receives an interrupt with an interrupt-priority class higher than that of the interrupt currently in </span>
<span id="t12_3414" class="t s3_3414">service, and interrupts are enabled in the processor core, the local APIC dispatches the higher priority interrupt to </span>
<span id="t13_3414" class="t s3_3414">the processor immediately (without waiting for a write to the EOI register). The currently executing interrupt </span>
<span id="t14_3414" class="t s3_3414">handler is then interrupted so the higher-priority interrupt can be handled. When the handling of the higher-priority </span>
<span id="t15_3414" class="t s3_3414">interrupt has been completed, the servicing of the interrupted interrupt is resumed. </span>
<span id="t16_3414" class="t s6_3414">Figure 11-20. </span><span id="t17_3414" class="t s6_3414">IRR, ISR, and TMR Registers </span>
<span id="t18_3414" class="t s7_3414">255 </span><span id="t19_3414" class="t s7_3414">0 </span>
<span id="t1a_3414" class="t s8_3414">Reserved </span>
<span id="t1b_3414" class="t s8_3414">Addresses: IRR </span><span id="t1c_3414" class="t s8_3414">FEE0 0200H - FEE0 0270H </span>
<span id="t1d_3414" class="t s8_3414">Value after reset: 0H </span>
<span id="t1e_3414" class="t s7_3414">16 15 </span>
<span id="t1f_3414" class="t s8_3414">IRR </span>
<span id="t1g_3414" class="t s8_3414">Reserved </span><span id="t1h_3414" class="t s8_3414">ISR </span>
<span id="t1i_3414" class="t s8_3414">Reserved </span><span id="t1j_3414" class="t s8_3414">TMR </span>
<span id="t1k_3414" class="t s8_3414">ISR </span><span id="t1l_3414" class="t s8_3414">FEE0 0100H - FEE0 0170H </span>
<span id="t1m_3414" class="t s8_3414">TMR FEE0 0180H - FEE0 01F0H </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
