// Seed: 2232707479
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  uwire id_5;
  assign id_1 = 1'b0;
  always @(*);
  assign id_5 = 1;
  tri0 id_6 = 1;
  wire id_7;
  wire id_8;
  wire id_9;
  reg  id_10;
  initial begin : LABEL_0
    id_10 <= 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  always @(posedge 1 or posedge id_4);
  integer id_5 (
      .id_0(1),
      .id_1({{""{id_1[1 : 1'b0]}}, id_1[(1'b0)]})
  );
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
