{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.765839,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.767596,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00416088,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00442517,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00252348,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00442517,
	"finish__design__instance__count__class:fill_cell": 277,
	"finish__design__instance__area__class:fill_cell": 21.4472,
	"finish__design__instance__count__class:tap_cell": 42,
	"finish__design__instance__area__class:tap_cell": 1.22472,
	"finish__design__instance__count__class:buffer": 15,
	"finish__design__instance__area__class:buffer": 1.92456,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 0.71442,
	"finish__design__instance__count__class:timing_repair_buffer": 42,
	"finish__design__instance__area__class:timing_repair_buffer": 3.19302,
	"finish__design__instance__count__class:inverter": 25,
	"finish__design__instance__area__class:inverter": 1.22472,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 0.0729,
	"finish__design__instance__count__class:sequential_cell": 35,
	"finish__design__instance__area__class:sequential_cell": 10.8329,
	"finish__design__instance__count__class:multi_input_combinational_cell": 240,
	"finish__design__instance__area__class:multi_input_combinational_cell": 25.5004,
	"finish__design__instance__count": 684,
	"finish__design__instance__area": 66.1349,
	"finish__timing__setup__tns": -249.558,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -46.1154,
	"finish__timing__hold__ws": 12.1475,
	"finish__clock__skew__setup": 3.55379,
	"finish__clock__skew__hold": 6.55877,
	"finish__timing__drv__max_slew_limit": 0.722433,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.810469,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 10,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000489656,
	"finish__power__switching__total": 0.000283698,
	"finish__power__leakage__total": 3.26656e-08,
	"finish__power__total": 0.000773387,
	"finish__design__io": 54,
	"finish__design__die__area": 107.714,
	"finish__design__core__area": 66.1349,
	"finish__design__instance__count": 407,
	"finish__design__instance__area": 44.6877,
	"finish__design__instance__count__stdcell": 407,
	"finish__design__instance__area__stdcell": 44.6877,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.675705,
	"finish__design__instance__utilization__stdcell": 0.675705,
	"finish__design__rows": 21,
	"finish__design__rows:asap7sc7p5t": 21,
	"finish__design__sites": 4536,
	"finish__design__sites:asap7sc7p5t": 4536,
	"finish__flow__warnings__count": 19,
	"finish__flow__errors__count": 0
}