

================================================================
== Vivado HLS Report for 'dataflow_in_loop_lea'
================================================================
* Date:           Wed Nov 11 09:19:16 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.747 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
    +----------+----------+-----------+-----------+----------+----------+----------+
    |  65282264|  67228520| 0.653 sec | 0.672 sec |  62350403|  62350403| dataflow |
    +----------+----------+-----------+-----------+----------+----------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_0510_0_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %p_0510_0)"   --->   Operation 5 'read' 'p_0510_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_0510_0_c = alloca i5, align 1"   --->   Operation 6 'alloca' 'p_0510_0_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.66> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 6238> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%compute2_V = alloca [26 x i1], align 1" [HLSC_datapacking_64_bs.cpp:35]   --->   Operation 7 'alloca' 'compute2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%match2_channel = alloca i64, align 8"   --->   Operation 8 'alloca' 'match2_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.66> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 6238> <FIFO>
ST_1 : Operation 9 [2/2] (3.63ns)   --->   "call fastcc void @match_x4_proc([6238 x i32]* %hcl_trainLabels_V, [26 x i1]* %compute2_V, i5 %p_0510_0_read, [973128 x i64]* %hcl_in_train_V, i64* %match2_channel, i5* %p_0510_0_c)"   --->   Operation 9 'call' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @match_x4_proc([6238 x i32]* %hcl_trainLabels_V, [26 x i1]* %compute2_V, i5 %p_0510_0_read, [973128 x i64]* %hcl_in_train_V, i64* %match2_channel, i5* %p_0510_0_c)"   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @i2_proc([26 x i1]* %compute2_V, i5* %p_0510_0_c, [26 x i32]* %compute1_V, i64* %match2_channel, [259584 x i64]* %hcl_rdv3_V, [4056 x i64]* %prototype_V, [259584 x i32]* %prototypeCounter_V)"   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)"   --->   Operation 12 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str5) nounwind" [HLSC_datapacking_64_bs.cpp:33]   --->   Operation 13 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @match2_OC_channel_st, i32 1, [1 x i8]* @p_str157, [1 x i8]* @p_str157, i32 6238, i32 973128, i64* %match2_channel, i64* %match2_channel)"   --->   Operation 14 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecInterface(i64* %match2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str158, i32 0, i32 0, [1 x i8]* @p_str159, [1 x i8]* @p_str160, [1 x i8]* @p_str161, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str162, [1 x i8]* @p_str163)"   --->   Operation 15 'specinterface' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @p_OC_0510_OC_0_c_str, i32 1, [1 x i8]* @p_str123, [1 x i8]* @p_str123, i32 2, i32 0, i5* %p_0510_0_c, i5* %p_0510_0_c)"   --->   Operation 16 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %p_0510_0_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str124, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str126, [1 x i8]* @p_str127, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str128, [1 x i8]* @p_str129)"   --->   Operation 17 'specinterface' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @match2_str, i32 1, [1 x i8]* @p_str136, [1 x i8]* @p_str136, i32 6238, i32 973128, i64* %match2_channel, i64* %match2_channel)"   --->   Operation 18 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecInterface(i64* %match2_channel, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str137, i32 0, i32 0, [1 x i8]* @p_str138, [1 x i8]* @p_str139, [1 x i8]* @p_str140, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str141, [1 x i8]* @p_str142)"   --->   Operation 19 'specinterface' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @i2_proc([26 x i1]* %compute2_V, i5* %p_0510_0_c, [26 x i32]* %compute1_V, i64* %match2_channel, [259584 x i64]* %hcl_rdv3_V, [4056 x i64]* %prototype_V, [259584 x i32]* %prototypeCounter_V)"   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	wire read on port 'p_0510_0' [9]  (0 ns)
	'call' operation ('call_ln0') to 'match_x4_proc' [18]  (3.63 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
