// Seed: 1295313799
module module_0 (
    input  wire id_0
    , id_5,
    output tri  id_1,
    input  wire id_2,
    input  tri0 id_3
);
  tri id_6, id_7, id_8;
  assign id_7 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    inout supply1 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input supply1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    output wire id_11,
    input tri1 id_12
);
  assign id_3 = id_5 + id_7 ? id_5 : 1 ? 1 < id_12 : id_1 & id_7;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_8,
      id_5
  );
  assign modCall_1.id_8 = 0;
endmodule
