{
    "nl": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/52-openroad-fillinsertion/counter.nl.v",
    "pnl": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/52-openroad-fillinsertion/counter.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/53-odb-cellfrequencytables/counter.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/53-odb-cellfrequencytables/counter.odb",
    "sdc": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/52-openroad-fillinsertion/counter.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/54-openroad-rcx/nom/counter.nom.spef",
        "min_*": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/54-openroad-rcx/min/counter.min.spef",
        "max_*": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/54-openroad-rcx/max/counter.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/nom_tt_025C_1v80/counter__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/nom_ss_100C_1v60/counter__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/nom_ff_n40C_1v95/counter__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/min_tt_025C_1v80/counter__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/min_ss_100C_1v60/counter__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/min_ff_n40C_1v95/counter__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/max_tt_025C_1v80/counter__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/max_ss_100C_1v60/counter__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/55-openroad-stapostpnr/max_ff_n40C_1v95/counter__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/57-magic-streamout/counter.mag",
    "gds": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/57-magic-streamout/counter.gds",
    "mag_gds": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/57-magic-streamout/counter.magic.gds",
    "klayout_gds": null,
    "json_h": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/05-yosys-jsonheader/counter.h.json",
    "vh": "/home/thanh/NCO/runs/RUN_2025-03-06_16-03-51/28-odb-writeverilogheader/counter.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 17,
        "design__inferred_latch__count": 0,
        "design__instance__count": 2421,
        "design__instance__area": 254294,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 32,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 20,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2,
        "power__internal__total": 41051716,
        "power__switching__total": 0.0011860426748171449,
        "power__leakage__total": 1.9458790120552294e-05,
        "power__total": 41051716,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.18623689229026694,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.17603688449650107,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3427683789377808,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 1.1301072619801116,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.342768,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 1.561846,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 99,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 20,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 2,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.290217608159873,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.2800176003661072,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.6907572487295995,
        "timing__setup__ws__corner:nom_ss_100C_1v60": -0.27793457211281775,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": -5.357094475208108,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": -0.27793457211281775,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.690757,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 25,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": -0.277935,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 9,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 20,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 20,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.1268461760420748,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.11664616824830894,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.21100849442762395,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 1.672447450089645,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.211008,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 1.786237,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 128,
        "design__max_fanout_violation__count": 20,
        "design__max_cap_violation__count": 2,
        "clock__skew__worst_hold": -0.11916176715980184,
        "clock__skew__worst_setup": -0.2940164028795189,
        "timing__hold__ws": 0.20970697993904652,
        "timing__setup__ws": -0.3254898664945673,
        "timing__hold__tns": 0,
        "timing__setup__tns": -6.833268366780838,
        "timing__hold__wns": 0,
        "timing__setup__wns": -0.3254898664945673,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.209707,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 75,
        "timing__setup_r2r__ws": -0.324028,
        "timing__setup_r2r_vio__count": 27,
        "design__die__bbox": "0.0 0.0 550.0 750.0",
        "design__core__bbox": "5.52 10.88 544.18 737.12",
        "design__io": 78,
        "design__die__area": 412500,
        "design__core__area": 391196,
        "design__instance__count__stdcell": 2419,
        "design__instance__area__stdcell": 7263.22,
        "design__instance__count__macros": 2,
        "design__instance__area__macros": 247031,
        "design__instance__utilization": 0.650041,
        "design__instance__utilization__stdcell": 0.050381,
        "design__instance__count__class:macro": 2,
        "design__instance__count__class:inverter": 39,
        "design__instance__count__class:sequential_cell": 59,
        "design__instance__count__class:multi_input_combinational_cell": 254,
        "flow__warnings__count": 235,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 10084,
        "design__instance__count__class:tap_cell": 1530,
        "design__power_grid_violation__count__net:vssd1": 0,
        "design__power_grid_violation__count__net:vccd1": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 76,
        "design__io__hpwl": 12584774,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 31610.3,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 116,
        "design__instance__count__class:clock_buffer": 15,
        "design__instance__count__class:clock_inverter": 2,
        "design__instance__count__setup_buffer": 3,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 404,
        "antenna_diodes_count": 18,
        "route__net": 573,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 166,
        "route__wirelength__iter:1": 36516,
        "route__drc_errors__iter:2": 88,
        "route__wirelength__iter:2": 36404,
        "route__drc_errors__iter:3": 62,
        "route__wirelength__iter:3": 36383,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 36364,
        "route__drc_errors": 0,
        "route__wirelength": 36364,
        "route__vias": 3979,
        "route__vias__singlecut": 3979,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 757.19,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 6,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 6,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 6,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 28,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 20,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.1725307445744232,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.16233073678065735,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.3409315704027412,
        "timing__setup__ws__corner:min_tt_025C_1v80": 1.1952102978961605,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.340932,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 1.616146,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 6,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 76,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 20,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 2,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2684806619682767,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.25828065417451085,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.6879554898254163,
        "timing__setup__ws__corner:min_ss_100C_1v60": -0.23038194226640268,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": -3.4236703330302793,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": -0.23038194226640268,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.687955,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 25,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": -0.230382,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 9,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 6,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 9,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 20,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.11916176715980184,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.1089617663049301,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.20970697993904652,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 1.717120938484872,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.209707,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 1.829312,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 6,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 37,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 20,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 2,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.1956143913329771,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.18541438353921125,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3442431992454036,
        "timing__setup__ws__corner:max_tt_025C_1v80": 1.0828148684180288,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.344243,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 1.531988,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 6,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 128,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 20,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 2,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.30421641067328475,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.2940164028795189,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.6929238490234312,
        "timing__setup__ws__corner:max_ss_100C_1v60": -0.3254898664945673,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": -6.833268366780838,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": -0.3254898664945673,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.692924,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 25,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": -0.324028,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 9,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 6,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 20,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 20,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 2,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.13058457462747297,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.12038456683370713,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.21177066255558472,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 1.6390357313078128,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.211771,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 1.758683,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 6,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 6,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": -6253860,
        "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": -4306.85,
        "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 6253870,
        "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 6079940,
        "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 4120.51,
        "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 6079940,
        "design_powergrid__voltage__worst": -6253860,
        "design_powergrid__voltage__worst__net:vccd1": -6253860,
        "design_powergrid__drop__worst": 6253870,
        "design_powergrid__drop__worst__net:vccd1": 6253870,
        "design_powergrid__voltage__worst__net:vssd1": 6079940,
        "design_powergrid__drop__worst__net:vssd1": 6079940,
        "ir__voltage__worst": -6250000,
        "ir__drop__avg": 4310,
        "ir__drop__worst": 6250000
    }
}