#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Nov 15 19:02:46 2022
# Process ID: 11160
# Current directory: H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/vivado_project/receiving_with_fpga/receiving_with_fpga.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/vivado_project/receiving_with_fpga/receiving_with_fpga.runs/synth_1/top.vds
# Journal file: H:/Semester 7/CA/Lab/Lab2/uart-github/verilog-uart-working/for_fpga/vivado_project/receiving_with_fpga/receiving_with_fpga.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
