#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: VictusXYH
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Jul 20 19:27:02 2023
#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: C:\pango\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: VictusXYH
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Jul 20 19:26:41 2023
# pvf -action compile

pvf_reg_constant cnt[26] 0

pvf_reg_constant cnt[25] 0

pvf_reg_constant ov5640_ddr/coms1_reg_config/clock_20k_cnt[15] 0

pvf_reg_constant ov5640_ddr/coms1_reg_config/clock_20k_cnt[14] 0

pvf_reg_constant ov5640_ddr/coms1_reg_config/clock_20k_cnt[13] 0

pvf_reg_constant ov5640_ddr/coms1_reg_config/clock_20k_cnt[12] 0

pvf_reg_constant ov5640_ddr/coms1_reg_config/clock_20k_cnt[11] 0

pvf_reg_constant ov5640_ddr/coms2_reg_config/clock_20k_cnt[15] 0

pvf_reg_constant ov5640_ddr/coms2_reg_config/clock_20k_cnt[14] 0

pvf_reg_constant ov5640_ddr/coms2_reg_config/clock_20k_cnt[13] 0

pvf_reg_constant ov5640_ddr/coms2_reg_config/clock_20k_cnt[12] 0

pvf_reg_constant ov5640_ddr/coms2_reg_config/clock_20k_cnt[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/cnt[6] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cs_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_we_n

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_cas_n -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ras_n

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_1_ff 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_1 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_1_ff 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_1 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_id[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_id[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_id[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_id[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_id[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_id[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_id[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_ba[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_odt 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_ras_n[0]

# pvf -action synthesize

pvf_reg_merging  -survived ddr_hdmi/b_out[0] -deleted ddr_hdmi/b_out[1]

pvf_reg_merging  -survived ddr_hdmi/b_out[0] -deleted ddr_hdmi/b_out[2]

pvf_reg_merging  -survived ddr_hdmi/g_out[0] -deleted ddr_hdmi/g_out[1]

pvf_reg_merging  -survived ddr_hdmi/r_out[0] -deleted ddr_hdmi/r_out[1]

pvf_reg_merging  -survived ddr_hdmi/r_out[0] -deleted ddr_hdmi/r_out[2]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[16] -deleted hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[18]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[16] -deleted hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[19]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[22] -deleted hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[23]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[8] -deleted hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[10]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[8] -deleted hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[11]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[14] -deleted hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[15]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[18] -deleted hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[22]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[17] -deleted hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[20]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[21] -deleted hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[22]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[21] -deleted hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[23]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7210_ctl/addr[9] -deleted hdmi_ddr/ms72xx_ctl/ms7210_ctl/addr[12]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7210_ctl/addr[13] -deleted hdmi_ddr/ms72xx_ctl/ms7210_ctl/addr[14]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7210_ctl/addr[13] -deleted hdmi_ddr/ms72xx_ctl/ms7210_ctl/addr[15]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[20] -deleted hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[21]

pvf_reg_merging  -survived ov5640_ddr/coms1_reg_config/i2c_data[24] -deleted ov5640_ddr/coms1_reg_config/i2c_data[25]

pvf_reg_merging  -survived ov5640_ddr/coms1_reg_config/i2c_data[24] -deleted ov5640_ddr/coms1_reg_config/i2c_data[26]

pvf_reg_merging  -survived ov5640_ddr/coms1_reg_config/i2c_data[27] -deleted ov5640_ddr/coms1_reg_config/i2c_data[28]

pvf_reg_merging  -survived ov5640_ddr/coms1_reg_config/i2c_data[27] -deleted ov5640_ddr/coms1_reg_config/i2c_data[29]

pvf_reg_merging  -survived ov5640_ddr/coms1_reg_config/i2c_data[27] -deleted ov5640_ddr/coms1_reg_config/i2c_data[30]

pvf_reg_merging  -survived ov5640_ddr/coms1_reg_config/i2c_data[24] -deleted ov5640_ddr/coms1_reg_config/i2c_data[31]

pvf_reg_merging  -survived ov5640_ddr/coms2_reg_config/i2c_data[24] -deleted ov5640_ddr/coms2_reg_config/i2c_data[25]

pvf_reg_merging  -survived ov5640_ddr/coms2_reg_config/i2c_data[24] -deleted ov5640_ddr/coms2_reg_config/i2c_data[26]

pvf_reg_merging  -survived ov5640_ddr/coms2_reg_config/i2c_data[27] -deleted ov5640_ddr/coms2_reg_config/i2c_data[28]

pvf_reg_merging  -survived ov5640_ddr/coms2_reg_config/i2c_data[27] -deleted ov5640_ddr/coms2_reg_config/i2c_data[29]

pvf_reg_merging  -survived ov5640_ddr/coms2_reg_config/i2c_data[27] -deleted ov5640_ddr/coms2_reg_config/i2c_data[30]

pvf_reg_merging  -survived ov5640_ddr/coms2_reg_config/i2c_data[24] -deleted ov5640_ddr/coms2_reg_config/i2c_data[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[30]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[16] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[33]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[37]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[38]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[39]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[40]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[42]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[44]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[32] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[60]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[61]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[62]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[48] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[63]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[65]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[66]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[67]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[68]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[69]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[70]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[71]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[72]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[73]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[74]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[75]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[76]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[77]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[78]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[64] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[79]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[81]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[82]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[83]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[84]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[85]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[86]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[87]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[88]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[89]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[90]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[91]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[92]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[93]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[94]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[80] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[95]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[97]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[98]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[99]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[100]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[101]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[102]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[103]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[104]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[105]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[106]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[107]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[108]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[109]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[110]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[96] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[111]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[113]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[114]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[115]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[116]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[117]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[118]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[119]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[120]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[121]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[122]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[123]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[124]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[125]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[126]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[112] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata[127]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[10] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_cs_n -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_ras_n

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cke[3]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[3]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[4]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[5]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[6]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[7]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[8]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[9]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[10]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[11]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[12]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[13]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[14]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[15]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/check_out[18]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/check_out[19]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[18]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[19]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[20]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[21]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[22]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[23]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[24]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[25]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[26]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[27]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[28]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[29]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[30]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/check_out[31]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[18]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[19]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[20]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[21]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[22]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[23]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[24]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[25]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[26]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[27]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[28]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[29]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[30]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] -deleted video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[31]

.fromstates ddr_hdmi/fram_buf_hdmi/rsp_table[3] ddr_hdmi/fram_buf_hdmi/rsp_table[2] ddr_hdmi/fram_buf_hdmi/rsp_table[1] ddr_hdmi/fram_buf_hdmi/rsp_table[0]
.tostates ddr_hdmi/fram_buf_hdmi/rsp_table_4 ddr_hdmi/fram_buf_hdmi/rsp_table_3 ddr_hdmi/fram_buf_hdmi/rsp_table_2 ddr_hdmi/fram_buf_hdmi/rsp_table_1 ddr_hdmi/fram_buf_hdmi/rsp_table_0
.begin
0000 00001
0001 00010
0010 00100
0100 01000
1000 10000
.end


.fromstates ddr_hdmi/fram_buf_hdmi/state[1] ddr_hdmi/fram_buf_hdmi/state[0]
.tostates ddr_hdmi/fram_buf_hdmi/state_1 ddr_hdmi/fram_buf_hdmi/state_0
.begin
00 01
01 10
.end


.fromstates ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/test_rd_state[2] ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/test_rd_state[1] ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/test_rd_state[0]
.tostates ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/test_rd_state_2 ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/test_rd_state_1 ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/test_rd_state_0
.begin
000 001
001 010
010 100
.end


.fromstates hdmi_ddr/ms72xx_ctl/iic_dri_rx/state[2] hdmi_ddr/ms72xx_ctl/iic_dri_rx/state[1] hdmi_ddr/ms72xx_ctl/iic_dri_rx/state[0]
.tostates hdmi_ddr/ms72xx_ctl/iic_dri_rx/state_6 hdmi_ddr/ms72xx_ctl/iic_dri_rx/state_5 hdmi_ddr/ms72xx_ctl/iic_dri_rx/state_4 hdmi_ddr/ms72xx_ctl/iic_dri_rx/state_3 hdmi_ddr/ms72xx_ctl/iic_dri_rx/state_2 hdmi_ddr/ms72xx_ctl/iic_dri_rx/state_1 hdmi_ddr/ms72xx_ctl/iic_dri_rx/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates hdmi_ddr/ms72xx_ctl/iic_dri_tx/state[2] hdmi_ddr/ms72xx_ctl/iic_dri_tx/state[1] hdmi_ddr/ms72xx_ctl/iic_dri_tx/state[0]
.tostates hdmi_ddr/ms72xx_ctl/iic_dri_tx/state_6 hdmi_ddr/ms72xx_ctl/iic_dri_tx/state_5 hdmi_ddr/ms72xx_ctl/iic_dri_tx/state_4 hdmi_ddr/ms72xx_ctl/iic_dri_tx/state_3 hdmi_ddr/ms72xx_ctl/iic_dri_tx/state_2 hdmi_ddr/ms72xx_ctl/iic_dri_tx/state_1 hdmi_ddr/ms72xx_ctl/iic_dri_tx/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates hdmi_ddr/ms72xx_ctl/ms7200_ctl/state[6] hdmi_ddr/ms72xx_ctl/ms7200_ctl/state[5] hdmi_ddr/ms72xx_ctl/ms7200_ctl/state[4] hdmi_ddr/ms72xx_ctl/ms7200_ctl/state[3] hdmi_ddr/ms72xx_ctl/ms7200_ctl/state[2] hdmi_ddr/ms72xx_ctl/ms7200_ctl/state[1] hdmi_ddr/ms72xx_ctl/ms7200_ctl/state[0]
.tostates hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_4 hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_3 hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_2 hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_1 hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_0
.begin
0000001 00001
0000010 00010
0000100 00100
0010000 01000
0100000 10000
.end


.fromstates hdmi_ddr/ms72xx_ctl/ms7210_ctl/state[5] hdmi_ddr/ms72xx_ctl/ms7210_ctl/state[4] hdmi_ddr/ms72xx_ctl/ms7210_ctl/state[3] hdmi_ddr/ms72xx_ctl/ms7210_ctl/state[2] hdmi_ddr/ms72xx_ctl/ms7210_ctl/state[1] hdmi_ddr/ms72xx_ctl/ms7210_ctl/state[0]
.tostates hdmi_ddr/ms72xx_ctl/ms7210_ctl/state_5 hdmi_ddr/ms72xx_ctl/ms7210_ctl/state_4 hdmi_ddr/ms72xx_ctl/ms7210_ctl/state_3 hdmi_ddr/ms72xx_ctl/ms7210_ctl/state_2 hdmi_ddr/ms72xx_ctl/ms7210_ctl/state_1 hdmi_ddr/ms72xx_ctl/ms7210_ctl/state_0
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates ov5640_ddr/coms1_reg_config/config_step[1] ov5640_ddr/coms1_reg_config/config_step[0]
.tostates ov5640_ddr/coms1_reg_config/config_step_2 ov5640_ddr/coms1_reg_config/config_step_1 ov5640_ddr/coms1_reg_config/config_step_0
.begin
00 001
01 010
10 100
.end


.fromstates ov5640_ddr/coms2_reg_config/config_step[1] ov5640_ddr/coms2_reg_config/config_step[0]
.tostates ov5640_ddr/coms2_reg_config/config_step_2 ov5640_ddr/coms2_reg_config/config_step_1 ov5640_ddr/coms2_reg_config/config_step_0
.begin
00 001
01 010
10 100
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_0
.begin
00000 0000000001
00001 0000000010
00010 0000000100
00011 0000001000
00100 0000010000
00101 0000100000
00110 0001000000
00111 0010000000
01000 0100000000
01001 1000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_state_0
.begin
00000 00000001
00001 00000010
00010 00000100
00011 00001000
00100 00010000
00101 00100000
00110 01000000
01011 10000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[4] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_19 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_16 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_15 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_14 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_13 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_12 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_0
.begin
00000 00000000000000000001
00001 00000000000000000010
00010 00000000000000000100
00011 00000000000000001000
00100 00000000000000010000
00101 00000000000000100000
00110 00000000000001000000
00111 00000000000010000000
01000 00000000000100000000
01001 00000000001000000000
01010 00000000010000000000
01011 00000000100000000000
01100 00000001000000000000
01101 00000010000000000000
01110 00000100000000000000
01111 00001000000000000000
10000 00010000000000000000
10001 00100000000000000000
10010 01000000000000000000
10011 10000000000000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_0
.begin
0000 000000001
0001 000000010
0010 000000100
0011 000001000
0100 000010000
0101 000100000
0110 001000000
0111 010000000
1000 100000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wl_state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[3] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[2] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[1] u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state[0]
.tostates u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_11 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_10 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_9 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_8 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_7 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_6 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_5 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_4 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_3 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_2 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_1 u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/state_0
.begin
0000 000000000001
0001 000000000010
0010 000000000100
0011 000000001000
0100 000000010000
0101 000000100000
0110 000001000000
0111 000010000000
1000 000100000000
1001 001000000000
1010 010000000000
1011 100000000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0
.begin
000001 000001
000010 000010
000100 000100
001000 001000
010000 010000
100000 100000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_state_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_0
.begin
00 01
11 10
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt[2]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_odt_2
.begin
00 01
11 10
.end


pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_odt[3]

.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[9] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[8] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[7] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_9 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_8 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_7 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_0
.begin
0000000001 0000000001
0000000010 0000000010
0000000100 0000000100
0000001000 0000001000
0000010000 0000010000
0000100000 0000100000
0001000000 0001000000
0010000000 0010000000
0100000000 0100000000
1000000000 1000000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[6] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[5] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[4] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[3] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_0
.begin
0000001 0000001
0000010 0000010
0000100 0000100
0001000 0001000
0010000 0010000
0100000 0100000
1000000 1000000
.end


.fromstates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[2] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[1] u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state[0]
.tostates u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_5 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_4 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_3 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_2 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_1 u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_0
.begin
000 0000001
001 0000010
010 0000100
011 0001000
100 0010000
101 0100000
110 1000000
.end


.fromstates u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[1] u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm[0]
.tostates u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_2 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_1 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/pll_fsm_0
.begin
00 001
01 010
10 100
.end


.fromstates u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[3] u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[2] u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[1] u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm[0]
.tostates u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_10 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_8 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_7 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_6 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_5 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_4 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_3 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_2 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_1 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[3] u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[2] u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[1] u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm[0]
.tostates u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_10 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_9 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_8 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_7 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_6 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_5 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_4 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_3 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_2 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_1 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_0
.begin
0000 00000000001
0001 00000000010
0010 00000000100
0011 00000001000
0100 00000010000
0101 00000100000
0110 00001000000
0111 00010000000
1000 00100000000
1001 01000000000
1010 10000000000
.end


.fromstates u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[2] u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[1] u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm[0]
.tostates u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_5 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_4 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_3 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_2 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_1 u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_0
.begin
000 000001
001 000010
010 000100
011 001000
100 010000
101 100000
.end


.fromstates u_rst_gen/sysreset_st[1] u_rst_gen/sysreset_st[0]
.tostates u_rst_gen/sysreset_st_3 u_rst_gen/sysreset_st_2 u_rst_gen/sysreset_st_1 u_rst_gen/sysreset_st_0
.begin
00 0001
01 0010
10 0100
11 1000
.end


.fromstates u_uart_rx/rx_state[2] u_uart_rx/rx_state[1] u_uart_rx/rx_state[0]
.tostates u_uart_rx/rx_state_4 u_uart_rx/rx_state_3 u_uart_rx/rx_state_2 u_uart_rx/rx_state_1 u_uart_rx/rx_state_0
.begin
000 00001
001 00010
010 00100
011 01000
100 10000
.end


.fromstates u_uart_tx/tx_state[2] u_uart_tx/tx_state[1] u_uart_tx/tx_state[0]
.tostates u_uart_tx/tx_state_4 u_uart_tx/tx_state_3 u_uart_tx/tx_state_2 u_uart_tx/tx_state_1 u_uart_tx/tx_state_0
.begin
000 00001
001 00010
010 00100
011 01000
100 10000
.end


.fromstates video_ethernet/mac_test0/state[9] video_ethernet/mac_test0/state[8] video_ethernet/mac_test0/state[7] video_ethernet/mac_test0/state[6] video_ethernet/mac_test0/state[5] video_ethernet/mac_test0/state[4] video_ethernet/mac_test0/state[3] video_ethernet/mac_test0/state[2] video_ethernet/mac_test0/state[1] video_ethernet/mac_test0/state[0]
.tostates video_ethernet/mac_test0/state_8 video_ethernet/mac_test0/state_7 video_ethernet/mac_test0/state_6 video_ethernet/mac_test0/state_5 video_ethernet/mac_test0/state_4 video_ethernet/mac_test0/state_3 video_ethernet/mac_test0/state_2 video_ethernet/mac_test0/state_1 video_ethernet/mac_test0/state_0
.begin
0000000001 000000001
0000000010 000000010
0000000100 000000100
0000001000 000001000
0000010000 000010000
0000100000 000100000
0001000000 001000000
0100000000 010000000
1000000000 100000000
.end


.fromstates video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/state[4] video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/state[3] video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/state[2] video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/state[1] video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/state[0]
.tostates video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/state_4 video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/state_3 video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/state_2 video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/state_1 video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/state_0
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/state[2] video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/state[1] video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/state[0]
.tostates video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/state_2 video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/state_1 video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/state_0
.begin
001 001
010 010
100 100
.end


.fromstates video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state[5] video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state[4] video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state[3] video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state[2] video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state[1] video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state[0]
.tostates video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state_4 video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state_3 video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state_2 video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state_1 video_ethernet/mac_test0/mac_top0/mac_tx0/mac0/send_state_0
.begin
000010 00001
000100 00010
001000 00100
010000 01000
100000 10000
.end


.fromstates video_ethernet/mac_test0/mac_top0/mac_tx0/mode0/state[2] video_ethernet/mac_test0/mac_top0/mac_tx0/mode0/state[1] video_ethernet/mac_test0/mac_top0/mac_tx0/mode0/state[0]
.tostates video_ethernet/mac_test0/mac_top0/mac_tx0/mode0/state_2 video_ethernet/mac_test0/mac_top0/mac_tx0/mode0/state_1 video_ethernet/mac_test0/mac_top0/mac_tx0/mode0/state_0
.begin
001 001
010 010
100 100
.end


.fromstates video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/state[6] video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/state[5] video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/state[4] video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/state[3] video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/state[2] video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/state[1] video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/state[0]
.tostates video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/state_2 video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/state_1 video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/state_0
.begin
0000001 001
0100000 010
1000000 100
.end


.fromstates video_ethernet/mac_test0/mac_top0/icmp0/state[10] video_ethernet/mac_test0/mac_top0/icmp0/state[9] video_ethernet/mac_test0/mac_top0/icmp0/state[8] video_ethernet/mac_test0/mac_top0/icmp0/state[7] video_ethernet/mac_test0/mac_top0/icmp0/state[6] video_ethernet/mac_test0/mac_top0/icmp0/state[5] video_ethernet/mac_test0/mac_top0/icmp0/state[4] video_ethernet/mac_test0/mac_top0/icmp0/state[3] video_ethernet/mac_test0/mac_top0/icmp0/state[2] video_ethernet/mac_test0/mac_top0/icmp0/state[1] video_ethernet/mac_test0/mac_top0/icmp0/state[0]
.tostates video_ethernet/mac_test0/mac_top0/icmp0/state_8 video_ethernet/mac_test0/mac_top0/icmp0/state_7 video_ethernet/mac_test0/mac_top0/icmp0/state_6 video_ethernet/mac_test0/mac_top0/icmp0/state_5 video_ethernet/mac_test0/mac_top0/icmp0/state_4 video_ethernet/mac_test0/mac_top0/icmp0/state_3 video_ethernet/mac_test0/mac_top0/icmp0/state_2 video_ethernet/mac_test0/mac_top0/icmp0/state_1 video_ethernet/mac_test0/mac_top0/icmp0/state_0
.begin
00000000001 000000001
00000000010 000000010
00000000100 000000100
00000001000 000001000
00000010000 000010000
00000100000 000100000
00010000000 001000000
00100000000 010000000
01000000000 100000000
.end


.fromstates video_ethernet/mac_test0/mac_top0/mac_rx0/arp0/state[3] video_ethernet/mac_test0/mac_top0/mac_rx0/arp0/state[2] video_ethernet/mac_test0/mac_top0/mac_rx0/arp0/state[1] video_ethernet/mac_test0/mac_top0/mac_rx0/arp0/state[0]
.tostates video_ethernet/mac_test0/mac_top0/mac_rx0/arp0/state_3 video_ethernet/mac_test0/mac_top0/mac_rx0/arp0/state_2 video_ethernet/mac_test0/mac_top0/mac_rx0/arp0/state_1 video_ethernet/mac_test0/mac_top0/mac_rx0/arp0/state_0
.begin
0001 0001
0010 0010
0100 0100
1000 1000
.end


.fromstates video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/state[4] video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/state[3] video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/state[2] video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/state[1] video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/state[0]
.tostates video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/state_4 video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/state_3 video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/state_2 video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/state_1 video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/state_0
.begin
00001 00001
00010 00010
00100 00100
01000 01000
10000 10000
.end


.fromstates video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state[7] video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state[6] video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state[5] video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state[4] video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state[3] video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state[2] video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state[1] video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state[0]
.tostates video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state_7 video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state_6 video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state_5 video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state_4 video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state_3 video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state_2 video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state_1 video_ethernet/mac_test0/mac_top0/mac_rx0/mac0/rec_state_0
.begin
00000001 00000001
00000010 00000010
00000100 00000100
00001000 00001000
00010000 00010000
00100000 00100000
01000000 01000000
10000000 10000000
.end


.fromstates video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state[7] video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state[6] video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state[5] video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state[4] video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state[3] video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state[2] video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state[1] video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state[0]
.tostates video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state_7 video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state_6 video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state_5 video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state_4 video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state_3 video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state_2 video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state_1 video_ethernet/mac_test0/mac_top0/mac_rx0/udp0/state_0
.begin
00000001 00000001
00000010 00000010
00000100 00000100
00001000 00001000
00010000 00010000
00100000 00100000
01000000 01000000
10000000 10000000
.end


pvf_reg_constant ddr_hdmi/b_out[0] 0

pvf_reg_constant ddr_hdmi/g_out[0] 0

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[0] -deleted hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[18]

pvf_reg_constant hdmi_ddr/ms72xx_ctl/ms7200_ctl/cmd_iic[0] 0

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[10] -deleted hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[14]

pvf_reg_constant hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[10] 0

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[0] -deleted hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[20]

pvf_reg_constant hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_iic[0] 0

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7210_ctl/addr[12] -deleted hdmi_ddr/ms72xx_ctl/ms7210_ctl/addr[13]

pvf_reg_constant hdmi_ddr/ms72xx_ctl/ms7210_ctl/addr[12] 0

pvf_reg_merging  -survived ov5640_ddr/coms1_reg_config/i2c_data[0] -deleted ov5640_ddr/coms1_reg_config/i2c_data[24]

pvf_reg_constant ov5640_ddr/coms1_reg_config/i2c_data[0] 0

pvf_reg_constant ov5640_ddr/coms1_reg_config/i2c_data[27] 1

pvf_reg_merging  -survived ov5640_ddr/coms2_reg_config/i2c_data[0] -deleted ov5640_ddr/coms2_reg_config/i2c_data[24]

pvf_reg_constant ov5640_ddr/coms2_reg_config/i2c_data[0] 0

pvf_reg_constant ov5640_ddr/coms2_reg_config/i2c_data[27] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/u_dll_freeze_sync/sig_async_r1[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/u_dll_freeze_sync/sig_async_r2[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_address[13] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_address[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_ba[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_address[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/ddrphy_update_comp_val[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr2_ddr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr3_ddr3[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_pulse_src_nxt_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_cmd_m[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[2] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_async_ff 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[3].i_pll_lock_rstn_sync/sig_synced 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/arp_tx0/op[2] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/check_out[17] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[16] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/icmp0/check_out[17] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/icmp0/reply_check_out[17] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_arid[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_arid[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_arid[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_arid[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[4] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[5] 1

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[6] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[7] 1

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[8] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[9] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[10] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[11] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[12] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[13] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[14] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[15] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[16] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[17] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[18] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[19] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[20] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[21] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[22] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[23] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[24] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[25] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[26] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[27] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[28] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[29] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[30] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_trans_len[31] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awid[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awid[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awid[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awid[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dll_update_ctrl/update_from_training 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_dly[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_sel 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_wdata[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/src_p_write 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_cmd_m[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/ddr_zqcs_req_d[1] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.lane_pd_n_2_sync/sig_async_ff 1

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/fifo_clr/TWO_LANE_MODE1.tx_fifo_clr_en[2] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/fifo_clr/TWO_LANE_MODE1.tx_fifo_clr_en[3] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].rxlane_rstn_sync/sig_async_ff 1

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_ff[0] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_ff[1] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[0] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_ff[1] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].txlane_rstn_sync/sig_async_ff 1

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_RATE_CHANGE_TCLK_ON_1 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_ff[0] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_ff[1] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_txckdiv_ff[2] 0

pvf_reg_constant video_ethernet/util_gmii_to_rgmii_m0/gmii_tx_er_r 0

pvf_reg_constant video_ethernet/util_gmii_to_rgmii_m0/tx_reset_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba_d[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_gate_update_en_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/rd_fake_stop_d1 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/sync_src_p_sel[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_wdata[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/o_des_p_write 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mrs2dfi_bank[2] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.lane_pd_n_2_sync/sig_synced 1

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].rxlane_rstn_sync/sig_synced 1

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/SYNC_TXLANE[2].txlane_rstn_sync/sig_synced 1

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[8] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[9] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[10] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[11] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[12] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[13] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[14] 0

pvf_reg_constant video_ethernet/util_gmii_to_rgmii_m0/tx_reset_sync 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[36] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[3] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ba[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/update_req_start 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_req[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr2[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr3[15] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[0] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[1] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxckdiv[2] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[0] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[1] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxckdiv[2] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[0] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[1] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txckdiv[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ba_r[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/ddrphy_update_sync[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/ddrphy_update_req_init 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/trig_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_apb_cross_v1_2/des_dly[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/ctrl_clear[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mode_trigger_bit[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_samp[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_pd_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/norm_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_sr_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/pd_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/sr_en 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/sr_en_dly 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/pd_en_dly 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_ap 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_id[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_ap 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_id[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_id[3] 0

pvf_reg_merging  -survived video_ethernet/util_gmii_to_rgmii_m0/gmii_tx_en_r_d1 -deleted video_ethernet/util_gmii_to_rgmii_m0/rgmii_tx_ctl_r

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fsync_1d -deleted ddr_hdmi/vs_out

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_we_n_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_ras_n_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cs_n_r[3:0]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/icmp0/icmp_rx_data_d0[7:0] -deleted video_ethernet/mac_test0/mac_top0/mac_rx0/ip0/ip_rx_data_d0[7:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_start

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_calibration_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_cke

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_cke

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/ms7200_ctl/state_0 -deleted hdmi_ddr/ms72xx_ctl/ms7210_ctl/state_0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/reinit_adj_rdel_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_vld_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/dqs_gate_vld_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_done

pvf_reg_merging  -survived u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0] -deleted u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rxckdiv_ff[2:0]

pvf_reg_merging  -survived u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rxckdiv_ff[2:0] -deleted u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_txckdiv_ff[2:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/wdata_path_adj/phy_wrdata_en_r2[3:0]

pvf_reg_merging  -survived u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0 -deleted u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_0

pvf_reg_merging  -survived u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_0 -deleted u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/rdel_cal_vld

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/update_comp -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/update_comp

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[1]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[2]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[3]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[5]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[4] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[6]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[7]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[8]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[9]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[10]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[11]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[12]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[13]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[14]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[15]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[16]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[17]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[18]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[19]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[20]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[21]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[22]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[23]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[24]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[25]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[26]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[27]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[28]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[29]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[30]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[2] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[12]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_7

pvf_reg_merging  -survived u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 -deleted u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_9

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[18]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[20]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[21]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[22]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[24]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[25]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[45]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[46]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[48]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[49]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[50]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[52]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[53]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[54]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[56]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[57]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[58]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[15] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[2] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_odt[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[19]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[23]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[39]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[47]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[51]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[55]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_addr_r[59]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[28]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[29]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[44]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[43]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[44]

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_trans_len[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/calib_mux/calib_ba[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/state_4 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_9 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[10] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[11] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[12] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[13] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[14] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[15] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[16] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[17] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[18] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[19] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[20] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[21] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[22] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[23] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[24] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[25] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[26] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[27] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[28] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[29] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[30] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/read_wait_cnt[31] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_we_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_lp/lp_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_ras_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n_d[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cs_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ras_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cas_n[1] 1

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[1] 0

pvf_reg_merging  -survived rstn_1ms[14] -deleted rstn_1ms[15]

pvf_reg_merging  -survived ddr_hdmi/h_count[11] -deleted ddr_hdmi/h_count[12]

pvf_reg_merging  -survived ddr_hdmi/h_count[11] -deleted ddr_hdmi/h_count[13]

pvf_reg_merging  -survived ddr_hdmi/h_count[11] -deleted ddr_hdmi/h_count[14]

pvf_reg_merging  -survived ddr_hdmi/h_count[11] -deleted ddr_hdmi/h_count[15]

pvf_reg_merging  -survived ddr_hdmi/v_count[10] -deleted ddr_hdmi/v_count[11]

pvf_reg_merging  -survived ddr_hdmi/v_count[10] -deleted ddr_hdmi/v_count[12]

pvf_reg_merging  -survived ddr_hdmi/v_count[10] -deleted ddr_hdmi/v_count[13]

pvf_reg_merging  -survived ddr_hdmi/v_count[10] -deleted ddr_hdmi/v_count[14]

pvf_reg_merging  -survived ddr_hdmi/v_count[10] -deleted ddr_hdmi/v_count[15]

pvf_reg_merging  -survived ddr_hdmi/sync_vg/v_count[10] -deleted ddr_hdmi/sync_vg/v_count[11]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[6]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[7]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[8]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[9]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[10]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[11]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[12]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[13]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[14]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[15]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[16]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[17]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[18]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[19]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[20]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[5]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[6]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[7]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[8]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[9]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[10]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[11]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[12]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[13]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[14]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[15]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[16]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[17]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[18]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[19]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[20]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[21]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[22]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[23]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[24]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[25]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[26]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[6]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[7]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[8]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[9]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[10]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[11]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[12]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[13]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[14]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[15]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[16]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[17]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[18]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[19]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[20]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[5]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[6]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[7]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[8]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[9]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[10]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[11]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[12]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[13]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[14]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[15]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[16]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[17]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[18]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[19]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[20]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[21]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[22]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[23]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[24]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[25]

pvf_reg_merging  -survived hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] -deleted hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[7]

pvf_reg_merging  -survived video_ethernet/util_gmii_to_rgmii_m0/cnt_timer[26] -deleted video_ethernet/util_gmii_to_rgmii_m0/cnt_timer[27]

pvf_reg_merging  -survived video_ethernet/util_gmii_to_rgmii_m0/cnt_timer[26] -deleted video_ethernet/util_gmii_to_rgmii_m0/cnt_timer[28]

pvf_reg_merging  -survived u_uart_rx/clk_div_cnt[9] -deleted u_uart_rx/clk_div_cnt[10]

pvf_reg_merging  -survived u_uart_rx/clk_div_cnt[9] -deleted u_uart_rx/clk_div_cnt[11]

pvf_reg_merging  -survived u_uart_rx/clk_div_cnt[9] -deleted u_uart_rx/clk_div_cnt[12]

pvf_reg_merging  -survived u_uart_rx/clk_div_cnt[9] -deleted u_uart_rx/clk_div_cnt[13]

pvf_reg_merging  -survived u_uart_rx/clk_div_cnt[9] -deleted u_uart_rx/clk_div_cnt[14]

pvf_reg_merging  -survived u_uart_rx/clk_div_cnt[9] -deleted u_uart_rx/clk_div_cnt[15]

pvf_reg_merging  -survived u_uart_tx/clk_div_cnt[9] -deleted u_uart_tx/clk_div_cnt[10]

pvf_reg_merging  -survived u_uart_tx/clk_div_cnt[9] -deleted u_uart_tx/clk_div_cnt[11]

pvf_reg_merging  -survived u_uart_tx/clk_div_cnt[9] -deleted u_uart_tx/clk_div_cnt[12]

pvf_reg_merging  -survived u_uart_tx/clk_div_cnt[9] -deleted u_uart_tx/clk_div_cnt[13]

pvf_reg_merging  -survived u_uart_tx/clk_div_cnt[9] -deleted u_uart_tx/clk_div_cnt[14]

pvf_reg_merging  -survived u_uart_tx/clk_div_cnt[9] -deleted u_uart_tx/clk_div_cnt[15]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[2]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[3]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[4]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[5]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[6]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[7]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[8]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[9]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[10]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[11]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[12]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[13]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[14]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[15]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[16]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[1]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[3]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[4]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[5]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[6]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[7]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[8]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[9]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[10]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[11]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[12]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[13]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[14]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[15]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[16]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[1] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[2]

pvf_reg_constant rstn_1ms[14] 0

pvf_reg_constant ddr_hdmi/h_count[11] 0

pvf_reg_constant ddr_hdmi/v_count[10] 0

pvf_reg_constant ddr_hdmi/sync_vg/v_count[10] 0

pvf_reg_constant hdmi_ddr/ms72xx_ctl/iic_dri_rx/fre_cnt[5] 0

pvf_reg_constant hdmi_ddr/ms72xx_ctl/iic_dri_rx/twr_cnt[4] 0

pvf_reg_constant hdmi_ddr/ms72xx_ctl/iic_dri_tx/fre_cnt[5] 0

pvf_reg_constant hdmi_ddr/ms72xx_ctl/iic_dri_tx/twr_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_phyupd_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/adj_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/lp_status 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[34] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[35] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[34] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[35] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[36] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/zqcs_req 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/i_rx_rate_chng_posedge 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/i_rx_rate_chng_posedge 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/i_tx_rate_chng_posedge 0

pvf_reg_constant u_uart_rx/clk_div_cnt[9] 0

pvf_reg_constant u_uart_tx/clk_div_cnt[9] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[0] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[1] 0

pvf_reg_constant video_ethernet/util_gmii_to_rgmii_m0/cnt_timer[26] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/dfi_phyupd_ack 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/update_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/update_req_r 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[1] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[4] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[5] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[6] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[7] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[9] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[11] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[12] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[13] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[14] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[15] 0

pvf_reg_constant hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[3] 0

pvf_reg_constant hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[3] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[0] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[5] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[6] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[7] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[9] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[11] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[12] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[13] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[14] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[15] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[1] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[4] 0

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[15:0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_total_data_length[15:0]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[3]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[8]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[2] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/udp0/udp_data_length[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[34]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[35]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[36]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_cke[1]

pvf_reg_constant hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[1] 0

pvf_reg_constant hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_zqcs 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[33] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/state_6 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/ptr -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/wptr

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/ddrphy_rst_ack_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_ack_r[1:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_comb_r[1:0]

pvf_reg_merging  -survived ov5640_ddr/coms1_reg_config/clock_20k -deleted ov5640_ddr/coms2_reg_config/clock_20k

pvf_reg_merging  -survived ov5640_ddr/coms1_reg_config/clock_20k_cnt[10:0] -deleted ov5640_ddr/coms2_reg_config/clock_20k_cnt[10:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r1[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r2[3:0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/read_cmd_mux_r3[3:0]

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[9] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[10] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[11] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[12] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[13] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[17] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[12] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[0] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[5]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[9]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[10]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[11]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[13]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[12] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[15]

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/rd_buf/wr_cnt[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/rd_buf/wr_cnt[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/rd_buf/wr_cnt[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/rd_buf/wr_cnt[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/rd_buf/wr_cnt[4] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/rd_buf/wr_cnt[5] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/rd_buf/wr_cnt[6] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/rd_buf/wr_cnt[7] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_cnt[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_cnt[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_cnt[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_cnt[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_cnt[4] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_cnt[5] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_cnt[6] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_1/rd_cnt[7] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_cnt[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_cnt[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_cnt[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_cnt[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_cnt[4] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_cnt[5] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_cnt[6] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_2/rd_cnt[7] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_cnt[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_cnt[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_cnt[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_cnt[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_cnt[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_cnt[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_cnt[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_cnt[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_cnt[4] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_cnt[5] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_cnt[6] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_3/rd_cnt[7] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_cnt[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_cnt[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_cnt[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_cnt[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_cnt[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_cnt[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_cnt[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_cnt[3] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_cnt[4] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_cnt[5] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_cnt[6] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_buf_4/rd_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_18 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_0 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_1 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_2 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_3 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cstate_4 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing/timing_cnt[1] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/rxlane_rst_fsm_10 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_10 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/txlane_rst_fsm_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_complete 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_en 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/rate_change_on 1

pvf_reg_merging  -survived u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2:0] -deleted u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_RATE[2:0]

pvf_reg_merging  -survived u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2:0] -deleted u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/P_TX_RATE[2:0]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_len[1]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_len[2]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_len[3]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_len[1]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_len[2]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_len[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_len[3]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awlen[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awlen[1]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awlen[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awlen[2]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awlen[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awlen[3]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_arlen[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_arlen[1]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_arlen[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_arlen[2]

pvf_reg_merging  -survived ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_arlen[0] -deleted ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_arlen[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[3]

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_addr[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_addr[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/rd_addr[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_cmd_trans/wr_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_0 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_1 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_araddr[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_araddr[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/rd_ctrl/axi_araddr[2] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awaddr[0] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awaddr[1] 0

pvf_reg_constant ddr_hdmi/fram_buf_hdmi/wr_rd_ctrl_top/wr_ctrl/axi_awaddr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mr_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_done 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/ref_tri_r 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_0[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/mcdq_reg_fifo2/data_1[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_a[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/cnt_b[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mrs_status 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_2 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_3 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_4 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/state_6 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_cmd[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[11] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[12] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[13] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_addr[14] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_mrs/mrs_bank[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/pre_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[9] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_1[10] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_bm/dec_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dec_addr_d[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_b[7] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/fifo_rdata_a[7] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[6]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[7]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[17]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[32]

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/req_rdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/back_rdata_d1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/pipe_req_addr[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/norm_addr_m[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_calib_delay/calib_norm_addr_m[0] 0

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[31]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[32]

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/update_cal_req 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt0[0] 0

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[0] 1

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[1] 1

pvf_reg_constant u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/P_RX_RATE[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[5] 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr0[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_cfg_apb/mr1[4] 1

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[0] 1

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[1] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[2] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[3] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[5] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[6] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ipmode/ip_send_type[7] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[1] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[2] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[3] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[5] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[6] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[7] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[2] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[6] 0

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[8] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_pass 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass/r_cnt_almost_pass 0

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[32] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[64]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[33] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[65]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[34] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[66]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[35] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[67]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[36] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[68]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[37] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[69]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[38] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[70]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[39] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[71]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[40] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[72]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[41] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[73]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[42] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[74]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[43] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[75]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[44] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[76]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[45] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[77]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[46] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[78]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[47] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[79]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[48] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[80]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[49] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[81]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[50] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[82]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[51] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[83]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[52] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[84]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[53] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[85]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[54] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[86]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[55] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[87]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[56] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[88]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[57] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[89]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[58] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[90]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[59] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[91]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[60] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[92]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[61] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[93]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[62] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[94]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[63] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[95]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[64] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[96]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[65] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[97]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[66] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[98]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[67] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[99]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[68] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[100]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[69] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[101]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[70] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[102]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[71] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[103]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[72] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[104]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[73] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[105]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[74] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[106]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[75] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[107]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[76] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[108]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[77] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[109]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[78] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[110]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[79] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[111]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[80] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[112]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[81] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[113]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[82] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[114]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[83] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[115]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[84] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[116]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[85] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[117]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[86] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[118]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[87] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[119]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[88] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[120]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[89] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[121]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[90] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[122]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[91] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[123]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[92] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[124]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[93] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[125]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[94] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[126]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[95] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[127]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[15]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp3[1]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp2[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp4[0]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[12] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wr_strb[4] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wstrb_slip_dly[4]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_ck[0]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl/wrlvl_cke -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_control_path_adj/phy_cas_n_r[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_wrdata_en[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/wr_enable_d

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/dcp2dfi_address[27]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[1] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wdin_en_dly[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata_en[3]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rdy -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_cke[0] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_strb[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/o_rlast -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_wrdata_en[3] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_enable_d

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/calib_done_r -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[15]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/usr_wdp_rdy_dly

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[1] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[3]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[1] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[5]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[1] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[7]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[1] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[14]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_rlast[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/wusro_last

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[26]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[15] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dfi/mux_dfi_address[27]

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[1]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mc3q_wdp_dcp/r_wvld[3] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/r_wdin_en[2]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr_d[42]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[4] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask_d[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[4] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata_mask[8]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[41]

pvf_reg_merging  -survived u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[30] -deleted u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_addr[42]

pvf_reg_constant video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[15] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_4 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass/timing_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant ov5640_ddr/cmos1_8_16bit/cnt[1] 0

pvf_reg_constant ov5640_ddr/cmos2_8_16bit/cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_training_ctrl/dqs_rst_training_high_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt2[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[0] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/update_start 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing/timing_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing/timing_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_0 1

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt1[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/pre_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rd_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/rdata_rem_vld_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/act_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/dqs_gate_update2 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_reset_req 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/update_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/ddrphy_update_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update1_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/dqs_gate_update2_d1 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_init[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_init_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update1_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/wr_rem_flag 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_update2_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[8] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[9] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[0].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_gate_update_ctrl/drift_dqs_group[1].ddrphy_drift_ctrl/dqs_drift_last_done 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/update2_falling 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[0] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[1] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[2] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[4] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[5] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[6] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/cnt[7] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/upcal/upcal_state_4 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/gdet_state_5 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass/timing_cnt1[4] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_constant u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass/timing_cnt0[3] 0

pvf_reg_merging  -survived video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[0] -deleted video_ethernet/mac_test0/mac_top0/mac_tx0/ip0/checksum_tmp6[16]

pvf_reg_merging  -survived u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass/timing_cnt0[2] -deleted u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass/timing_cnt1[2]
