
---------- Begin Simulation Statistics ----------
final_tick                               18548613929889                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97053                       # Simulator instruction rate (inst/s)
host_mem_usage                               17173544                       # Number of bytes of host memory used
host_op_rate                                   173527                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2575.92                       # Real time elapsed on the host
host_tick_rate                              127896546                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000016                       # Number of instructions simulated
sim_ops                                     446992488                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.329452                       # Number of seconds simulated
sim_ticks                                329451688863                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          16                       # Number of instructions committed
system.cpu.committedOps                            27                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests     12234304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops          329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests     24466814                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops          329                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               32                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         32                       # Number of busy cycles
system.cpu.num_cc_register_reads                   41                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      9                       # Number of float alu accesses
system.cpu.num_fp_insts                             9                       # number of float instructions
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   7                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  34                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        17     62.96%     62.96% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.96% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2      7.41%     70.37% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.37% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2      7.41%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.78% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   1      3.70%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   2      7.41%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      3.70%     92.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     92.59% # Class of executed instruction
system.cpu.op_class::MemRead                        1      3.70%     96.30% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     96.30% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   1      3.70%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         27                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      9708790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       19425063                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7286650                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14638863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         199305897                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        122790932                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             446992461                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.957378                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.957378                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         381767501                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        287568206                       # number of floating regfile writes
system.switch_cpus.idleCycles                   27683                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       643032                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         29392894                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.607117                       # Inst execution rate
system.switch_cpus.iew.exec_refs            186937200                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           65016991                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       183167886                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     115865798                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          118                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8553                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     66498360                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    604057319                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     121920209                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1438897                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     600647659                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        1444827                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     213603155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1680779                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     215831638                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         7357                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       319764                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       323268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         555798111                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             577975385                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.619174                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         344135878                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.584200                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              591147092                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        593223157                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       190529237                       # number of integer regfile writes
system.switch_cpus.ipc                       0.252693                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.252693                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     13184285      2.19%      2.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     248823521     41.33%     43.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     43.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     43.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     73630800     12.23%     55.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     55.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     55.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     55.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     55.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     55.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     55.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     55.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        58154      0.01%     55.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     28710513      4.77%     60.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     29650996      4.92%     65.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      5713928      0.95%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     15000248      2.49%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     68.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     26974652      4.48%     73.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     21643767      3.59%     76.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     95211230     15.81%     92.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     43484468      7.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      602086562                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       359695151                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    704558786                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    336684077                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    389251984                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            24923347                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.041395                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1350951      5.42%      5.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd         21759      0.09%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       220846      0.89%      6.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp       913992      3.67%     10.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult        29737      0.12%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     10.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1848622      7.42%     17.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       6897231     27.67%     45.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      9902221     39.73%     85.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite      3737988     15.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      254130473                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1514052317                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    241291308                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    371877278                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          604046908                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         602086562                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        10411                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    157064799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       197942                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         9369                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     49638746                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    989316696                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.608588                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.661932                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    826098272     83.50%     83.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     38773930      3.92%     87.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     26991561      2.73%     90.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     20371144      2.06%     92.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19605401      1.98%     94.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     15768986      1.59%     95.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     16156022      1.63%     97.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     10397628      1.05%     98.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     15153752      1.53%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    989316696                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.608571                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     17465340                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     16948072                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    115865798                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     66498360                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       247243962                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                989344379                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data     99580696                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         99580696                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data    105252279                       # number of overall hits
system.cpu.dcache.overall_hits::total       105252279                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     36047587                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       36047589                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     36969647                       # number of overall misses
system.cpu.dcache.overall_misses::total      36969649                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1972729853712                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1972729853712                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1972729853712                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1972729853712                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    135628283                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    135628285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    142221926                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    142221928                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.265782                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.265782                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.259943                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.259943                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54725.711702                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54725.708666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 53360.797676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53360.794789                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       584898                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3684                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   158.767101                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12231719                       # number of writebacks
system.cpu.dcache.writebacks::total          12231719                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     24229062                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     24229062                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     24229062                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     24229062                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     11818525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11818525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     12234777                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     12234777                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 768379770351                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 768379770351                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 799190546400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 799190546400                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.087139                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.087139                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.086026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.086026                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 65014.861867                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65014.861867                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 65321.218883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65321.218883                       # average overall mshr miss latency
system.cpu.dcache.replacements               12231719                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     74524222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        74524222                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     33389271                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      33389273                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1781017242291                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1781017242291                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    107913493                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    107913495                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.309408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.309408                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 53341.004129                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53341.000934                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     24228819                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     24228819                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      9160452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      9160452                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 577563431427                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 577563431427                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.084887                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084887                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 63049.665172                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63049.665172                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     25056474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       25056474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      2658316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2658316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 191712611421                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 191712611421                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     27714790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27714790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.095917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095917                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72118.067010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72118.067010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          243                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          243                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      2658073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2658073                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 190816338924                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 190816338924                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.095908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.095908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71787.471196                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71787.471196                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      5671583                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       5671583                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       922060                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       922060                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      6593643                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      6593643                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.139841                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.139841                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data       416252                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total       416252                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data  30810776049                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  30810776049                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.063129                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.063129                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 74019.526751                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74019.526751                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.982175                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           117487128                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12232231                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.604718                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      18219162243024                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000198                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.981977                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1150007655                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1150007655                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     45921845                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         45921863                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     45921845                       # number of overall hits
system.cpu.icache.overall_hits::total        45921863                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          345                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            348                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          345                       # number of overall misses
system.cpu.icache.overall_misses::total           348                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     28922715                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28922715                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     28922715                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28922715                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           21                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     45922190                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     45922211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           21                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     45922190                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     45922211                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000008                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000008                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 83833.956522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83111.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 83833.956522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83111.250000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           69                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           69                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          276                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          276                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     23905404                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     23905404                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     23905404                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     23905404                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 86613.782609                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86613.782609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 86613.782609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86613.782609                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     45921845                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        45921863                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          345                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           348                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     28922715                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28922715                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     45922190                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     45922211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 83833.956522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83111.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           69                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           69                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          276                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     23905404                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     23905404                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 86613.782609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86613.782609                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           117.172204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            45922142                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               279                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          164595.491039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   114.172204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.222993                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.228852                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.542969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         367377967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        367377967                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          21                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         9576980                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty      6181267                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean     15755501                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq          2582                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp         2582                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq        2655530                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp       2655530                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      9576980                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          557                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     36701345                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total            36701902                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port   1565692800                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total           1565710592                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                       9705050                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic               621123200                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples       21940141                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.000016                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.003988                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0             21939792    100.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                  349      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total         21940141                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy      16293772978                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            4.9                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy          275724                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy     12220856577                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           3.7                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.data      2523397                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         2523397                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.data      2523397                       # number of overall hits
system.cpu.l2cache.overall_hits::total        2523397                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst          275                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data      9708832                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       9709112                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst          275                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data      9708832                       # number of overall misses
system.cpu.l2cache.overall_misses::total      9709112                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst     23716593                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data 779305577067                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 779329293660                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst     23716593                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data 779305577067                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 779329293660                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst          275                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data     12232229                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total     12232509                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst          275                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data     12232229                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total     12232509                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.793709                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.793714                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.793709                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.793714                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 86242.156364                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 80267.696162                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 80267.824046                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 86242.156364                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 80267.696162                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 80267.824046                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks      9705048                       # number of writebacks
system.cpu.l2cache.writebacks::total          9705048                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst          275                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data      9708832                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      9709107                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst          275                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data      9708832                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      9709107                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst     23625018                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data 776072536011                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 776096161029                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst     23625018                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data 776072536011                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 776096161029                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.793709                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.793713                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.793709                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.793713                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 85909.156364                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 79934.696162                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 79934.865382                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 85909.156364                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 79934.696162                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 79934.865382                       # average overall mshr miss latency
system.cpu.l2cache.replacements               9705048                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks      2993038                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      2993038                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      2993038                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      2993038                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks      9238663                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total      9238663                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks      9238663                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total      9238663                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data         2582                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         2582                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data         2582                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         2582                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       284536                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       284536                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data      2370994                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total      2370994                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data 187306077096                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 187306077096                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data      2655530                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total      2655530                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.892852                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.892852                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 78998.967140                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78998.967140                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data      2370994                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total      2370994                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data 186516536094                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 186516536094                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.892852                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.892852                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78665.967140                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 78665.967140                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data      2238861                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total      2238861                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            3                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst          275                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data      7337838                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      7338118                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst     23716593                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data 591999499971                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 592023216564                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst          275                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      9576699                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      9576979                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.766218                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.766225                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 86242.156364                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 80677.646464                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80677.800025                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          275                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data      7337838                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total      7338113                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     23625018                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 589555999917                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 589579624935                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.766218                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.766224                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 85909.156364                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80344.646464                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80344.854997                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4094.845389                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs           24466792                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs          9709144                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             2.519974                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     18219162241359                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     0.088613                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.001554                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.001168                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     0.194783                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  4094.559271                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.000022                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000048                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.999648                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999718                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          305                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1630                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         2161                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses        401177816                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses       401177816                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 18219162251682                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 329451678207                       # Cumulative time (in ticks) in various power states
system.cpu.thread-7048.numInsts                     0                       # Number of Instructions committed
system.cpu.thread-7048.numOps                       0                       # Number of Ops committed
system.cpu.thread-7048.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             7338118                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       5307358                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       6516494                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           5167239                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2370994                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2370994                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        7338118                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port     29122946                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port   1242485376                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           7286369                       # Total snoops (count)
system.l3bus.snoopTraffic                   135624320                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           17002659                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000000                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.000243                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 17002658    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        1      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total             17002659                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           9702894466                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.9                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6466265262                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.data      2356882                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             2356882                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.data      2356882                       # number of overall hits
system.l3cache.overall_hits::total            2356882                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst          275                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data      7351950                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           7352230                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst          275                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data      7351950                       # number of overall misses
system.l3cache.overall_misses::total          7352230                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst     22524786                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data 704026172250                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 704048697036                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst     22524786                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data 704026172250                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 704048697036                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst          275                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data      9708832                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         9709112                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst          275                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data      9708832                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        9709112                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.757244                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.757251                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.757244                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.757251                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 81908.312727                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 95760.467937                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 95759.884693                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 81908.312727                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 95760.467937                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 95759.884693                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        2119130                       # number of writebacks
system.l3cache.writebacks::total              2119130                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst          275                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data      7351950                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      7352225                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst          275                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data      7351950                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      7352225                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst     20693286                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data 655062185250                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 655082878536                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst     20693286                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data 655062185250                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 655082878536                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.757244                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.757250                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.757244                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.757250                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 75248.312727                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 89100.467937                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 89099.949816                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 75248.312727                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 89100.467937                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 89099.949816                       # average overall mshr miss latency
system.l3cache.replacements                   7286369                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3188228                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3188228                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3188228                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3188228                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      6516494                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      6516494                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      6516494                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      6516494                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data       412403                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           412403                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus.data      1958591                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        1958591                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data 171244415938                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 171244415938                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus.data      2370994                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2370994                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.826063                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.826063                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 87432.453196                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 87432.453196                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data      1958591                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      1958591                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data 158200199878                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 158200199878                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.826063                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.826063                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80772.453196                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 80772.453196                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.data      1944479                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1944479                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst          275                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data      5393359                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      5393639                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst     22524786                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data 532781756312                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 532804281098                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst          275                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data      7337838                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      7338118                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.735007                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.735017                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 81908.312727                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98784.775186                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 98783.823148                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          275                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data      5393359                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      5393634                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     20693286                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 496861985372                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 496882678658                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.735007                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.735016                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 75248.312727                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92124.775186                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 92123.914722                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64612.150663                       # Cycle average of tags in use
system.l3cache.tags.total_refs               12061604                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              9704722                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.242859                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219258625212                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64612.150663                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.985903                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.985903                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        61471                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          278                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          870                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        10320                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        37228                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        12775                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.937973                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            320326066                       # Number of tag accesses
system.l3cache.tags.data_accesses           320326066                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2119130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   7351131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.033898653943                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       130846                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       130846                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14763993                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2000906                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7352225                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2119130                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7352225                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2119130                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    819                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.80                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       264                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7352225                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2119130                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3104700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1830080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  891158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  494859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  332773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  249269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  179680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  119191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   71992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   40746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  22052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  10243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   5965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  48760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  95461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 116640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 124839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 130105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 134122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 137113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 139919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 142199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 143542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 145138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 146141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 145888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 146524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 146753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 143359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   8844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   3919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                    14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                    17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                    24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                    27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                    36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                    37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                    33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                    36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                    37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                    33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                    28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                    23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                    23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                    24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                    21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   295                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       130846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.183643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1684.917085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       130834     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-49151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-90111            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-114687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-155647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-319487            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::475136-483327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        130846                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       130846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195237                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162314                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.013547                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23        130483     99.72%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31           253      0.19%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            57      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            20      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            12      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1008-1015            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        130846                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   52416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               470542400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            135624320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1428.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    411.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  329444934957                       # Total gap between requests
system.mem_ctrls.avgGap                      34783.29                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        17600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data    470472384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    135621248                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 53422.096759439672                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1428046660.266605377197                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 411657467.800679743290                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          275                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data      7351950                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2119130                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     10376540                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data 379345678011                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17360285840136                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     37732.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     51597.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8192175.96                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        17600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data    470524800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     470542720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        17792                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    135624320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    135624320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          275                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data      7351950                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        7352230                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2119130                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2119130                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst          583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data          389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        53422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1428205761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1428260154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst          583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        53422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        54005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    411666792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       411666792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    411666792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst          583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data          389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        53422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1428205761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1839926947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              7351406                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2119082                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       221520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       220956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       233865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       236074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       237281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       230189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       230310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       224413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       230637                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       227290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       228430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       231117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       232803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       239190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       239819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       227582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       229207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       229401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       231735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       232297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       229239                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       229992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       229190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       227735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       235822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       231144                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       227887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       223646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       222969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       225985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       228273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       225408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        65182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        65552                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        67952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        68158                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        68495                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        66553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        65660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        63550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        64718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        64904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        64874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        65367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        66747                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        68321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        68214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        65824                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        65756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        65845                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        66214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        66644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        66365                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        66265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        66091                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        66004                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        67798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        66977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        66736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        64970                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        65032                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        65219                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        67303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        65792                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            250765260799                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           24494884792                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       379356054551                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34111.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51603.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4256762                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             557634                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.90                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           26.31                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      4656092                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.175957                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.632681                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   167.922193                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      3149464     67.64%     67.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      1015147     21.80%     89.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       199404      4.28%     93.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        80993      1.74%     95.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        52736      1.13%     96.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        33577      0.72%     97.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        26701      0.57%     97.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        18397      0.40%     98.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        79673      1.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      4656092                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             470489984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          135621248                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1428.100082                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              411.657468                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    9.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    14521196237.183931                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    19305744228.152729                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   30922342561.419743                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  7964561220.669516                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 117455085989.115173                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 265855234184.335907                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 10793056153.959644                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  466817220575.144897                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1416.951973                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  14045618514                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  29673700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 285732359693                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5393639                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2119130                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5167239                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1958591                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1958591                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        5393639                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     21990829                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     21990829                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               21990829                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    606167040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    606167040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               606167040                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7352230                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7352230    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7352230                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          7697471451                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13459978586                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        36384248                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     33947907                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       598073                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     19707257                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        19701958                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.973111                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          919622                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       915012                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       902573                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        12439                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          237                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    132507454                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       597800                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    971151945                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.460270                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.643858                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0    865535651     89.12%     89.12% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     37047905      3.81%     92.94% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      4999237      0.51%     93.45% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      8975659      0.92%     94.38% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4     10591248      1.09%     95.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      3222651      0.33%     95.80% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      3871784      0.40%     96.20% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      3952326      0.41%     96.61% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     32955484      3.39%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    971151945                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      446992461                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs           107949233                       # Number of memory references committed
system.switch_cpus.commit.loads              80236818                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                 100                       # Number of memory barriers committed
system.switch_cpus.commit.branches           23624370                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating          287099958                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           242688571                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        836070                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    187368582     41.92%     41.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd     72687810     16.26%     58.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     28564339      6.39%     64.64% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp     29489018      6.60%     71.24% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt      5675782      1.27%     72.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     14936528      3.34%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     16946956      3.79%     79.64% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      7929920      1.77%     81.42% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead     63289862     14.16%     95.57% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    446992461                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     32955484                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles         15008271                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     890572254                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          53228446                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      28826931                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        1680779                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     17558220                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           390                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      623209647                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          2402                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses           124131053                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            65019856                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses               2728205                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                329627                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles       829019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              357636735                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            36384248                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     21524153                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             986804314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         3362302                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          106                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles         2106                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines          45922190                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    989316696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.691431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.087714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        875773989     88.52%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          4765745      0.48%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         12716080      1.29%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          7441232      0.75%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          6524597      0.66%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         10208603      1.03%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          6330519      0.64%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          8048879      0.81%     94.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         57507052      5.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    989316696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.036776                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.361489                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            45922376                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   215                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18548613929889                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1070580                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        35628972                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         1353                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         7357                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       38785941                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads      7740072                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           3432                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 329451688863                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        1680779                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         26322916                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles       518042039                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          68959759                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles     374311188                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      609240380                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       6612363                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       88688835                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      171261189                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      167655849                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    621409855                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          1455254629                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        603723612                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         384876172                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     472517898                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        148891857                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         160457967                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads               1503687784                       # The number of ROB reads
system.switch_cpus.rob.writes              1177173132                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           446992461                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
