
Loading design for application trce from file ble_tx_impl1.ncd.
Design name: topModule
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-25F
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.33.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Wed May 22 17:59:45 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ble_tx_impl1.twr -gui -msgset C:/work/tinysdr_fpga_ble_tx/promote.xml ble_tx_impl1.ncd ble_tx_impl1.prf 
Design file:     ble_tx_impl1.ncd
Preference file: ble_tx_impl1.prf
Device,speed:    LFE5U-25F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

33 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;
            216 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.371ns (weighted slack = 2.742ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/FSK_Q__i7  (from top_test2_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               3.426ns  (39.5% logic, 60.5% route), 4 logic levels.

 Constraint Details:

      3.426ns physical path delay fskModule_0/SLICE_75 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 1.371ns

 Physical Path Details:

      Data path fskModule_0/SLICE_75 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R33C32C.CLK to     R33C32C.Q0 fskModule_0/SLICE_75 (from top_test2_c)
ROUTE         2     0.986     R33C32C.Q0 to     R34C32B.A0 fskModule_Q_7
CTOOFX_DEL  ---     0.398     R34C32B.A0 to   R34C32B.OFX0 IQSerializer_0/i5138/SLICE_179
ROUTE         1     0.711   R34C32B.OFX0 to     R35C31D.D1 IQSerializer_0/n6590
CTOF_DEL    ---     0.234     R35C31D.D1 to     R35C31D.F1 IQSerializer_0/SLICE_27
ROUTE         1     0.375     R35C31D.F1 to     R35C31D.D0 IQSerializer_0/n6435
CTOF_DEL    ---     0.234     R35C31D.D0 to     R35C31D.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R35C31D.F0 to    R35C31D.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    3.426   (39.5% logic, 60.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to fskModule_0/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165
ROUTE        94     2.725     R38C31A.Q0 to    R33C32C.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R35C31D.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.568ns (weighted slack = 3.136ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/FSK_Q__i2  (from top_test2_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               3.229ns  (41.8% logic, 58.2% route), 4 logic levels.

 Constraint Details:

      3.229ns physical path delay fskModule_0/SLICE_73 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 1.568ns

 Physical Path Details:

      Data path fskModule_0/SLICE_73 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.485    R33C32B.CLK to     R33C32B.Q1 fskModule_0/SLICE_73 (from top_test2_c)
ROUTE         2     0.792     R33C32B.Q1 to     R34C32B.B1 fskModule_Q_2
CTOOFX_DEL  ---     0.398     R34C32B.B1 to   R34C32B.OFX0 IQSerializer_0/i5138/SLICE_179
ROUTE         1     0.711   R34C32B.OFX0 to     R35C31D.D1 IQSerializer_0/n6590
CTOF_DEL    ---     0.234     R35C31D.D1 to     R35C31D.F1 IQSerializer_0/SLICE_27
ROUTE         1     0.375     R35C31D.F1 to     R35C31D.D0 IQSerializer_0/n6435
CTOF_DEL    ---     0.234     R35C31D.D0 to     R35C31D.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R35C31D.F0 to    R35C31D.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    3.229   (41.8% logic, 58.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to fskModule_0/SLICE_73:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165
ROUTE        94     2.725     R38C31A.Q0 to    R33C32B.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R35C31D.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.601ns (weighted slack = 3.202ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/start_57  (from top_test2_c +)
   Destination:    FF         Data in        IQSerializer_0/QCounter_964__i2  (to serial_clk_c -)
                   FF                        IQSerializer_0/QCounter_964__i1

   Delay:               2.509ns  (30.1% logic, 69.9% route), 2 logic levels.

 Constraint Details:

      2.509ns physical path delay SLICE_34 to SLICE_35 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
      0.455ns LSR_SET requirement (totaling 4.110ns) by 1.601ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R35C22A.CLK to     R35C22A.Q0 SLICE_34 (from top_test2_c)
ROUTE         7     1.380     R35C22A.Q0 to     R35C32B.B0 IQSerializer_start
CTOF_DEL    ---     0.234     R35C32B.B0 to     R35C32B.F0 IQSerializer_0/SLICE_265
ROUTE         2     0.373     R35C32B.F0 to    R35C32D.LSR IQSerializer_0/n3024 (to serial_clk_c)
                  --------
                    2.509   (30.1% logic, 69.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165
ROUTE        94     2.725     R38C31A.Q0 to    R35C22A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R35C32D.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.601ns (weighted slack = 3.202ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/start_57  (from top_test2_c +)
   Destination:    FF         Data in        IQSerializer_0/QCounter_964__i3  (to serial_clk_c -)

   Delay:               2.509ns  (30.1% logic, 69.9% route), 2 logic levels.

 Constraint Details:

      2.509ns physical path delay SLICE_34 to SLICE_36 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
      0.455ns LSR_SET requirement (totaling 4.110ns) by 1.601ns

 Physical Path Details:

      Data path SLICE_34 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R35C22A.CLK to     R35C22A.Q0 SLICE_34 (from top_test2_c)
ROUTE         7     1.380     R35C22A.Q0 to     R35C32B.B0 IQSerializer_start
CTOF_DEL    ---     0.234     R35C32B.B0 to     R35C32B.F0 IQSerializer_0/SLICE_265
ROUTE         2     0.373     R35C32B.F0 to    R35C32C.LSR IQSerializer_0/n3024 (to serial_clk_c)
                  --------
                    2.509   (30.1% logic, 69.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165
ROUTE        94     2.725     R38C31A.Q0 to    R35C22A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R35C32C.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.656ns (weighted slack = 3.312ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/FSK_I__i2  (from top_test2_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               3.141ns  (43.0% logic, 57.0% route), 4 logic levels.

 Constraint Details:

      3.141ns physical path delay fskModule_0/SLICE_70 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 1.656ns

 Physical Path Details:

      Data path fskModule_0/SLICE_70 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.485    R34C30B.CLK to     R34C30B.Q1 fskModule_0/SLICE_70 (from top_test2_c)
ROUTE         3     0.798     R34C30B.Q1 to     R35C30A.B1 fskModule_I_2
CTOOFX_DEL  ---     0.398     R35C30A.B1 to   R35C30A.OFX0 IQSerializer_0/i5136/SLICE_180
ROUTE         1     0.617   R35C30A.OFX0 to     R35C31D.C1 IQSerializer_0/n6587
CTOF_DEL    ---     0.234     R35C31D.C1 to     R35C31D.F1 IQSerializer_0/SLICE_27
ROUTE         1     0.375     R35C31D.F1 to     R35C31D.D0 IQSerializer_0/n6435
CTOF_DEL    ---     0.234     R35C31D.D0 to     R35C31D.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R35C31D.F0 to    R35C31D.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    3.141   (43.0% logic, 57.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to fskModule_0/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165
ROUTE        94     2.725     R38C31A.Q0 to    R34C30B.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R35C31D.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.656ns (weighted slack = 3.312ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/FSK_I__i2  (from top_test2_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               3.141ns  (43.0% logic, 57.0% route), 4 logic levels.

 Constraint Details:

      3.141ns physical path delay fskModule_0/SLICE_70 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 1.656ns

 Physical Path Details:

      Data path fskModule_0/SLICE_70 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.485    R34C30B.CLK to     R34C30B.Q1 fskModule_0/SLICE_70 (from top_test2_c)
ROUTE         3     0.798     R34C30B.Q1 to     R35C30A.B0 fskModule_I_2
CTOOFX_DEL  ---     0.398     R35C30A.B0 to   R35C30A.OFX0 IQSerializer_0/i5136/SLICE_180
ROUTE         1     0.617   R35C30A.OFX0 to     R35C31D.C1 IQSerializer_0/n6587
CTOF_DEL    ---     0.234     R35C31D.C1 to     R35C31D.F1 IQSerializer_0/SLICE_27
ROUTE         1     0.375     R35C31D.F1 to     R35C31D.D0 IQSerializer_0/n6435
CTOF_DEL    ---     0.234     R35C31D.D0 to     R35C31D.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R35C31D.F0 to    R35C31D.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    3.141   (43.0% logic, 57.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to fskModule_0/SLICE_70:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165
ROUTE        94     2.725     R38C31A.Q0 to    R34C30B.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R35C31D.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.709ns (weighted slack = 3.418ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/start_57  (from top_test2_c +)
   Destination:    FF         Data in        IQSerializer_0/ICounter_971__i3  (to serial_clk_c -)

   Delay:               2.401ns  (31.5% logic, 68.5% route), 2 logic levels.

 Constraint Details:

      2.401ns physical path delay SLICE_34 to IQSerializer_0/SLICE_30 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
      0.455ns LSR_SET requirement (totaling 4.110ns) by 1.709ns

 Physical Path Details:

      Data path SLICE_34 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R35C22A.CLK to     R35C22A.Q0 SLICE_34 (from top_test2_c)
ROUTE         7     1.049     R35C22A.Q0 to     R35C29C.B0 IQSerializer_start
CTOF_DEL    ---     0.234     R35C29C.B0 to     R35C29C.F0 IQSerializer_0/SLICE_264
ROUTE         2     0.596     R35C29C.F0 to    R35C30C.LSR IQSerializer_0/n2996 (to serial_clk_c)
                  --------
                    2.401   (31.5% logic, 68.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165
ROUTE        94     2.725     R38C31A.Q0 to    R35C22A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R35C30C.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.709ns (weighted slack = 3.418ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/start_57  (from top_test2_c +)
   Destination:    FF         Data in        IQSerializer_0/ICounter_971__i2  (to serial_clk_c -)
                   FF                        IQSerializer_0/ICounter_971__i1

   Delay:               2.401ns  (31.5% logic, 68.5% route), 2 logic levels.

 Constraint Details:

      2.401ns physical path delay SLICE_34 to IQSerializer_0/SLICE_29 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
      0.455ns LSR_SET requirement (totaling 4.110ns) by 1.709ns

 Physical Path Details:

      Data path SLICE_34 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R35C22A.CLK to     R35C22A.Q0 SLICE_34 (from top_test2_c)
ROUTE         7     1.049     R35C22A.Q0 to     R35C29C.B0 IQSerializer_start
CTOF_DEL    ---     0.234     R35C29C.B0 to     R35C29C.F0 IQSerializer_0/SLICE_264
ROUTE         2     0.596     R35C29C.F0 to    R35C30D.LSR IQSerializer_0/n2996 (to serial_clk_c)
                  --------
                    2.401   (31.5% logic, 68.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165
ROUTE        94     2.725     R38C31A.Q0 to    R35C22A.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R35C30D.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.730ns (weighted slack = 3.460ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/FSK_Q__i6  (from top_test2_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               3.067ns  (44.0% logic, 56.0% route), 4 logic levels.

 Constraint Details:

      3.067ns physical path delay fskModule_0/SLICE_74 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 1.730ns

 Physical Path Details:

      Data path fskModule_0/SLICE_74 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.485    R34C33B.CLK to     R34C33B.Q1 fskModule_0/SLICE_74 (from top_test2_c)
ROUTE         2     0.630     R34C33B.Q1 to     R34C32B.C0 fskModule_Q_6
CTOOFX_DEL  ---     0.398     R34C32B.C0 to   R34C32B.OFX0 IQSerializer_0/i5138/SLICE_179
ROUTE         1     0.711   R34C32B.OFX0 to     R35C31D.D1 IQSerializer_0/n6590
CTOF_DEL    ---     0.234     R35C31D.D1 to     R35C31D.F1 IQSerializer_0/SLICE_27
ROUTE         1     0.375     R35C31D.F1 to     R35C31D.D0 IQSerializer_0/n6435
CTOF_DEL    ---     0.234     R35C31D.D0 to     R35C31D.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R35C31D.F0 to    R35C31D.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    3.067   (44.0% logic, 56.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to fskModule_0/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165
ROUTE        94     2.725     R38C31A.Q0 to    R34C33B.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R35C31D.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 1.824ns (weighted slack = 3.648ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fskModule_0/FSK_I__i11  (from top_test2_c -)
   Destination:    FF         Data in        IQSerializer_0/DEDFF_0/neg_edge_15  (to serial_clk_c -)

   Delay:               2.973ns  (45.5% logic, 54.5% route), 4 logic levels.

 Constraint Details:

      2.973ns physical path delay fskModule_0/SLICE_72 to IQSerializer_0/SLICE_27 meets
      7.812ns delay constraint less
      3.247ns skew and
      0.000ns feedback compensation and
     -0.232ns DIN_SET requirement (totaling 4.797ns) by 1.824ns

 Physical Path Details:

      Data path fskModule_0/SLICE_72 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.488    R34C30D.CLK to     R34C30D.Q0 fskModule_0/SLICE_72 (from top_test2_c)
ROUTE         3     0.627     R34C30D.Q0 to     R35C30A.C1 fskModule_I_11
CTOOFX_DEL  ---     0.398     R35C30A.C1 to   R35C30A.OFX0 IQSerializer_0/i5136/SLICE_180
ROUTE         1     0.617   R35C30A.OFX0 to     R35C31D.C1 IQSerializer_0/n6587
CTOF_DEL    ---     0.234     R35C31D.C1 to     R35C31D.F1 IQSerializer_0/SLICE_27
ROUTE         1     0.375     R35C31D.F1 to     R35C31D.D0 IQSerializer_0/n6435
CTOF_DEL    ---     0.234     R35C31D.D0 to     R35C31D.F0 IQSerializer_0/SLICE_27
ROUTE         1     0.000     R35C31D.F0 to    R35C31D.DI0 IQSerializer_0/DEDFF_0/Q2 (to serial_clk_c)
                  --------
                    2.973   (45.5% logic, 54.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_287 to fskModule_0/SLICE_72:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165
ROUTE        94     2.725     R38C31A.Q0 to    R34C30D.CLK top_test2_c
                  --------
                    6.092   (8.6% logic, 91.4% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path SLICE_287 to IQSerializer_0/SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         2     0.704      R48C2A.F0 to *EFCS_BL0.CLK0 GND_net
CLK0OUT_DE  ---     0.000 *EFCS_BL0.CLK0 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R35C31D.CLK serial_clk_c
                  --------
                    2.845   (0.0% logic, 100.0% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

Report:   77.628MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "pll_clko_I_0/CLKIt" 32.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: PERIOD PORT "top_clk" 31.250000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.448ns (weighted slack = 8.896ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_967__i1  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_reset  (to top_test0_c -)

   Delay:              14.542ns  (22.4% logic, 77.6% route), 12 logic levels.

 Constraint Details:

     14.542ns physical path delay clockDivider_0/SLICE_25 to spi_0/spi_slave_0/SLICE_142 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 4.448ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_25 to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C22B.CLK to     R32C22B.Q0 clockDivider_0/SLICE_25 (from serial_clk_c)
ROUTE         2     1.209     R32C22B.Q0 to     R32C23B.B1 clockDivider_0/lockCounter_1
CTOF_DEL    ---     0.234     R32C23B.B1 to     R32C23B.F1 clockDivider_0/SLICE_225
ROUTE         1     0.833     R32C23B.F1 to     R32C23C.D1 clockDivider_0/n12
CTOF_DEL    ---     0.234     R32C23C.D1 to     R32C23C.F1 clockDivider_0/SLICE_208
ROUTE         2     1.738     R32C23C.F1 to     R35C23C.C0 clockDivider_0/n6551
CTOF_DEL    ---     0.234     R35C23C.C0 to     R35C23C.F0 clockDivider_0/SLICE_193
ROUTE        10     1.347     R35C23C.F0 to     R35C22A.C0 clockDivider_0/n2959
CTOF_DEL    ---     0.234     R35C22A.C0 to     R35C22A.F0 SLICE_34
ROUTE        21     0.210     R35C22A.F0 to     R35C22B.D0 clk_N_219_enable_26
CTOOFX_DEL  ---     0.398     R35C22B.D0 to   R35C22B.OFX0 spi_ctrl_0/i5140/SLICE_176
ROUTE         4     1.109   R35C22B.OFX0 to     R34C25D.D0 spi_rx_req
CTOF_DEL    ---     0.234     R34C25D.D0 to     R34C25D.F0 spi_0/spi_slave_0/SLICE_279
ROUTE         6     1.282     R34C25D.F0 to     R33C27B.C0 spi_0/spi_slave_0/n6564
CTOF_DEL    ---     0.234     R33C27B.C0 to     R33C27B.F0 SLICE_43
ROUTE         5     0.659     R33C27B.F0 to     R34C25A.D0 spi_rx_data_0
CTOF_DEL    ---     0.234     R34C25A.D0 to     R34C25A.F0 SLICE_187
ROUTE         4     0.766     R34C25A.F0 to     R34C25C.B1 spi_tx_data_0
CTOF_DEL    ---     0.234     R34C25C.B1 to     R34C25C.F1 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.577     R34C25C.F1 to     R34C25C.A0 spi_0/spi_slave_0/n6898
CTOF_DEL    ---     0.234     R34C25C.A0 to     R34C25C.F0 spi_0/spi_slave_0/SLICE_196
ROUTE         2     1.162     R34C25C.F0 to     R38C25A.A0 spi_0/spi_slave_0/tx_buf_0
CTOF_DEL    ---     0.234     R38C25A.A0 to     R38C25A.F0 spi_0/spi_slave_0/SLICE_141
ROUTE         2     0.390     R38C25A.F0 to     R38C25B.M0 spi_0/spi_slave_0/n15 (to top_test0_c)
                  --------
                   14.542   (22.4% logic, 77.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R32C22B.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     2.716     R38C32A.Q0 to    R38C25B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.577ns (weighted slack = 9.154ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_967__i1  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_set  (to top_test0_c -)

   Delay:              13.459ns  (20.7% logic, 79.3% route), 10 logic levels.

 Constraint Details:

     13.459ns physical path delay clockDivider_0/SLICE_25 to spi_0/spi_slave_0/SLICE_141 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
      0.827ns LSRREC_SET requirement (totaling 18.036ns) by 4.577ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_25 to spi_0/spi_slave_0/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C22B.CLK to     R32C22B.Q0 clockDivider_0/SLICE_25 (from serial_clk_c)
ROUTE         2     1.209     R32C22B.Q0 to     R32C23B.B1 clockDivider_0/lockCounter_1
CTOF_DEL    ---     0.234     R32C23B.B1 to     R32C23B.F1 clockDivider_0/SLICE_225
ROUTE         1     0.833     R32C23B.F1 to     R32C23C.D1 clockDivider_0/n12
CTOF_DEL    ---     0.234     R32C23C.D1 to     R32C23C.F1 clockDivider_0/SLICE_208
ROUTE         2     1.738     R32C23C.F1 to     R35C23C.C0 clockDivider_0/n6551
CTOF_DEL    ---     0.234     R35C23C.C0 to     R35C23C.F0 clockDivider_0/SLICE_193
ROUTE        10     1.347     R35C23C.F0 to     R35C22A.C0 clockDivider_0/n2959
CTOF_DEL    ---     0.234     R35C22A.C0 to     R35C22A.F0 SLICE_34
ROUTE        21     0.210     R35C22A.F0 to     R35C22B.D0 clk_N_219_enable_26
CTOOFX_DEL  ---     0.398     R35C22B.D0 to   R35C22B.OFX0 spi_ctrl_0/i5140/SLICE_176
ROUTE         4     1.109   R35C22B.OFX0 to     R34C25D.D0 spi_rx_req
CTOF_DEL    ---     0.234     R34C25D.D0 to     R34C25D.F0 spi_0/spi_slave_0/SLICE_279
ROUTE         6     1.282     R34C25D.F0 to     R33C27B.C1 spi_0/spi_slave_0/n6564
CTOF_DEL    ---     0.234     R33C27B.C1 to     R33C27B.F1 SLICE_43
ROUTE         5     1.219     R33C27B.F1 to     R35C25B.A0 spi_rx_data_1
CTOF_DEL    ---     0.234     R35C25B.A0 to     R35C25B.F0 SLICE_189
ROUTE         4     0.782     R35C25B.F0 to     R35C25D.A0 spi_tx_data_1
CTOF_DEL    ---     0.234     R35C25D.A0 to     R35C25D.F0 spi_0/spi_slave_0/SLICE_219
ROUTE         1     0.938     R35C25D.F0 to    R38C25A.LSR spi_0/spi_slave_0/n6544 (to top_test0_c)
                  --------
                   13.459   (20.7% logic, 79.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R32C22B.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     2.716     R38C32A.Q0 to    R38C25A.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.577ns (weighted slack = 9.154ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_967__i1  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_reset  (to top_test0_c -)

   Delay:              13.459ns  (20.7% logic, 79.3% route), 10 logic levels.

 Constraint Details:

     13.459ns physical path delay clockDivider_0/SLICE_25 to spi_0/spi_slave_0/SLICE_142 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
      0.827ns LSRREC_SET requirement (totaling 18.036ns) by 4.577ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_25 to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C22B.CLK to     R32C22B.Q0 clockDivider_0/SLICE_25 (from serial_clk_c)
ROUTE         2     1.209     R32C22B.Q0 to     R32C23B.B1 clockDivider_0/lockCounter_1
CTOF_DEL    ---     0.234     R32C23B.B1 to     R32C23B.F1 clockDivider_0/SLICE_225
ROUTE         1     0.833     R32C23B.F1 to     R32C23C.D1 clockDivider_0/n12
CTOF_DEL    ---     0.234     R32C23C.D1 to     R32C23C.F1 clockDivider_0/SLICE_208
ROUTE         2     1.738     R32C23C.F1 to     R35C23C.C0 clockDivider_0/n6551
CTOF_DEL    ---     0.234     R35C23C.C0 to     R35C23C.F0 clockDivider_0/SLICE_193
ROUTE        10     1.347     R35C23C.F0 to     R35C22A.C0 clockDivider_0/n2959
CTOF_DEL    ---     0.234     R35C22A.C0 to     R35C22A.F0 SLICE_34
ROUTE        21     0.210     R35C22A.F0 to     R35C22B.D0 clk_N_219_enable_26
CTOOFX_DEL  ---     0.398     R35C22B.D0 to   R35C22B.OFX0 spi_ctrl_0/i5140/SLICE_176
ROUTE         4     1.109   R35C22B.OFX0 to     R34C25D.D0 spi_rx_req
CTOF_DEL    ---     0.234     R34C25D.D0 to     R34C25D.F0 spi_0/spi_slave_0/SLICE_279
ROUTE         6     1.282     R34C25D.F0 to     R33C27B.C1 spi_0/spi_slave_0/n6564
CTOF_DEL    ---     0.234     R33C27B.C1 to     R33C27B.F1 SLICE_43
ROUTE         5     1.219     R33C27B.F1 to     R35C25B.A0 spi_rx_data_1
CTOF_DEL    ---     0.234     R35C25B.A0 to     R35C25B.F0 SLICE_189
ROUTE         4     0.782     R35C25B.F0 to     R35C25D.A1 spi_tx_data_1
CTOF_DEL    ---     0.234     R35C25D.A1 to     R35C25D.F1 spi_0/spi_slave_0/SLICE_219
ROUTE         1     0.938     R35C25D.F1 to    R38C25B.LSR spi_0/spi_slave_0/n6546 (to top_test0_c)
                  --------
                   13.459   (20.7% logic, 79.3% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R32C22B.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     2.716     R38C32A.Q0 to    R38C25B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.601ns (weighted slack = 9.202ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_967__i5  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_reset  (to top_test0_c -)

   Delay:              14.389ns  (22.7% logic, 77.3% route), 12 logic levels.

 Constraint Details:

     14.389ns physical path delay clockDivider_0/SLICE_23 to spi_0/spi_slave_0/SLICE_142 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 4.601ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_23 to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C22D.CLK to     R32C22D.Q0 clockDivider_0/SLICE_23 (from serial_clk_c)
ROUTE         2     1.056     R32C22D.Q0 to     R32C23B.C1 clockDivider_0/lockCounter_5
CTOF_DEL    ---     0.234     R32C23B.C1 to     R32C23B.F1 clockDivider_0/SLICE_225
ROUTE         1     0.833     R32C23B.F1 to     R32C23C.D1 clockDivider_0/n12
CTOF_DEL    ---     0.234     R32C23C.D1 to     R32C23C.F1 clockDivider_0/SLICE_208
ROUTE         2     1.738     R32C23C.F1 to     R35C23C.C0 clockDivider_0/n6551
CTOF_DEL    ---     0.234     R35C23C.C0 to     R35C23C.F0 clockDivider_0/SLICE_193
ROUTE        10     1.347     R35C23C.F0 to     R35C22A.C0 clockDivider_0/n2959
CTOF_DEL    ---     0.234     R35C22A.C0 to     R35C22A.F0 SLICE_34
ROUTE        21     0.210     R35C22A.F0 to     R35C22B.D0 clk_N_219_enable_26
CTOOFX_DEL  ---     0.398     R35C22B.D0 to   R35C22B.OFX0 spi_ctrl_0/i5140/SLICE_176
ROUTE         4     1.109   R35C22B.OFX0 to     R34C25D.D0 spi_rx_req
CTOF_DEL    ---     0.234     R34C25D.D0 to     R34C25D.F0 spi_0/spi_slave_0/SLICE_279
ROUTE         6     1.282     R34C25D.F0 to     R33C27B.C0 spi_0/spi_slave_0/n6564
CTOF_DEL    ---     0.234     R33C27B.C0 to     R33C27B.F0 SLICE_43
ROUTE         5     0.659     R33C27B.F0 to     R34C25A.D0 spi_rx_data_0
CTOF_DEL    ---     0.234     R34C25A.D0 to     R34C25A.F0 SLICE_187
ROUTE         4     0.766     R34C25A.F0 to     R34C25C.B1 spi_tx_data_0
CTOF_DEL    ---     0.234     R34C25C.B1 to     R34C25C.F1 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.577     R34C25C.F1 to     R34C25C.A0 spi_0/spi_slave_0/n6898
CTOF_DEL    ---     0.234     R34C25C.A0 to     R34C25C.F0 spi_0/spi_slave_0/SLICE_196
ROUTE         2     1.162     R34C25C.F0 to     R38C25A.A0 spi_0/spi_slave_0/tx_buf_0
CTOF_DEL    ---     0.234     R38C25A.A0 to     R38C25A.F0 spi_0/spi_slave_0/SLICE_141
ROUTE         2     0.390     R38C25A.F0 to     R38C25B.M0 spi_0/spi_slave_0/n15 (to top_test0_c)
                  --------
                   14.389   (22.7% logic, 77.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R32C22D.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     2.716     R38C32A.Q0 to    R38C25B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.676ns (weighted slack = 9.352ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_967__i3  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_reset  (to top_test0_c -)

   Delay:              14.314ns  (22.8% logic, 77.2% route), 12 logic levels.

 Constraint Details:

     14.314ns physical path delay clockDivider_0/SLICE_24 to spi_0/spi_slave_0/SLICE_142 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 4.676ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_24 to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C22C.CLK to     R32C22C.Q0 clockDivider_0/SLICE_24 (from serial_clk_c)
ROUTE         2     0.981     R32C22C.Q0 to     R32C23B.A1 clockDivider_0/lockCounter_3
CTOF_DEL    ---     0.234     R32C23B.A1 to     R32C23B.F1 clockDivider_0/SLICE_225
ROUTE         1     0.833     R32C23B.F1 to     R32C23C.D1 clockDivider_0/n12
CTOF_DEL    ---     0.234     R32C23C.D1 to     R32C23C.F1 clockDivider_0/SLICE_208
ROUTE         2     1.738     R32C23C.F1 to     R35C23C.C0 clockDivider_0/n6551
CTOF_DEL    ---     0.234     R35C23C.C0 to     R35C23C.F0 clockDivider_0/SLICE_193
ROUTE        10     1.347     R35C23C.F0 to     R35C22A.C0 clockDivider_0/n2959
CTOF_DEL    ---     0.234     R35C22A.C0 to     R35C22A.F0 SLICE_34
ROUTE        21     0.210     R35C22A.F0 to     R35C22B.D0 clk_N_219_enable_26
CTOOFX_DEL  ---     0.398     R35C22B.D0 to   R35C22B.OFX0 spi_ctrl_0/i5140/SLICE_176
ROUTE         4     1.109   R35C22B.OFX0 to     R34C25D.D0 spi_rx_req
CTOF_DEL    ---     0.234     R34C25D.D0 to     R34C25D.F0 spi_0/spi_slave_0/SLICE_279
ROUTE         6     1.282     R34C25D.F0 to     R33C27B.C0 spi_0/spi_slave_0/n6564
CTOF_DEL    ---     0.234     R33C27B.C0 to     R33C27B.F0 SLICE_43
ROUTE         5     0.659     R33C27B.F0 to     R34C25A.D0 spi_rx_data_0
CTOF_DEL    ---     0.234     R34C25A.D0 to     R34C25A.F0 SLICE_187
ROUTE         4     0.766     R34C25A.F0 to     R34C25C.B1 spi_tx_data_0
CTOF_DEL    ---     0.234     R34C25C.B1 to     R34C25C.F1 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.577     R34C25C.F1 to     R34C25C.A0 spi_0/spi_slave_0/n6898
CTOF_DEL    ---     0.234     R34C25C.A0 to     R34C25C.F0 spi_0/spi_slave_0/SLICE_196
ROUTE         2     1.162     R34C25C.F0 to     R38C25A.A0 spi_0/spi_slave_0/tx_buf_0
CTOF_DEL    ---     0.234     R38C25A.A0 to     R38C25A.F0 spi_0/spi_slave_0/SLICE_141
ROUTE         2     0.390     R38C25A.F0 to     R38C25B.M0 spi_0/spi_slave_0/n15 (to top_test0_c)
                  --------
                   14.314   (22.8% logic, 77.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R32C22C.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     2.716     R38C32A.Q0 to    R38C25B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.730ns (weighted slack = 9.460ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_967__i5  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_set  (to top_test0_c -)

   Delay:              13.306ns  (21.0% logic, 79.0% route), 10 logic levels.

 Constraint Details:

     13.306ns physical path delay clockDivider_0/SLICE_23 to spi_0/spi_slave_0/SLICE_141 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
      0.827ns LSRREC_SET requirement (totaling 18.036ns) by 4.730ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_23 to spi_0/spi_slave_0/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C22D.CLK to     R32C22D.Q0 clockDivider_0/SLICE_23 (from serial_clk_c)
ROUTE         2     1.056     R32C22D.Q0 to     R32C23B.C1 clockDivider_0/lockCounter_5
CTOF_DEL    ---     0.234     R32C23B.C1 to     R32C23B.F1 clockDivider_0/SLICE_225
ROUTE         1     0.833     R32C23B.F1 to     R32C23C.D1 clockDivider_0/n12
CTOF_DEL    ---     0.234     R32C23C.D1 to     R32C23C.F1 clockDivider_0/SLICE_208
ROUTE         2     1.738     R32C23C.F1 to     R35C23C.C0 clockDivider_0/n6551
CTOF_DEL    ---     0.234     R35C23C.C0 to     R35C23C.F0 clockDivider_0/SLICE_193
ROUTE        10     1.347     R35C23C.F0 to     R35C22A.C0 clockDivider_0/n2959
CTOF_DEL    ---     0.234     R35C22A.C0 to     R35C22A.F0 SLICE_34
ROUTE        21     0.210     R35C22A.F0 to     R35C22B.D0 clk_N_219_enable_26
CTOOFX_DEL  ---     0.398     R35C22B.D0 to   R35C22B.OFX0 spi_ctrl_0/i5140/SLICE_176
ROUTE         4     1.109   R35C22B.OFX0 to     R34C25D.D0 spi_rx_req
CTOF_DEL    ---     0.234     R34C25D.D0 to     R34C25D.F0 spi_0/spi_slave_0/SLICE_279
ROUTE         6     1.282     R34C25D.F0 to     R33C27B.C1 spi_0/spi_slave_0/n6564
CTOF_DEL    ---     0.234     R33C27B.C1 to     R33C27B.F1 SLICE_43
ROUTE         5     1.219     R33C27B.F1 to     R35C25B.A0 spi_rx_data_1
CTOF_DEL    ---     0.234     R35C25B.A0 to     R35C25B.F0 SLICE_189
ROUTE         4     0.782     R35C25B.F0 to     R35C25D.A0 spi_tx_data_1
CTOF_DEL    ---     0.234     R35C25D.A0 to     R35C25D.F0 spi_0/spi_slave_0/SLICE_219
ROUTE         1     0.938     R35C25D.F0 to    R38C25A.LSR spi_0/spi_slave_0/n6544 (to top_test0_c)
                  --------
                   13.306   (21.0% logic, 79.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R32C22D.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     2.716     R38C32A.Q0 to    R38C25A.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.730ns (weighted slack = 9.460ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_967__i5  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_reset  (to top_test0_c -)

   Delay:              13.306ns  (21.0% logic, 79.0% route), 10 logic levels.

 Constraint Details:

     13.306ns physical path delay clockDivider_0/SLICE_23 to spi_0/spi_slave_0/SLICE_142 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
      0.827ns LSRREC_SET requirement (totaling 18.036ns) by 4.730ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_23 to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C22D.CLK to     R32C22D.Q0 clockDivider_0/SLICE_23 (from serial_clk_c)
ROUTE         2     1.056     R32C22D.Q0 to     R32C23B.C1 clockDivider_0/lockCounter_5
CTOF_DEL    ---     0.234     R32C23B.C1 to     R32C23B.F1 clockDivider_0/SLICE_225
ROUTE         1     0.833     R32C23B.F1 to     R32C23C.D1 clockDivider_0/n12
CTOF_DEL    ---     0.234     R32C23C.D1 to     R32C23C.F1 clockDivider_0/SLICE_208
ROUTE         2     1.738     R32C23C.F1 to     R35C23C.C0 clockDivider_0/n6551
CTOF_DEL    ---     0.234     R35C23C.C0 to     R35C23C.F0 clockDivider_0/SLICE_193
ROUTE        10     1.347     R35C23C.F0 to     R35C22A.C0 clockDivider_0/n2959
CTOF_DEL    ---     0.234     R35C22A.C0 to     R35C22A.F0 SLICE_34
ROUTE        21     0.210     R35C22A.F0 to     R35C22B.D0 clk_N_219_enable_26
CTOOFX_DEL  ---     0.398     R35C22B.D0 to   R35C22B.OFX0 spi_ctrl_0/i5140/SLICE_176
ROUTE         4     1.109   R35C22B.OFX0 to     R34C25D.D0 spi_rx_req
CTOF_DEL    ---     0.234     R34C25D.D0 to     R34C25D.F0 spi_0/spi_slave_0/SLICE_279
ROUTE         6     1.282     R34C25D.F0 to     R33C27B.C1 spi_0/spi_slave_0/n6564
CTOF_DEL    ---     0.234     R33C27B.C1 to     R33C27B.F1 SLICE_43
ROUTE         5     1.219     R33C27B.F1 to     R35C25B.A0 spi_rx_data_1
CTOF_DEL    ---     0.234     R35C25B.A0 to     R35C25B.F0 SLICE_189
ROUTE         4     0.782     R35C25B.F0 to     R35C25D.A1 spi_tx_data_1
CTOF_DEL    ---     0.234     R35C25D.A1 to     R35C25D.F1 spi_0/spi_slave_0/SLICE_219
ROUTE         1     0.938     R35C25D.F1 to    R38C25B.LSR spi_0/spi_slave_0/n6546 (to top_test0_c)
                  --------
                   13.306   (21.0% logic, 79.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R32C22D.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     2.716     R38C32A.Q0 to    R38C25B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.805ns (weighted slack = 9.610ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_967__i3  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_set  (to top_test0_c -)

   Delay:              13.231ns  (21.1% logic, 78.9% route), 10 logic levels.

 Constraint Details:

     13.231ns physical path delay clockDivider_0/SLICE_24 to spi_0/spi_slave_0/SLICE_141 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
      0.827ns LSRREC_SET requirement (totaling 18.036ns) by 4.805ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_24 to spi_0/spi_slave_0/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C22C.CLK to     R32C22C.Q0 clockDivider_0/SLICE_24 (from serial_clk_c)
ROUTE         2     0.981     R32C22C.Q0 to     R32C23B.A1 clockDivider_0/lockCounter_3
CTOF_DEL    ---     0.234     R32C23B.A1 to     R32C23B.F1 clockDivider_0/SLICE_225
ROUTE         1     0.833     R32C23B.F1 to     R32C23C.D1 clockDivider_0/n12
CTOF_DEL    ---     0.234     R32C23C.D1 to     R32C23C.F1 clockDivider_0/SLICE_208
ROUTE         2     1.738     R32C23C.F1 to     R35C23C.C0 clockDivider_0/n6551
CTOF_DEL    ---     0.234     R35C23C.C0 to     R35C23C.F0 clockDivider_0/SLICE_193
ROUTE        10     1.347     R35C23C.F0 to     R35C22A.C0 clockDivider_0/n2959
CTOF_DEL    ---     0.234     R35C22A.C0 to     R35C22A.F0 SLICE_34
ROUTE        21     0.210     R35C22A.F0 to     R35C22B.D0 clk_N_219_enable_26
CTOOFX_DEL  ---     0.398     R35C22B.D0 to   R35C22B.OFX0 spi_ctrl_0/i5140/SLICE_176
ROUTE         4     1.109   R35C22B.OFX0 to     R34C25D.D0 spi_rx_req
CTOF_DEL    ---     0.234     R34C25D.D0 to     R34C25D.F0 spi_0/spi_slave_0/SLICE_279
ROUTE         6     1.282     R34C25D.F0 to     R33C27B.C1 spi_0/spi_slave_0/n6564
CTOF_DEL    ---     0.234     R33C27B.C1 to     R33C27B.F1 SLICE_43
ROUTE         5     1.219     R33C27B.F1 to     R35C25B.A0 spi_rx_data_1
CTOF_DEL    ---     0.234     R35C25B.A0 to     R35C25B.F0 SLICE_189
ROUTE         4     0.782     R35C25B.F0 to     R35C25D.A0 spi_tx_data_1
CTOF_DEL    ---     0.234     R35C25D.A0 to     R35C25D.F0 spi_0/spi_slave_0/SLICE_219
ROUTE         1     0.938     R35C25D.F0 to    R38C25A.LSR spi_0/spi_slave_0/n6544 (to top_test0_c)
                  --------
                   13.231   (21.1% logic, 78.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R32C22C.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     2.716     R38C32A.Q0 to    R38C25A.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.805ns (weighted slack = 9.610ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_967__i3  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_reset  (to top_test0_c -)

   Delay:              13.231ns  (21.1% logic, 78.9% route), 10 logic levels.

 Constraint Details:

     13.231ns physical path delay clockDivider_0/SLICE_24 to spi_0/spi_slave_0/SLICE_142 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
      0.827ns LSRREC_SET requirement (totaling 18.036ns) by 4.805ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_24 to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C22C.CLK to     R32C22C.Q0 clockDivider_0/SLICE_24 (from serial_clk_c)
ROUTE         2     0.981     R32C22C.Q0 to     R32C23B.A1 clockDivider_0/lockCounter_3
CTOF_DEL    ---     0.234     R32C23B.A1 to     R32C23B.F1 clockDivider_0/SLICE_225
ROUTE         1     0.833     R32C23B.F1 to     R32C23C.D1 clockDivider_0/n12
CTOF_DEL    ---     0.234     R32C23C.D1 to     R32C23C.F1 clockDivider_0/SLICE_208
ROUTE         2     1.738     R32C23C.F1 to     R35C23C.C0 clockDivider_0/n6551
CTOF_DEL    ---     0.234     R35C23C.C0 to     R35C23C.F0 clockDivider_0/SLICE_193
ROUTE        10     1.347     R35C23C.F0 to     R35C22A.C0 clockDivider_0/n2959
CTOF_DEL    ---     0.234     R35C22A.C0 to     R35C22A.F0 SLICE_34
ROUTE        21     0.210     R35C22A.F0 to     R35C22B.D0 clk_N_219_enable_26
CTOOFX_DEL  ---     0.398     R35C22B.D0 to   R35C22B.OFX0 spi_ctrl_0/i5140/SLICE_176
ROUTE         4     1.109   R35C22B.OFX0 to     R34C25D.D0 spi_rx_req
CTOF_DEL    ---     0.234     R34C25D.D0 to     R34C25D.F0 spi_0/spi_slave_0/SLICE_279
ROUTE         6     1.282     R34C25D.F0 to     R33C27B.C1 spi_0/spi_slave_0/n6564
CTOF_DEL    ---     0.234     R33C27B.C1 to     R33C27B.F1 SLICE_43
ROUTE         5     1.219     R33C27B.F1 to     R35C25B.A0 spi_rx_data_1
CTOF_DEL    ---     0.234     R35C25B.A0 to     R35C25B.F0 SLICE_189
ROUTE         4     0.782     R35C25B.F0 to     R35C25D.A1 spi_tx_data_1
CTOF_DEL    ---     0.234     R35C25D.A1 to     R35C25D.F1 spi_0/spi_slave_0/SLICE_219
ROUTE         1     0.938     R35C25D.F1 to    R38C25B.LSR spi_0/spi_slave_0/n6546 (to top_test0_c)
                  --------
                   13.231   (21.1% logic, 78.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_24:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R32C22C.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     2.716     R38C32A.Q0 to    R38C25B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 4.807ns (weighted slack = 9.614ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/lockCounter_967__i7  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_reset  (to top_test0_c -)

   Delay:              14.183ns  (23.0% logic, 77.0% route), 12 logic levels.

 Constraint Details:

     14.183ns physical path delay clockDivider_0/SLICE_22 to spi_0/spi_slave_0/SLICE_142 meets
     15.625ns delay constraint less
     -3.238ns skew and
      0.000ns feedback compensation and
     -0.127ns M_SET requirement (totaling 18.990ns) by 4.807ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_22 to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R32C23A.CLK to     R32C23A.Q0 clockDivider_0/SLICE_22 (from serial_clk_c)
ROUTE         2     0.843     R32C23A.Q0 to     R32C23C.D0 clockDivider_0/lockCounter_7
CTOF_DEL    ---     0.234     R32C23C.D0 to     R32C23C.F0 clockDivider_0/SLICE_208
ROUTE         1     0.840     R32C23C.F0 to     R32C23C.C1 clockDivider_0/n4
CTOF_DEL    ---     0.234     R32C23C.C1 to     R32C23C.F1 clockDivider_0/SLICE_208
ROUTE         2     1.738     R32C23C.F1 to     R35C23C.C0 clockDivider_0/n6551
CTOF_DEL    ---     0.234     R35C23C.C0 to     R35C23C.F0 clockDivider_0/SLICE_193
ROUTE        10     1.347     R35C23C.F0 to     R35C22A.C0 clockDivider_0/n2959
CTOF_DEL    ---     0.234     R35C22A.C0 to     R35C22A.F0 SLICE_34
ROUTE        21     0.210     R35C22A.F0 to     R35C22B.D0 clk_N_219_enable_26
CTOOFX_DEL  ---     0.398     R35C22B.D0 to   R35C22B.OFX0 spi_ctrl_0/i5140/SLICE_176
ROUTE         4     1.109   R35C22B.OFX0 to     R34C25D.D0 spi_rx_req
CTOF_DEL    ---     0.234     R34C25D.D0 to     R34C25D.F0 spi_0/spi_slave_0/SLICE_279
ROUTE         6     1.282     R34C25D.F0 to     R33C27B.C0 spi_0/spi_slave_0/n6564
CTOF_DEL    ---     0.234     R33C27B.C0 to     R33C27B.F0 SLICE_43
ROUTE         5     0.659     R33C27B.F0 to     R34C25A.D0 spi_rx_data_0
CTOF_DEL    ---     0.234     R34C25A.D0 to     R34C25A.F0 SLICE_187
ROUTE         4     0.766     R34C25A.F0 to     R34C25C.B1 spi_tx_data_0
CTOF_DEL    ---     0.234     R34C25C.B1 to     R34C25C.F1 spi_0/spi_slave_0/SLICE_196
ROUTE         2     0.577     R34C25C.F1 to     R34C25C.A0 spi_0/spi_slave_0/n6898
CTOF_DEL    ---     0.234     R34C25C.A0 to     R34C25C.F0 spi_0/spi_slave_0/SLICE_196
ROUTE         2     1.162     R34C25C.F0 to     R38C25A.A0 spi_0/spi_slave_0/tx_buf_0
CTOF_DEL    ---     0.234     R38C25A.A0 to     R38C25A.F0 spi_0/spi_slave_0/SLICE_141
ROUTE         2     0.390     R38C25A.F0 to     R38C25B.M0 spi_0/spi_slave_0/n15 (to top_test0_c)
                  --------
                   14.183   (23.0% logic, 77.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to clockDivider_0/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R32C23A.CLK serial_clk_c
                  --------
                    5.114   (19.9% logic, 80.1% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.016         M2.PAD to       M2.PADDI top_clk
ROUTE         1     1.957       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.141  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.522    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     2.716     R38C32A.Q0 to    R38C25B.CLK top_test0_c
                  --------
                    8.352   (18.4% logic, 81.6% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     2.241  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    2.241   (0.0% logic, 100.0% route), 1 logic levels.

Report:   22.354ns is the minimum period for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "serial_clk_c" 64.000000  |             |             |
MHz ;                                   |   64.000 MHz|   77.628 MHz|   4  
                                        |             |             |
FREQUENCY NET "pll_clko_I_0/CLKIt"      |             |             |
32.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
PERIOD PORT "top_clk" 31.250000 ns ;    |    31.250 ns|    22.354 ns|  12  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: pll_clko_I_0/CLKIt   Source: pll_clko_I_0/PLLRefcs_0.PLLCSOUT   Loads: 1
   No transfer within this clock domain is found

Clock Domain: top_test6_c   Source: fskModule_0/SLICE_169.Q0   Loads: 7
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_165.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 4

Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_165.Q0   Loads: 94
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test6_c   Source: fskModule_0/SLICE_169.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 6

   Clock Domain: top_test0_c   Source: SLICE_164.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 9

   Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 18

Clock Domain: top_test0_c   Source: SLICE_164.Q0   Loads: 40
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_165.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 16

   Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 19

Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP   Loads: 26
   Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_165.Q0
      Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;   Transfers: 20

   Clock Domain: top_test0_c   Source: SLICE_164.Q0
      Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;   Transfers: 2


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 15333 paths, 6 nets, and 1647 connections (96.60% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Wed May 22 17:59:46 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ble_tx_impl1.twr -gui -msgset C:/work/tinysdr_fpga_ble_tx/promote.xml ble_tx_impl1.ncd ble_tx_impl1.prf 
Design file:     ble_tx_impl1.ncd
Preference file: ble_tx_impl1.prf
Device,speed:    LFE5U-25F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

33 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;
            216 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clockDivider_0/clkOut_28  (from serial_clk_c +)
   Destination:    FF         Data in        clockDivider_0/clkOut_28  (to serial_clk_c +)

   Delay:               0.293ns  (80.9% logic, 19.1% route), 2 logic levels.

 Constraint Details:

      0.293ns physical path delay clockDivider_0/SLICE_165 to clockDivider_0/SLICE_165 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path clockDivider_0/SLICE_165 to clockDivider_0/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R38C31A.CLK to     R38C31A.Q0 clockDivider_0/SLICE_165 (from serial_clk_c)
ROUTE        94     0.056     R38C31A.Q0 to     R38C31A.D0 top_test2_c
CTOF_DEL    ---     0.075     R38C31A.D0 to     R38C31A.F0 clockDivider_0/SLICE_165
ROUTE         1     0.000     R38C31A.F0 to    R38C31A.DI0 clockDivider_0/clkOut_N_195 (to serial_clk_c)
                  --------
                    0.293   (80.9% logic, 19.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to clockDivider_0/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to clockDivider_0/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C31A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/QCounter_964__i1  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/QCounter_964__i1  (to serial_clk_c -)

   Delay:               0.298ns  (76.2% logic, 23.8% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_35 to SLICE_35 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.181ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R35C32D.CLK to     R35C32D.Q0 SLICE_35 (from serial_clk_c)
ROUTE         6     0.071     R35C32D.Q0 to     R35C32D.C0 QCounter_1
CTOF_DEL    ---     0.075     R35C32D.C0 to     R35C32D.F0 SLICE_35
ROUTE         1     0.000     R35C32D.F0 to    R35C32D.DI0 IQSerializer_0/n5_adj_674 (to serial_clk_c)
                  --------
                    0.298   (76.2% logic, 23.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C32D.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C32D.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/QCounter_964__i3  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/QCounter_964__i3  (to serial_clk_c -)

   Delay:               0.298ns  (76.2% logic, 23.8% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay SLICE_36 to SLICE_36 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.181ns

 Physical Path Details:

      Data path SLICE_36 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R35C32C.CLK to     R35C32C.Q0 SLICE_36 (from serial_clk_c)
ROUTE         4     0.071     R35C32C.Q0 to     R35C32C.C0 QCounter_3
CTOF_DEL    ---     0.075     R35C32C.C0 to     R35C32C.F0 SLICE_36
ROUTE         1     0.000     R35C32C.F0 to    R35C32C.DI0 n5309 (to serial_clk_c)
                  --------
                    0.298   (76.2% logic, 23.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C32C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C32C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/ICounter_971__i3  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/ICounter_971__i3  (to serial_clk_c -)

   Delay:               0.298ns  (76.2% logic, 23.8% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay IQSerializer_0/SLICE_30 to IQSerializer_0/SLICE_30 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.181ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_30 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R35C30C.CLK to     R35C30C.Q0 IQSerializer_0/SLICE_30 (from serial_clk_c)
ROUTE         8     0.071     R35C30C.Q0 to     R35C30C.C0 IQSerializer_0/ICounter_3
CTOF_DEL    ---     0.075     R35C30C.C0 to     R35C30C.F0 IQSerializer_0/SLICE_30
ROUTE         1     0.000     R35C30C.F0 to    R35C30C.DI0 IQSerializer_0/n22 (to serial_clk_c)
                  --------
                    0.298   (76.2% logic, 23.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C30C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C30C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/ICounter_971__i1  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/ICounter_971__i1  (to serial_clk_c -)

   Delay:               0.299ns  (75.9% logic, 24.1% route), 2 logic levels.

 Constraint Details:

      0.299ns physical path delay IQSerializer_0/SLICE_29 to IQSerializer_0/SLICE_29 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.182ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_29 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R35C30D.CLK to     R35C30D.Q0 IQSerializer_0/SLICE_29 (from serial_clk_c)
ROUTE         7     0.072     R35C30D.Q0 to     R35C30D.C0 IQSerializer_0/ICounter_1
CTOF_DEL    ---     0.075     R35C30D.C0 to     R35C30D.F0 IQSerializer_0/SLICE_29
ROUTE         1     0.000     R35C30D.F0 to    R35C30D.DI0 IQSerializer_0/n5 (to serial_clk_c)
                  --------
                    0.299   (75.9% logic, 24.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C30D.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C30D.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/current_state_FSM_i4  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/current_state_FSM_i3  (to serial_clk_c -)

   Delay:               0.347ns  (65.4% logic, 34.6% route), 2 logic levels.

 Constraint Details:

      0.347ns physical path delay SLICE_31 to IQSerializer_0/SLICE_32 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.230ns

 Physical Path Details:

      Data path SLICE_31 to IQSerializer_0/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R35C31C.CLK to     R35C31C.Q0 SLICE_31 (from serial_clk_c)
ROUTE         2     0.120     R35C31C.Q0 to     R35C31B.D0 IQSerializer_0/next_state_3__N_463
CTOF_DEL    ---     0.075     R35C31B.D0 to     R35C31B.F0 IQSerializer_0/SLICE_32
ROUTE         1     0.000     R35C31B.F0 to    R35C31B.DI0 IQSerializer_0/n934 (to serial_clk_c)
                  --------
                    0.347   (65.4% logic, 34.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C31C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C31B.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/QCounter_964__i1  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/QCounter_964__i2  (to serial_clk_c -)

   Delay:               0.356ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.356ns physical path delay SLICE_35 to SLICE_35 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.239ns

 Physical Path Details:

      Data path SLICE_35 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R35C32D.CLK to     R35C32D.Q0 SLICE_35 (from serial_clk_c)
ROUTE         6     0.129     R35C32D.Q0 to     R35C32D.D1 QCounter_1
CTOF_DEL    ---     0.075     R35C32D.D1 to     R35C32D.F1 SLICE_35
ROUTE         1     0.000     R35C32D.F1 to    R35C32D.DI1 n5317 (to serial_clk_c)
                  --------
                    0.356   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C32D.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C32D.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/ICounter_971__i3  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/current_state_FSM_i1  (to serial_clk_c -)

   Delay:               0.361ns  (62.9% logic, 37.1% route), 2 logic levels.

 Constraint Details:

      0.361ns physical path delay IQSerializer_0/SLICE_30 to IQSerializer_0/SLICE_33 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.244ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_30 to IQSerializer_0/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R35C30C.CLK to     R35C30C.Q0 IQSerializer_0/SLICE_30 (from serial_clk_c)
ROUTE         8     0.134     R35C30C.Q0 to     R35C31A.D0 IQSerializer_0/ICounter_3
CTOF_DEL    ---     0.075     R35C31A.D0 to     R35C31A.F0 IQSerializer_0/SLICE_33
ROUTE         1     0.000     R35C31A.F0 to    R35C31A.DI0 IQSerializer_0/n938 (to serial_clk_c)
                  --------
                    0.361   (62.9% logic, 37.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C30C.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C31A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/current_state_FSM_i0  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/current_state_FSM_i0  (to serial_clk_c -)

   Delay:               0.363ns  (62.3% logic, 37.7% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay IQSerializer_0/SLICE_33 to IQSerializer_0/SLICE_33 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.246ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_33 to IQSerializer_0/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.151    R35C31A.CLK to     R35C31A.Q1 IQSerializer_0/SLICE_33 (from serial_clk_c)
ROUTE         4     0.137     R35C31A.Q1 to     R35C31A.C1 IQSerializer_0/next_state_3__N_468
CTOF_DEL    ---     0.075     R35C31A.C1 to     R35C31A.F1 IQSerializer_0/SLICE_33
ROUTE         1     0.000     R35C31A.F1 to    R35C31A.DI1 IQSerializer_0/n2614 (to serial_clk_c)
                  --------
                    0.363   (62.3% logic, 37.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C31A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C31A.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              IQSerializer_0/ICounter_971__i1  (from serial_clk_c -)
   Destination:    FF         Data in        IQSerializer_0/ICounter_971__i2  (to serial_clk_c -)

   Delay:               0.369ns  (61.5% logic, 38.5% route), 2 logic levels.

 Constraint Details:

      0.369ns physical path delay IQSerializer_0/SLICE_29 to IQSerializer_0/SLICE_29 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.117ns) by 0.252ns

 Physical Path Details:

      Data path IQSerializer_0/SLICE_29 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.152    R35C30D.CLK to     R35C30D.Q0 IQSerializer_0/SLICE_29 (from serial_clk_c)
ROUTE         7     0.142     R35C30D.Q0 to     R35C30D.D1 IQSerializer_0/ICounter_1
CTOF_DEL    ---     0.075     R35C30D.D1 to     R35C30D.F1 IQSerializer_0/SLICE_29
ROUTE         1     0.000     R35C30D.F1 to    R35C30D.DI1 IQSerializer_0/n6577 (to serial_clk_c)
                  --------
                    0.369   (61.5% logic, 38.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C30D.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_clko_I_0/PLLInst_0 to IQSerializer_0/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        26     0.633  PLL_BL0.CLKOP to    R35C30D.CLK serial_clk_c
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "pll_clko_I_0/CLKIt" 32.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: PERIOD PORT "top_clk" 31.250000 ns ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.025ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_115  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i6_1765_1766_set  (to top_test0_c -)

   Delay:               0.828ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      0.828ns physical path delay SLICE_190 to spi_0/spi_slave_0/SLICE_131 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.025ns

 Physical Path Details:

      Data path SLICE_190 to spi_0/spi_slave_0/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R34C21C.CLK to     R34C21C.Q0 SLICE_190 (from serial_clk_c)
ROUTE        30     0.388     R34C21C.Q0 to     R33C20C.B1 spi_next_state_3_N_528_3
CTOF_DEL    ---     0.075     R33C20C.B1 to     R33C20C.F1 spi_0/spi_slave_0/SLICE_218
ROUTE         1     0.203     R33C20C.F1 to    R32C20B.LSR spi_0/spi_slave_0/n6538 (to top_test0_c)
                  --------
                    0.828   (28.6% logic, 71.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R34C21C.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_131:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     0.859     R38C32A.Q0 to    R32C20B.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.026ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_115  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/bit_cnt_i2  (to top_test0_c -)
                   FF                        spi_0/spi_slave_0/bit_cnt_i1

   Delay:               0.829ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      0.829ns physical path delay SLICE_190 to spi_0/spi_slave_0/SLICE_115 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.026ns

 Physical Path Details:

      Data path SLICE_190 to spi_0/spi_slave_0/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R34C21C.CLK to     R34C21C.Q0 SLICE_190 (from serial_clk_c)
ROUTE        30     0.386     R34C21C.Q0 to     R35C22C.B0 spi_next_state_3_N_528_3
CTOF_DEL    ---     0.075     R35C22C.B0 to     R35C22C.F0 spi_0/spi_slave_0/SLICE_285
ROUTE        10     0.206     R35C22C.F0 to    R33C22C.LSR spi_0/spi_slave_0/bit_cnt_15__N_552 (to top_test0_c)
                  --------
                    0.829   (28.6% logic, 71.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R34C21C.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_115:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     0.859     R38C32A.Q0 to    R33C22C.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.031ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_115  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i5_1769_1770_set  (to top_test0_c -)

   Delay:               1.199ns  (38.5% logic, 61.5% route), 5 logic levels.

 Constraint Details:

      1.199ns physical path delay SLICE_190 to spi_0/spi_slave_0/SLICE_133 meets
      0.117ns DIN_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 1.168ns) by 0.031ns

 Physical Path Details:

      Data path SLICE_190 to spi_0/spi_slave_0/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R34C21C.CLK to     R34C21C.Q0 SLICE_190 (from serial_clk_c)
ROUTE        30     0.293     R34C21C.Q0 to     R34C21B.D0 spi_next_state_3_N_528_3
CTOF_DEL    ---     0.075     R34C21B.D0 to     R34C21B.F0 spi_0/spi_slave_0/SLICE_222
ROUTE         8     0.228     R34C21B.F0 to     R33C20A.C0 spi_0/spi_slave_0/n6561
CTOF_DEL    ---     0.075     R33C20A.C0 to     R33C20A.F0 spi_0/spi_slave_0/SLICE_195
ROUTE         2     0.056     R33C20A.F0 to     R33C20A.D1 spi_0/spi_slave_0/n6865
CTOF_DEL    ---     0.075     R33C20A.D1 to     R33C20A.F1 spi_0/spi_slave_0/SLICE_195
ROUTE         2     0.158     R33C20A.F1 to     R33C20D.B0 spi_0/spi_slave_0/tx_buf_5
CTOF_DEL    ---     0.075     R33C20D.B0 to     R33C20D.F0 spi_0/spi_slave_0/SLICE_133
ROUTE         2     0.002     R33C20D.F0 to    R33C20D.DI0 spi_0/spi_slave_0/n11 (to top_test0_c)
                  --------
                    1.199   (38.5% logic, 61.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R34C21C.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_133:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     0.859     R38C32A.Q0 to    R33C20D.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.031ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_115  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/bit_cnt_i12  (to top_test0_c -)
                   FF                        spi_0/spi_slave_0/bit_cnt_i11

   Delay:               0.834ns  (28.4% logic, 71.6% route), 2 logic levels.

 Constraint Details:

      0.834ns physical path delay SLICE_190 to spi_0/spi_slave_0/SLICE_120 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.031ns

 Physical Path Details:

      Data path SLICE_190 to spi_0/spi_slave_0/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R34C21C.CLK to     R34C21C.Q0 SLICE_190 (from serial_clk_c)
ROUTE        30     0.386     R34C21C.Q0 to     R35C22C.B0 spi_next_state_3_N_528_3
CTOF_DEL    ---     0.075     R35C22C.B0 to     R35C22C.F0 spi_0/spi_slave_0/SLICE_285
ROUTE        10     0.211     R35C22C.F0 to    R36C22D.LSR spi_0/spi_slave_0/bit_cnt_15__N_552 (to top_test0_c)
                  --------
                    0.834   (28.4% logic, 71.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R34C21C.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_120:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     0.859     R38C32A.Q0 to    R36C22D.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.038ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_115  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i7_1757_1758_reset  (to top_test0_c -)

   Delay:               0.841ns  (28.2% logic, 71.8% route), 2 logic levels.

 Constraint Details:

      0.841ns physical path delay SLICE_190 to spi_0/spi_slave_0/SLICE_128 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.038ns

 Physical Path Details:

      Data path SLICE_190 to spi_0/spi_slave_0/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R34C21C.CLK to     R34C21C.Q0 SLICE_190 (from serial_clk_c)
ROUTE        30     0.321     R34C21C.Q0 to     R34C21B.B1 spi_next_state_3_N_528_3
CTOF_DEL    ---     0.075     R34C21B.B1 to     R34C21B.F1 spi_0/spi_slave_0/SLICE_222
ROUTE         1     0.283     R34C21B.F1 to    R32C19B.LSR spi_0/spi_slave_0/n6548 (to top_test0_c)
                  --------
                    0.841   (28.2% logic, 71.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R34C21C.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     0.859     R38C32A.Q0 to    R32C19B.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.039ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_115  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i2_1781_1782_reset  (to top_test0_c -)

   Delay:               0.842ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      0.842ns physical path delay SLICE_190 to spi_0/spi_slave_0/SLICE_140 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.039ns

 Physical Path Details:

      Data path SLICE_190 to spi_0/spi_slave_0/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R34C21C.CLK to     R34C21C.Q0 SLICE_190 (from serial_clk_c)
ROUTE        30     0.482     R34C21C.Q0 to     R35C26D.A0 spi_next_state_3_N_528_3
CTOF_DEL    ---     0.075     R35C26D.A0 to     R35C26D.F0 spi_0/spi_slave_0/SLICE_217
ROUTE         1     0.123     R35C26D.F0 to    R35C26C.LSR spi_0/spi_slave_0/n6539 (to top_test0_c)
                  --------
                    0.842   (28.1% logic, 71.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R34C21C.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     0.859     R38C32A.Q0 to    R35C26C.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.045ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_115  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i7_1757_1758_set  (to top_test0_c -)

   Delay:               0.848ns  (27.9% logic, 72.1% route), 2 logic levels.

 Constraint Details:

      0.848ns physical path delay SLICE_190 to spi_0/spi_slave_0/SLICE_127 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.045ns

 Physical Path Details:

      Data path SLICE_190 to spi_0/spi_slave_0/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R34C21C.CLK to     R34C21C.Q0 SLICE_190 (from serial_clk_c)
ROUTE        30     0.395     R34C21C.Q0 to     R34C21C.B1 spi_next_state_3_N_528_3
CTOF_DEL    ---     0.075     R34C21C.B1 to     R34C21C.F1 SLICE_190
ROUTE         1     0.216     R34C21C.F1 to    R32C19A.LSR spi_0/spi_slave_0/n6534 (to top_test0_c)
                  --------
                    0.848   (27.9% logic, 72.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R34C21C.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     0.859     R38C32A.Q0 to    R32C19A.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.052ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_115  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i2_1781_1782_set  (to top_test0_c -)

   Delay:               0.855ns  (27.7% logic, 72.3% route), 2 logic levels.

 Constraint Details:

      0.855ns physical path delay SLICE_190 to spi_0/spi_slave_0/SLICE_139 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.052ns

 Physical Path Details:

      Data path SLICE_190 to spi_0/spi_slave_0/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R34C21C.CLK to     R34C21C.Q0 SLICE_190 (from serial_clk_c)
ROUTE        30     0.482     R34C21C.Q0 to     R35C26D.A1 spi_next_state_3_N_528_3
CTOF_DEL    ---     0.075     R35C26D.A1 to     R35C26D.F1 spi_0/spi_slave_0/SLICE_217
ROUTE         1     0.136     R35C26D.F1 to    R35C25C.LSR spi_0/spi_slave_0/n6540 (to top_test0_c)
                  --------
                    0.855   (27.7% logic, 72.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R34C21C.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     0.859     R38C32A.Q0 to    R35C25C.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.059ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_115  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_set  (to top_test0_c -)

   Delay:               0.862ns  (27.5% logic, 72.5% route), 2 logic levels.

 Constraint Details:

      0.862ns physical path delay SLICE_190 to spi_0/spi_slave_0/SLICE_141 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.059ns

 Physical Path Details:

      Data path SLICE_190 to spi_0/spi_slave_0/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R34C21C.CLK to     R34C21C.Q0 SLICE_190 (from serial_clk_c)
ROUTE        30     0.314     R34C21C.Q0 to     R35C25D.C0 spi_next_state_3_N_528_3
CTOF_DEL    ---     0.075     R35C25D.C0 to     R35C25D.F0 spi_0/spi_slave_0/SLICE_219
ROUTE         1     0.311     R35C25D.F0 to    R38C25A.LSR spi_0/spi_slave_0/n6544 (to top_test0_c)
                  --------
                    0.862   (27.5% logic, 72.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R34C21C.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_141:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     0.859     R38C32A.Q0 to    R38C25A.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.


Passed: The following path meets requirements by 0.059ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              spi_cs_115  (from serial_clk_c +)
   Destination:    FF         Data in        spi_0/spi_slave_0/tx_buf_i0_i1_1785_1786_reset  (to top_test0_c -)

   Delay:               0.862ns  (27.5% logic, 72.5% route), 2 logic levels.

 Constraint Details:

      0.862ns physical path delay SLICE_190 to spi_0/spi_slave_0/SLICE_142 meets
     -0.248ns LSRREC_HLD and
      0.000ns delay constraint less
     -1.051ns skew less
      0.000ns feedback compensation requirement (totaling 0.803ns) by 0.059ns

 Physical Path Details:

      Data path SLICE_190 to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162    R34C21C.CLK to     R34C21C.Q0 SLICE_190 (from serial_clk_c)
ROUTE        30     0.314     R34C21C.Q0 to     R35C25D.C1 spi_next_state_3_N_528_3
CTOF_DEL    ---     0.075     R35C25D.C1 to     R35C25D.F1 spi_0/spi_slave_0/SLICE_219
ROUTE         1     0.311     R35C25D.F1 to    R38C25B.LSR spi_0/spi_slave_0/n6546 (to top_test0_c)
                  --------
                    0.862   (27.5% logic, 72.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path top_clk to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R34C21C.CLK serial_clk_c
                  --------
                    2.068   (29.5% logic, 70.5% route), 3 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

      Destination Clock Path top_clk to spi_0/spi_slave_0/SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.610         M2.PAD to       M2.PADDI top_clk
ROUTE         1     0.825       M2.PADDI to *EFCS_BL0.CLK1 top_clk_c
CLK1OUT_DE  ---     0.000 *EFCS_BL0.CLK1 to *_BL0.PLLCSOUT pll_clko_I_0/PLLRefcs_0
ROUTE         1     0.000 *_BL0.PLLCSOUT to   PLL_BL0.CLKI pll_clko_I_0/CLKIt
CLKI2OP_DE  ---     0.000   PLL_BL0.CLKI to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.633  PLL_BL0.CLKOP to    R38C32A.CLK serial_clk_c
REG_DEL     ---     0.192    R38C32A.CLK to     R38C32A.Q0 SLICE_164
ROUTE        40     0.859     R38C32A.Q0 to    R38C25B.CLK top_test0_c
                  --------
                    3.119   (25.7% logic, 74.3% route), 4 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000  PLL_BL0.CLKFB to  PLL_BL0.CLKOP pll_clko_I_0/PLLInst_0
ROUTE        26     0.676  PLL_BL0.CLKOP to  PLL_BL0.CLKFB serial_clk_c
                  --------
                    0.676   (0.0% logic, 100.0% route), 1 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "serial_clk_c" 64.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.175 ns|   2  
                                        |             |             |
FREQUENCY NET "pll_clko_I_0/CLKIt"      |             |             |
32.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
PERIOD PORT "top_clk" 31.250000 ns ;    |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 5 clocks:

Clock Domain: pll_clko_I_0/CLKIt   Source: pll_clko_I_0/PLLRefcs_0.PLLCSOUT   Loads: 1
   No transfer within this clock domain is found

Clock Domain: top_test6_c   Source: fskModule_0/SLICE_169.Q0   Loads: 7
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_165.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 4

Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_165.Q0   Loads: 94
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test6_c   Source: fskModule_0/SLICE_169.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 6

   Clock Domain: top_test0_c   Source: SLICE_164.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 9

   Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 18

Clock Domain: top_test0_c   Source: SLICE_164.Q0   Loads: 40
   Covered under: PERIOD PORT "top_clk" 31.250000 ns ;

   Data transfers from:
   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_165.Q0
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 16

   Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP
      Covered under: PERIOD PORT "top_clk" 31.250000 ns ;   Transfers: 19

Clock Domain: serial_clk_c   Source: pll_clko_I_0/PLLInst_0.CLKOP   Loads: 26
   Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;

   Data transfers from:
   Clock Domain: top_test2_c   Source: clockDivider_0/SLICE_165.Q0
      Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;   Transfers: 20

   Clock Domain: top_test0_c   Source: SLICE_164.Q0
      Covered under: FREQUENCY NET "serial_clk_c" 64.000000 MHz ;   Transfers: 2


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 15333 paths, 6 nets, and 1647 connections (96.60% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

