

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i3_l_j5'
================================================================
* Date:           Sat Sep  2 22:24:36 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i3_l_j5  |      162|      162|        20|          1|          1|   144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     87|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     231|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     231|    191|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln120_1_fu_123_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln120_fu_135_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln121_fu_163_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln123_fu_215_p2       |         +|   0|  0|   8|           8|           8|
    |sub_ln123_fu_206_p2       |         -|   0|  0|   8|           8|           8|
    |icmp_ln120_fu_117_p2      |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln121_fu_141_p2      |      icmp|   0|  0|   9|           4|           4|
    |select_ln120_2_fu_155_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln120_fu_147_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  87|          47|          38|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i3_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten22_load  |   9|          2|    8|         16|
    |ap_sig_allocacmp_j5_load                |   9|          2|    4|          8|
    |i3_fu_48                                |   9|          2|    4|          8|
    |indvar_flatten22_fu_52                  |   9|          2|    8|         16|
    |j5_fu_44                                |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   34|         68|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i3_fu_48                           |   4|   0|    4|          0|
    |indvar_flatten22_fu_52             |   8|   0|    8|          0|
    |inp_sumRow_load_reg_278            |  32|   0|   32|          0|
    |j5_fu_44                           |   4|   0|    4|          0|
    |select_ln120_2_reg_256             |   4|   0|    4|          0|
    |select_ln120_reg_251               |   4|   0|    4|          0|
    |v55_reg_283                        |  32|   0|   32|          0|
    |v57_reg_288                        |  32|   0|   32|          0|
    |zext_ln123_2_reg_268               |   8|   0|   64|         56|
    |zext_ln123_2_reg_268               |  64|  32|   64|         56|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 231|  32|  287|        112|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i3_l_j5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i3_l_j5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i3_l_j5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i3_l_j5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i3_l_j5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i3_l_j5|  return value|
|grp_fu_522_p_din0    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i3_l_j5|  return value|
|grp_fu_522_p_din1    |  out|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i3_l_j5|  return value|
|grp_fu_522_p_dout0   |   in|   32|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i3_l_j5|  return value|
|grp_fu_522_p_ce      |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_update_i3_l_j5|  return value|
|inp_sumRow_address0  |  out|    4|   ap_memory|                                inp_sumRow|         array|
|inp_sumRow_ce0       |  out|    1|   ap_memory|                                inp_sumRow|         array|
|inp_sumRow_q0        |   in|   32|   ap_memory|                                inp_sumRow|         array|
|v88_address0         |  out|    8|   ap_memory|                                       v88|         array|
|v88_ce0              |  out|    1|   ap_memory|                                       v88|         array|
|v88_q0               |   in|   32|   ap_memory|                                       v88|         array|
|v89_address0         |  out|    8|   ap_memory|                                       v89|         array|
|v89_ce0              |  out|    1|   ap_memory|                                       v89|         array|
|v89_we0              |  out|    1|   ap_memory|                                       v89|         array|
|v89_d0               |  out|   32|   ap_memory|                                       v89|         array|
+---------------------+-----+-----+------------+------------------------------------------+--------------+

