[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of IT9507FN production of ITE TECH. INC. from the text: \nThis specification is subject to Change without not ice. It is provided “AS IS” and for reference only.  For \npurchasing information, please contact the nearest ITE TECH sales representatives. \n  \n  \n \n \n \n \n \n \n \nIT9500 (AX) series \nIT9507/IT9503 \n \n \n \nTransmitter  \nfor AirHD ® & ccHDtv ® \n \n \n \nPreliminary V1.1 \n \n \n \n \n \n \n \n \n \n \n \nITE Tech. Inc. \nEasy HD Expressway \n \n®    \n ®\n \n \n \n \n \n \n \n \n \nThis specification is subject to Change without not ice. It is provided “AS IS” and for reference only.  For \npurchasing information, please contact the nearest ITE TECH sales representatives. \n Copyright \uf8e9 2011 ,2012 ,2013 ITE Tech. Inc. \n \nThis is a Preliminary document release. All specifi cations are subject to change without notice. \nThe material contained in this document supersedes all previous material issued for the products herei n \nreferenced. Please contact ITE Tech. Inc. for the l atest document(s).  \n \nAll sales are subject to ITE’s Standard Terms and C onditions, a copy of which is included in the back of this \ndocument. \n \nITE, IT9500/IT9507/IT9503/AirHD//ccHDtv/DTV CAM are  trademarks of ITE Tech. Inc. \nAll other trademarks are claimed by their respectiv e owners. \nAll specifications are subject to change without no tice. \n \nAdditional copies of this manual or other ITE liter ature may be obtained from: \n \n ITE Tech. Inc. Tel: 886-2-29126889 \n Marketing Department Fax: 886-2-2910-2551, 886-2-2 910-2552 \n 7F, No.233-1, Baociao Rd., Sindian City,  \n Taipei County 23145, Taiwan, ROC \n  \nYou may also find the local sales representative ne arest you on the ITE web site. \n \nTo find out more about ITE, visit our World Wide We b at: \nhttp://www.ite.com.tw \n \nOr e-mail itesupport@ite.com.tw for more product in formation/services  \n \n \n \n \n \n \n \nwww.ite.com.tw   IT9500 V1.1  \n i  Contents  \n \nRevision History \nSection Revision Page No. \n First release for IT9500 AX Series (IT9507FN/AX)  \n5 Two wire bus descriptions updated 10 \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n   \n \n \n \n \n \n \nwww.ite.com.tw   IT9500 V1.1  \n ii  Contents  \nCONTENTS \n1.  Features........................................... ................................................... ................................................... ........1 \n2.  General Description................................ ................................................... ................................................... ..3 \n3.  Block Diagram...................................... ................................................... ................................................... ....5 \n4.  Pin Configuration.................................. ................................................... ................................................... ....6 \n5.  Pin Description.................................... ................................................... ................................................... .....9 \n6.  Power Domains...................................... ................................................... ................................................... 13  \n7.  Functional Descprition............................. ................................................... ..................................................1 5  \n7.1  Operation Modes.................................... ................................................... ........................................15  \n7.1.1  TS/I2C Mode........................................ ................................................... ..............................15  \n7.1.2  TS/USB Mode........................................ ................................................... ............................15  \n7.1.3  USB Mode........................................... ................................................... ...............................15  \n7.2  Analog Interface................................... ................................................... ..........................................16  \n7.2.1  Clocking........................................... ................................................... ..................................16  \n7.2.2  Clock Table........................................ ................................................... ................................16  \n7.3  Initialization..................................... ................................................... ................................................16  \n7.4  LO, DAC and Filter................................. ................................................... ........................................16  \n7.5  DVB-T COFDM Digital Signal Processing.............. ................................................... .......................16  \n7.5.1  Coding and Interleaving............................ ................................................... .........................16  \n7.5.2  Frequency-Domain Signal Processing................. ................................................... .............17  \n7.5.3  Time-Domain Signal Processing...................... ................................................... .................17  \n7.6  2-Wire Interfaces.................................. ................................................... ..........................................17  \n7.7  Host Interfaces.................................... ................................................... ...........................................17  \n7.7.1  Transport Stream Interface......................... ................................................... .......................18  \n7.8  USB Interface...................................... ................................................... ...........................................21  \n7.8.1  USB Descriptors.................................... ................................................... ............................21  \n7.8.2  USB Control Protocol............................... ................................................... ..........................21  \n7.9  IR Interface....................................... ................................................... ..............................................21  \n7.9.1  The Function Keys and Alternative Keys............. ................................................... ..............21  \n7.9.2  The External EEPROM................................ ................................................... ......................22  \n7.9.3  Boot Scheme........................................ ................................................... .............................22  \n7.10  GPIO Interface..................................... ................................................... ...........................................22  \n8.  Power Modes........................................ ................................................... ................................................... .23  \n8.1  Power Modes........................................ ................................................... ..........................................23  \n8.2  Current Consumption................................ ................................................... .....................................23  \n9.  Register Descriptions.............................. ................................................... ..................................................2 5  \n10.  DC Characteristics................................. ................................................... ................................................... 27  \n10.1  Absolute Maximum Ratings*.......................... ................................................... ................................27  \n10.2  Operating Conditions............................... ................................................... .......................................27  \n10.3  DC Electrical Characteristics...................... ................................................... ....................................28  \n11.  AC Characteristics................................. ................................................... ................................................... .29  \n11.1  TS Input........................................... ................................................... ...............................................29  \n11.2  2-Wire Bus Output Timing........................... ................................................... ...................................29  \n11.3  2-Wire Bus Input Timing............................ ................................................... .....................................30  \n12.  Package Information................................ ................................................... .................................................31  \n13.  Ordering Information............................... ................................................... ..................................................3 3  \n14.  Top Marking Information............................ ................................................... ...............................................35  \n \n \n \n \n \n \nwww.ite.com.tw   IT9500 V1.1  \n iii  Contents  \n \nFIGURES \nFigure 7-1. An example of TS parallel interface tim ing diagram........................................ ...............................19  \nFigure 7-2. Timing diagram of the IT9500  TS serial input interface.......................... ........................................20  \nFigure 11-1. IT9500 TS input timing diagram........ ................................................... .........................................29  \nFigure 11-2. IT9500  2-wire bus output timing diagram................... ................................................... ................29  \nFigure 11-3. IT9500 2-wire bus input timing diagram ................................................... .....................................30  \n \nTABLES \nTable 4-1. IT9507/9503 pin listed in numeric order. ................................................... .........................................7  \nTable 7-1. Operation modes of IT9500............... ................................................... ............................................15  \nTable 7-2. Data path and contol paths at each outpu t mode............................................. ...............................15  \nTable 7-3. IT9500 2-wire bus address mapping table. ................................................... ...................................17  \nTable 7-4. IT9500 TS interface pins................ ................................................... ...............................................18  \nTable 7-5. The IT9500  TS interface mode selection........................ ................................................... ..............19  \nTable 7-6. Configurable parameters of the IT9500 TS  interface......................................... ..............................20  \nTable 8-1. Power mode table........................ ................................................... .................................................23  \nTable 8-2. IT9500 power state transition time...... ................................................... ..........................................23  \nTable 10-1. IT9500 absolute maximum ratings........ ................................................... ......................................27  \nTable 10-2. IT9500 operating conditions............ ................................................... ............................................27  \nTable 10-3. IT9500  DC electrical characteristics...................... ................................................... ......................28  \nTable 11-1. IT9500 TS input timing................. ................................................... ...............................................29  \nTable 11-2. IT9500  2-wire bus output timing........................... ................................................... .......................29  \nTable 11-3. IT9500 2-wire bus input timing......... ................................................... ...........................................30  \n \n \n \n \n \nwww.ite.com.tw   IT9500 V1.1  \n iv   Contents  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nThis page is intentionally left blank. \n \n \n \n \nwww.ite.com.tw   \nSpecifications subject to Change without Notice    1 Features  \n \n1. Features \n\x01 Modulator \n−− −− ETSI, DVB-T/H (EN 300 744 V1.5.1) \nCompliant baseband transmitter for Digital \nTerrestrial Television \n−− −− Configurable code rate: 1/2,2/3,3/4,5/6,7/8  \n−− −− Programmable QPSK, 16-QAM and \n64-QAM Symbol Mapping \n−− −− Configurable support for 2k and 8k FFT  \n−− −− Programmable Guard Interval (1/4, 1/8, \n1/16, 1/32)  \n−− −− Supports variable channel band width from \n2 MHz to 8 MHz \n−− −− Zero I/F complex base band I/Q output with \nintegrated DAC and anti-aliasing filter \n−− −− MER > 40dB \n−− −− Carrier Suppression > 50dB  \n−− −− Spectrum Shoulders: 55 dB for perfect \nadjacent-channel operations  \n\x01 On-chip voltage regulator: \n−− −− Enables single supply 2.7V-3.6V operation. \n−− −− May use 1.7V-2.0V supply for lower power. \n\x01 Integrated local oscillator for external RF mixer;  \nfrequency tuning range 50MHz~950MHz. \n\x01 12MHz clock output to enable single-crystal \nsystem design. \n\x01 Serial and parallel MPEG2-TS  input interface. \n\x01 Integrated transport stream de-multiplexer ( PID \nfiltering ) with bypass mode. \n\x01 Programmable SI/PSI table insertion \n\x01 Control interfaces  \n\x01 Embedded USB 1.1  and 2.0  compatible \ninterface support with suspend mode. \n\x01 UART  \n\x01 1x IIC master and 1x IIC slave \n\x01 Infrared ( IR ) interface provided for remote \ncontrol. \n\x01 Up to 8 independent GPIO pins \n\x01 MQFN-64 package, both commercial and \nindustrial  grades are available. \n−− −−  \n \n \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  3 General Description  \n \n2. General Description \nIT9500 is a series of highly integrated transmitter  for AirHD, DTVCam, and other personal, community, or \nprofessional digital TV head-end applications. The core of IT9500 is a DVB-T COFDM modulator. The high  \nlevel of integration of IT9500 significantly decrea ses the power consumption, board size and cost of m odulators \nin digital TV transmitter. With IT9500, a low cost,  low power, compact, reliable, high bandwidth and w ireless (or \nwired) full HD delivery solution is easily achieved . \nIT9500 offers very low total bill of materials (BOM ) solutions. It includes processing units for forwa rd error \ncorrection coding and digital modulation, D/A IQ co nverter, low-pass filters, and local oscillator for  the external \nmixer. IT9500 series also supports flexible input i nterfaces, including embedded USB 2.0 interface, an d \nserial/parallel TS interface input/output with buil t-in de-multiplexer. \nIT9500 series is compliant to the non-hierarchical transmission specified in DVB-T (ETSI EN 300 744). A \n(204,188) Reed-Solomon encoder capable of correctin g 8 error bytes is used to generate parity bytes fo r each \ninput TS packet. The code rates of the punctured co nvolution encoder include 1/2, 2/3, 3/4, 5/6, and 7 /8. Only \nnative interleaving is used in IT9500. The output s ignal bandwidth is configurable from 2 MHz to 8 MHz . The \nsupported signal constellations include QPSK, 16-QA M, and 64-QAM. FFT modes of 2k and 8k and guard \nintervals of 1/4, 1/8, 1/16, and 1/32 specified in EN 300 744 are supported. The transmission paramete rs are \nregister-programmable, and are embedded in the Tran smission Parameter Signaling (TPS) information as \nrequired by EN 300 744.  \nA complete set of application programming interface  (API) is available, facilitating fast and easy int egration into \nproducts on Windows Mobile, Windows CE, Windows 7, Windows XP, Vista, Linux, and many other operating \nsystems.  Furthermore, a complete set of USB driver s for Windows 7/XP/Vista, Windows Mobile/CE, and \nLinux are provided  for IT9500. \n\n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  5 Block Diagram  \n \n3. Block Diagram \n \n \n \n \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  6 Pin Configuration  \n \n4. Pin Configuration (9503 only different in print)  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  7 Pin Configuration  \n \nTable 4-1. IT9507/9503 pin listed in numeric order \nPin  Signal Pin  Signal Pin  Signal Pin  Signal \n1 COMP  17  GPIOH1  33  HOST_B5  49  IOTUNSDA  \n2 RSET  18  GPIOH2  34  VCC3V  50  VCC3V  \n3 VSSAH_DAC  19  GPIOH3  35  HOST_B6  51  VCC  \n4 OTIN  20  GPIOH4  36  HOST_B7  52  RESETN  \n5 OTIP  21  VCC3V  37  HOST_B8  53  TESTMODE  \n6 OTQP  22  VCC  38  HOST_B9  54  TESTCOMP  \n7 OTQN  23  GPIOH5  39  HOST_B10  55  XIN  \n8 VDDAH_DAC  24  GPIOH6  40  HOST_B11  56  CKO  \n9 OT2IN  25  GPIOH7  41  AVDDHP  57  AVDD  \n10 OT2IP  26  GPIOH8  42  DP  58  REXT  \n11 OT2QP  27  VCC3V  43  DM  59  VDDH_REG1  \n12 OT2QN  28  HOST_B0  44  VCC  60  VOUT_REG1  \n13 VSS_DAC  29  HOST_B1  45  IOSDA  61  VDD_LO  \n14 VDD_DAC  30  HOST_B2  46  IOSCL  62  VSS_LO  \n15 VDDH_REG2  31  HOST_B3  47  VCC3V  63  LOP  \n16 VOUT_REG2  32  HOST_B4  48  IOTUNSCL  64  LON  \n  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  9 Pin Description \n \n5.  Pin Description \n \n \nTable 5-1. IT9507/9503 Pin Description of Supplies Signals \nPin(s) No. Symbol Attribut \ne Power  Description \n14 VDD_DAC PWR - +1.4V Analog Power Supply \n8 VDDAH_DAC  PWR - +3.3V Analog Power Supply \n15 VDDH_REG2  PWR - +3.3V Analog Power Supply \n57 AVDD PWR - +1.4V Analog Power Supply \n59 VDDH_REG1  PWR - +3.3V Analog Power Supply \n61 VDD_LO PWR - +1.4V Analog Power Supply \n22,44,51 VCC PWR - +1.2V  Power Supply \n21,27,34,47 \n,50 VCC3V PWR - +3.3V Power Supply \n41 AVDDHP PWR - +3.3V Power Supply for USB  \n \n \nTable 5-2. IT9507/9503 Pin Description of Analog I/ O Signals \nPin(s) No. Symbol Attribute  Power  Description \n1 COMP AIO - DAC External Cap \n2 RSET AIO - External Resistor for DAC \n4 OTIN AIO - DAC Output \n5 OTIP AIO - DAC Output \n6 OTQP AIO - DAC Output \n7 OTQN AIO  DAC Output \n9 OT2IN AIO - LPF Output \n10 OT2IP AIO - LPF Output \n11 OT2QP AIO - LPF Output \n12 OT2QN AIO  LPF Output \n16 VOUT_REG \n2 AO VCC Internal LDO output (+1.2V) \n42 DP AIO - Differential Positive signal for USB \n43 DM AIO - Differential Negative signal for USB \n55 XIN AI  Xtal in \n56 CKO AO - Clock output for another device \n58 REXT AIO - External Resistor for DAC \n60 VOUT_REG \n1 AO VDD_L \nO Internal LDO output (+1.4V) \n63 LOP AIO  LO output \n64 LON AIO  LO output \n \n \nTable 5-3. IT9507/9503 Pin Description of Digital I /O Signals \nPin(s) No. Symbol Attribute  Power  Description \n52 RESETN DI VCC3V  Power-on Reset (Low Active) \n53 TESTMODE  DI VCC3 \nV Test mode selection; tied to ground for normal \noperation. \n54 TESTCOMP  DI VCC3 \nV Test mode selection; tied to ground for normal \noperation./UART-RxD \n17 GPIOH1 DIO VCC3V  General purpose I/O \n18 GPIOH2 DIO VCC3V  General purpose I/O \n19 GPIOH3 DIO VCC3V  General purpose I/O \n20 GPIOH4 DIO VCC3V  General purpose I/O \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  10  Pin Description \n \nPin(s) No. Symbol Attribute  Power  Description \n23 GPIOH5 DO VCC3V  General purpose I/O \n24 GPIOH6 DIO VCC3V  General purpose I/O \n25 GPIOH7 DIO VCC3V  General purpose I/O \n26 GPIOH8 DIO VCC3V  General purpose I/O \n45 IOSDA DIO VCC3V  Two-wire bus serial data line \n(It’s slave mode for I2C/TS mode, but master mode \nfor EEPROM access in USB mode) \n46 IOSCL DO VCC3V  Two-wire bus serial clock line \n(It’s slave mode for I2C/TS mode, but master mode \nfor EEPROM access in USB mode) \n48 IOTUNSCL DIO VCC3V  Two-wire bus serial clock line (master) \n49 IOTUNSDA DO VCC3V  Two-wire bus serial data line (master) \n28 HOST_B0 DI VCC3V  Host interface     \n29 HOST_B1 DI VCC3V  Host interface \n30 HOST_B2 DI VCC3V  Host interface \n31 HOST_B3 DI VCC3V  Host interface \n32 HOST_B4 DI VCC3V  Host interface \n33 HOST_B5 DI VCC3V  Host interface \n35 HOST_B6 DI VCC3V  Host interface \n36 HOST_B7 DI VCC3V  Host interface \n37 HOST_B8 DI VCC3V  Host interface \n38 HOST_B9 DI VCC3V  Host interface \n39 HOST_B10 DI VCC3V  Host interface \n40 HOST_B11 DI VCC3V  Host interface \n \n \n \n \n \n  \n \nTable 5-4. Pin description of GPIO and strapping \nName Strapping IO Functions State a fter \nRESET \nGPIOH1 Clock Select Bit 0 GPIO/ PWM/ Lock \nIndicator 1 High-Z \nGPIOH2 Clock Select Bit 1 GPIO/ PWM/ Lock \nIndicator 2 High-Z \nGPIOH3 Clock Select Bit 2 GPIO/ PWM/ Lock \nIndicator 3 High-Z \nGPIOH4 n/a GPIO/ PWM/ Lock \nIndicator 4/ \nUART-TxD High-Z \nGPIOH5 Mode Select Bit 0/ \nTwo-wire bus \naddress bit 0 GPIO/ Suspend \nResume High-Z \nGPIOH6 Mode Select Bit 1/ \n1: Two-wire bus  \nfor AFE test  \n0: Two-wire bus \nnormal mode  GPIO High-Z \nGPIOH7 Mode Select Bit \n2/USB and TS GPIO; IR receiving  High-Z \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  11  Pin Description \n \nName Strapping IO Functions State a fter \nRESET \nmode switch \nGPIOH8 Mode Select Bit 3 GPIO High-Z \n \n \n \n \n \n \nTable 5-5. Strapping sampled at the rising edge of the RESET signal \nPin Name Selection \n{ GPIOH3,GPIOH2,GPIOH1} \n Crystal frequency: \n000 crystal = 12 MHz \n{GPIOH8,GPIOH7,GPIOH6,GPIOH5}  \n Mode strapping and 2-wire bus address selection: \n(0,0,0,x) TS/I2C mode, { GPIOH5} = 2-wire address b it 1  \n(0,1,0,x)  TS/USB mode  \n(0,1,1,x)  USB mode  \n \n \n \n \n \n \n \n \n \nTable 5-6. Pin list of Host Interface \nMode  \nPin  TS Input \nMode \nHOST_B0 MPEG Data[7]  \nHOST_B1 MPEG Data[6]  \nHOST_B2 MPEG Data[5]  \nHOST_B3 MPEG Data[4]  \nHOST_B4 MPEG Data[3]  \nHOST_ B5 MPEG Data[2]  \nHOST_B6 MPEG Data[1]  \nHOST_B7 MPEG Data[0]  \nHOST_B8 MPEG Clock \nHOST_B9 MPEG Valid \nHOST_B10 MPEG Sync \nHOST_B11 MPEG Fail \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  12  Pin Description \n \n \nNotes: 1) These pins have no integrated pull up/dow n. \n 2) The state of these pins immediately after reset  is high-Z. \n 3) The pads of these pins are of the CMOS type. \n        4) These pins are on I/O power domain \n \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  13  Power Domains \n \n \n6. Power Domains  \n \nIT9500 has four power domains: RF, Core, IO, and US B respectively. \n \nThe RF Domain is supplied by 3.3V ±10 % to provide power for analog functions. The extern al 3.3V should be \nconnected to pin VDDAH_DAC and VDDH_REG2. The other  analog power supply pins (1.4V) shall be \nconnected to the pin VOUT_REG1 to be powered by the  built-in voltage regulator. \n  \nThe Core Domain is supplied by 1.2V±10% to provide power for the core circuits of IT9500.  It can be p rovided \nby external 1.2V or using the internal voltage regu lator from the pin VOUT_REG2. \n   \nThe IO Domain provides power for the host interface , including the TS interface,  2-wire bus, UART and \nGPIOH1~GPIOH8. The supply voltage for IO Domain is 3.3V ±10 %.  \n \nThe USB Power Domain is supplied by 3.3v±10% to pow er the USB interface under USB mode. Otherwise, the  \npin AVDDHP should be connected to ground. \n \n \n \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  15  Functional Description  \n \n7. Functional Descprition \n \n7.1 Operation Modes \n \nIT9500 supports three different operation modes, TS /I2C, TS/USB, and USB depending on the data path an d \ncontrol path. The mode is determined by appropriate ly setting the strapping pins as specified in Table  5- and \nregister programming after strapping.  \n \nThe supported operation modes of IT9500 are summari zed in  Table 7-1 and the control and data paths in each \noperation mode are summarized in  Table 7-2 . \n \n \nTable 7-1. Operation modes of IT9500 \n         \nMode  \n \nPart # TS/I2C TS/USB USB \nIT9507 Yes Yes Yes \nIT9503 Yes Yes Yes \n \n \n \nTable 7-2. Data path and contol paths at each outpu t mode \nPath \nMode Data Path Control Path \nTS/I2C TS 2-wire bus \nTS/USB TS USB \nUSB USB USB \n \n \n \n7.1.1 TS/I2C Mode \n \nIn the TS/I2C mode, the transport stream to be tran smitted comes through either the parallel or serial  TS input \ninterface. IT9500 is controlled by an external host  controller (CPU) via the 2-wire (I2C) bus as an I2 C slave \ndevice. More details of the TS interface are given in Section 7.7.1. \n \n7.1.2 TS/USB Mode \n \nIn the TS/USB mode, the transport stream to be tran smitted comes through either the parallel or serial  TS input \ninterface.  IT9500 is controlled by an external hos t controller (CPU) via the USB bus as a USB device.  More \ndetails of the TS interface are given in Section 7. 7.1. \n \n \n7.1.3 USB Mode \n \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  16  Functional Description  \n \nIn the USB mode, IT9500  communicates with the host through the embedded USB  2.0 interface.  The \ntransport stream to be transmitted by IT9500  and control/status signals are all encapsulated in the USB frames.  \nBesides, the host can access (read) the TS input th ru USB EP5. More details of the USB interface are g iven in \nSection 7.8  \n \n \n7.2 Analog Interface \n \n7.2.1 Clocking \n \nIT9500 has on-chip crystal amplifiers for clock gen eration.  Only single 12MHz crystal is required to generate \nall internal clocks.  \n \nIT9500 also provides a buffered clock output (CKO) which, for example, can be used to drive a second I T \nseries receiver IC in TS/USB applications. \n \nThe IT9500 clocking circuit requires a stable refer ence clock.  It can be provided by either of the fo llowing two \nmethods: \n1. Connect a crystal across the oscillator pin XTAL  and ground, or \n2. Connect an external clock source to the pin XTAL .   \n \n \nWith programmable PLL, the supported reference cloc k frequency is 12MHz. This clock source can come fr om \nthe crystal, other external clock source, or the bu ffered clock output (CKO) of another ITE receiver I C (in AirHD \napplications). \n \n7.2.2 Clock Table \n \nThe programmable PLL default clock ratio is decided  by pin strapping which is described in Table 5-.  After the \ninitial operation, it can also be re-programmed thr ough register access.  More details on programming the PLL \nratio for different clock frequency selection can b e found in IT9500 Programming Guide . \n \n \n7.3 Initialization \n \nSeveral important system parameters need to be prog rammed correctly in order to insure proper operatio ns of \nIT9500.  These include, among other things, the car rier frequency of the RF signal and DAC sampling \nfrequency.  More details on initializing IT9500 can  be found in IT9500 Programming Guide . \n \n \n7.4 LO, DAC and Filter \n \nThe analog front end consists of a local oscillator  for VHF and UHF bands, a 16-bit high-speed IQ DAC,  and a \nlow pass filter. \nThe local oscillator provides wide-range differenti al clock outputs for external RF up-converter. \nThe 16-bit IQ DAC converts the digital modulator ou tput into analog baseband signal using an embedded clock \nsource. \nThe lowpass filter is an anti-aliasing filter for r emoving unwanted signal image and clock harmonics. \n \n \n7.5 DVB-T COFDM Digital Signal Processing \n \n7.5.1 Coding and Interleaving \n \nThe input TS stream is first scrambled using a pseu do random sequence, and then encoded using a (204,1 88) \nshortened Reed-Solomon code with 8-byte error corre cting ability.  The output of the Reed-Solomon enco der \nthen passes through a Forney-style convolutional in terleaver, and the output is further encoded using a \npunctured convolutional encoder whose code rate can  be 1/2, 2/3, 3/4, 5/6, or 7/8.  Finally the output  of the \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  17  Functional Description  \n \npunctured convolutional encoder is interleaved usin g a bit-wise interleaving and symbol interleaving.  The \nscrambler, encoders, and interleavers are specified  in EN 300 744. \n \n7.5.2 Frequency-Domain Signal Processing \n \nThe output of the symbol interleaver is mapped onto  QPSK, 16-QAM, or 64-QAM constellations in accordan ce \nto EN 300 744.  The resulting constellation points are then grouped into OFDM frames according to the \nDVB-T frame structure.  Each OFDM symbol is process ed by the Fast Fourier Transformer (FFT) of IT9500,  \nthe core of which uses a 50-bit internal architectu re to ensure excellent accuracy.   \n \n7.5.3 Time-Domain Signal Processing \n \nThe FFT output is re-sampled using a high quality r ate converter.  At the core of the rate converter a re \nadaptively controlled low-order polynomial interpol ators, so that multiple signal bandwidths can be su pported at \na low cost.  The output of the rate converter is th en directly applied to the DAC without further proc essing. \n \n \n7.6 2-Wire Interfaces  \n \nIT9500 provides a 2-wire interface for communicatin g with the host. It is also used to communicate wit h the \nsecond IT9500 series receiver IC for TS/USB recepti on. The IT9500 2-wire Interface uses, respectively,  pins \nIOSDA for the serial data and IOSCL for the serial clock.  The bus address of the IT9500  2-wire Interface is \ndetermined by the strapping pins GPIOH6 and GPIOH5.   When IT9500 is first powered on, the RESETN pin \nshould be held low.  Given the IT9500 is desired fo r USB mode or the slave device under TS TS/USB mode , \nas the RESETN pin transitions from low to high, the  logic level of the strapping pins GPIOH6 and GPIOH 5 are \nlatched to determine the 2-wire bus address, as sho wn in Table 7-3.  Note that the logic level of the strapping \npins, GPIOH6 and GPIOH5, also determines its operat ion mode, as described in Table 5-. \n \n \nTable 7-3. IT9500 2-wire bus address mapping table \n{GPIOH6, \nGPIOH5} at \nstrapping 2-Wire Bus \nAddress \n{0,0} 0x38 \n{0,1} 0x3A \n \n \nThe IT9500 2-wire Interface supports both read and write operations.  The circuit works as a slave tra nsmitter \nin the read operation mode and slave receiver in th e write operation mode to communicate with the Host . To \ncommunicate with the second ITE series IC, the inde pendent master circuit works as a master transmitte r in \nthe write operation mode and master receiver in the  read operation mode. \n \nDetails on using the 2-wire Interface can be found in IT9500 Programming Guide . \n \n \n7.7 Host Interfaces  \n \nIT9507/9503 provides flexible interface, the so-cal led Host Interface, for connecting to the host in s tand-alone \napplications, and for connecting to the master devi ce, slave device, or the host in the TS/USB receivi ng mode. \nDepending on the application, this Host Interface c an be configured into input interfaces. Host Interf ace \ncomprises pins HOST_B0~HOST_B11.   \n \nIT9507/9503 Host Interface (HOST_B0~HOST_B11) is us ed for connecting to the host in stand-alone modes,  \nor for connecting to the master/slave device or the  host in the TS/USB mode.  When connecting to the h ost, \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  18  Functional Description  \n \nHost Interface (HOST_B0~HOST_B11) is configured int o the TS mode with appropriate address selection by  \nappropriate setting the strapping pins listed in Ta ble 5-. When connecting to the slave device, Host I nterface \nshould be configured as the TS input interface for TS/USB receiving. \nDetails on how to configure the IT9500 host interfa ces can be found in IT9500 Programming Guide . \n \n \n \n7.7.1 Transport Stream Interface \n \nThe pin descriptions of Host Interface of IT9500 un der TS mode are listed in Table 7-4. \n \n \nTable 7-4. IT9500 TS interface pins \nTS Input Interface \n(IT9507 /9503 ) \nPin Name \nFunction Description \nHOST_B0 MPEG Data[7] \nHOST_B1 MPEG Data[6] \nHOST_B2 MPEG Data[5] \nHOST_B3 MPEG Data[4] \nHOST_B4 MPEG Data[3] \nHOST_B5 MPEG Data[2] \nHOST_B6 MPEG Data[1] \nHOST_B7 MPEG Data[0] # MPEG transport \nstream data. \n# 8-bit in the parallel \nmode and 1-bit in the \nserial mode. \n# Data[0] or Data[7] \ncan be the data pin  in \nthe serial mode  \nHOST_B8 MPEG Clock MPEG clock  \nHOST_B9 MPEG Valid MPEG data valid \nHOST_B10 MPEG Sync MPEG packet sync \npulse \nHOST_B11 MPEG Fail MPEG uncorrectable \npacket indicator \n  \n \n \nThe TS interface of IT9500 offers both parallel/ser ial input.  For IT9500 (IT9507/9503) operating in t he TS \nmode to communicate from the Host, the TS interface  can operate in the parallel input mode, serial inp ut mode, \nor be disabled.  A timing diagram of the parallel i nput mode is shown in the example of Figure 7-1.  F or the \nserial input mode, the TS data can be configured to  be input on Data[7] or Data[0].  On the other hand , for an \nIT9500 (IT9507/9503) operating in the standard USB2 .0 mode, the transport stream interface is disable by \nstrapping and should no input driving during operat ion.  A table of IT9500 TS interface modes is given  in Table \n7-5. \n \nThe IT9500 transport stream interface is fully conf igurable.  The list of configurable parameters is s hown in \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  19  Functional Description  \n \nTable 7-6.  Details on configuring the IT9500 TS in terface are available in IT9500 Programming Guide. \n \n \n \nMPEG Clock \nMPEG Data[7:0]\nMPEG Valid \nMPEG Sync \nMPEG \nFAIL SYNC Byte 1 Byte 2 Byte 3 Byte 4\n \nFigure 7-1. An example of TS parallel interface tim ing diagram \n \n \n \n \n \nTable 7-5. The IT9500  TS interface mode selection \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n Part Number Operation Mode  TS interface operation modes \nSerial Input.  Data is on Data[7] or \nData[0].  \nIT9507/9503  \nStandard USB2.0 \nmode Parallel Input \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  20  Functional Description  \n \n \n \n \n \nTable 7-6. Configurable parameters of the IT9500 TS  interface \n \nParameter Selections \nInput Mode Parallel Input \nSerial Input  \nInput data pin of serial mode. Data[7] or Data[0] \nBit-Order For Parallel Mode: \nData[7] can be MSB or LSB \nFor Serial Mode: \n  Can be MSB first or LSB first. \nStyle of the MPEG-2 sync byte  MPEG-2 style or DVB-T style. \nSignal polarity Clock, Sync, Valid, and Fail can be \nindependently configured to be \nactive high or low. \nThe style of MPEG Valid Continuous or gapped. \nThe gap between consecutive \n188-byte payloads in units of \nbyte times.   0 ~ 255 \nMPEG Sync assertion for the \nserial output mode, select \nwhether MPEG Sync is \nasserted only for the first bit or \nfor all bits of the first byte. Asserted for all bits of the first byte \nor for the first bit only. \nMPEG Clock frequency  Configurable \nMPEG Sync pin for the serial \ninput mode Can be used or wired to ground. \n \n \n \n \n7.7.1.1 Serial and Parallel Input Interface \n \nThe TS interface of IT9500  can become an input interface for accepting a TS st ream and transmitted to \nreceiver.  Both parallel and serial data are suppor ted for transmitted TS stream.  An example timing d iagram \nfor the IT9500 TS serial input interface is shown i n Figure 7-2. \n \n \n \n \n \n \nMPEG Clock   cccccccccccc:::cccccccccccccccc  \nMPEG Data[7]  zmssssssssss:::ssssizzzmsssssss  \nMPEG Valid   lkhhhhhhhhhh:::hhhhtlllkhhhhhhh  \nMP Sync (bit length)  lktlllllllll:::llllllllktllllll \n \nFigure 7-2. Timing diagram of the IT9500  TS serial input interface \n \nMPEG Sync of IT9500  can be wired to the ground if MPEG Sync is not avai lable from the TS stream provider. \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  21  Functional Description  \n \n \n7.8 USB Interface \n \nIT9500  supports USB 2.0 standard with many configurable pa rameters in the Endpoint 0 descriptors. \n \n7.8.1 USB Descriptors \n \nMost strings and parameters in the descriptors are configurable in the external EEPROM, including: \nDevice descriptors:  vender ID, product ID, device release number, manufacturer string index, product string \nindex, serial number string index, configuration ch aracteristics (self-powered, remote wake-up, …etc.) , max \npower consumption, and interrupt endpoint (Endpoint  3) polling interval; and \n \nStrings: the string description of the manufacturer  and the product and the serial number.  These stri ngs are \ndefined in USB 2.0 standard. \n \nPlease refer IT9500 Programming Guide for details o n the external EEPROM. \n \n \n7.8.2 USB Control Protocol \n \nBasic USB transfer and control scenario detail as f ollow: \n \n7.8.2.1 Default Endpoint (Endpoint 0) \n \nEndpoint 0 is the same as defined in USB 2.0 standa rd. \n \n7.8.2.2 Control Message \n \nProprietary control messages are sent through a req uest-and-reply model.  Any request packet correspon ds \nto a reply packet, unless the communication is malf unctioning.  A sequence number field is employed in  each \ncontrol packet to resolve the late reply and duplic ate request/reply problems. \n \nThe available control messages include those for ge tting the current configuration, downloading the fi rmware, \ncomputing firmware checksum, booting IT9500, copyin g the firmware to a slave device, reading and writi ng the \nIT9500  memory, as well as 2-wire bus control messages, sof tware reset control messages, and Control Unit \ncommand control messages \n \n7.8.2.3 Data Message \n \nData messages convey the transport streams received  by IT9500 . \n \n \n7.9 IR Interface \n \nIT9500 supports IR protocols such as NEC, RC5,  and RC6.  The IR function can be enabled or disable d and \nthe IR protocol can be selected by appropriately se tting the corresponding fields in the external EEPR OM.  \nFor IT9500  operating in the standard USB 2.0 mode, it consider ed as a USB composite device with HID when \nthe IR function is enabled.  Otherwise it is a USB single device.  More details on EEPROM settings are  \navailable in IT9500 Programming Guide.  The IT9500 IR decoder decodes raw signals received from the IR  \nphoto-receiver.  Then the demodulated signals are c onverted to HID (Human Interface Devices) format \naccording to a translation table that is downloaded  from the driver via the memory write protocol (See  7.8.2 for \nmore details on USB control protocols).  At last th e USB host receives IR messages via USB Endpoint 3.  \n \nMore details of the IT9500 IR interface are availab le in IT9500 Programming Guide .  \n \n7.9.1 The Function Keys and Alternative Keys \n \nThe function key (FN) is used to create alternative  key sequences for a remote control.  When FN of a remote \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  22  Functional Description  \n \ncontrol is pressed, an alternative key sequence is initiated, and any keys pressed are considered “alt ernative” if \nthey are pressed within a predefined expiration tim e after the previous key press.  This design enable s a \nremote control with fewer keys (buttons) to almost double its “effective” number of keys.  IT9500 will  not send \nany key when only the function key is pressed \n \nAlternative keys are supported in IT9500 as mention ed in IT9500 Programming Guide. \n \n \n7.9.2 The External EEPROM \n \nAn external EEPROM can be used for storing USB rela ted information and possibly other hardware related  \ninformation in systems using IT9500.  The content a nd format of the external EEPROM  is given in detail in \nIT9500 Programming Guide . \n \n \n7.9.3 Boot Scheme \n \nDetailed boot scheme of IT9500 is described in IT9500 Programming Guide.   \n \n7.10 GPIO Interface \n \nPlease refer to IT9500 GPIO User Manual  for application detail. \n \n \n  \n \n \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  23  Power Modes  \n \n \n8. Power Modes \n8.1 Power Modes \n \nIT9500 supports the following power modes, as shown  in Table 8-1: \n1. Suspend – all functions are turned off except fo r one internal slow clock and the suspend control \nblock. It could be initiated by USB suspend operati on or by applying a high voltage on the \nGPIOH5 pin with appropriate parameters setting.  \n \n \nTable 8-1. Power mode table \nStates Slow clock IT9500 Host \ninterface  \nSuspend ON OFF \n(Only USB PHY \nand control \nblock active) OFF \n \n \nThe transition time between each power state is lis ted in Table 8-2. \n \n \nTable 8-2. IT9500 power state transition time \n                  \nTo \nFrom Suspend mode \nSuspend mode N/A \n \n  \n \n \n8.2  Current Consumption \n \nFor the current consumption detail, please refer to  IT9500 Power Consumption Report. \n\n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  25  Register Descriptions  \n \n9. Register Descriptions \nFor register descriptions, please refer to IT9500 Programming Guide . \n\n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  27   DC Characteristics  \n \n10. DC Characteristics \n \n10.1 Absolute Maximum Ratings* \n \n \nTable 10-1. IT9500 absolute maximum ratings \nParameter Symbol Min Max Unit \nCore Power Voltage VDD1 -0.3 1.32 V \nI/O Power Voltage VCC3V -0.3 3.6 V \nUSB Power Supply AVDDHP -0.3 3.6 V \nInternal Regulator Power Voltage VDDAH_REG  \nVCC3V -0.3 3.6 V \nVoltage on input pins VI -0.3 VCC3V+0.3 V \nVoltage on output pins VO -0.3 VCC3V+0.3 V \nStorage Temperature Tstg -40 150 ºC \nJunction Temperature Tj  125 ºC \nAir Flow  0 1 2 3 m/s  MQFN64 Junction-Ambient Thermal Resistance \n(2-layer PCB) Rth(j-a) 63.1  50.5  45.5  43 ºC/W \nAir Flow  0 1 2 3 m/s  MQFN64 Junction-Ambient Thermal Resistance \n(4-layer PCB) Rth(j-a) 24.4  21.4  20.2  19.7 ºC/W \n \n \n*Comments \nStresses above those listed under "Absolute Maximum  Ratings" may cause permanent damage to this device . \nThese are stress ratings only. Functional operation  of this device at these or any other conditions ab ove those \nindicated in the operational sections of this speci fication is not implied or intended. Exposure to th e absolute \nmaximum rating conditions for extended periods may affect device reliability. \n \n \n \n \n \n \n \n10.2 Operating Conditions \n \nTable 10-2. IT9500 operating conditions \nParameter Symbol Min Typ Max Unit \nVHF band III frequency range IN_VHF 50  300  MHz  \nUHF band frequency range IN_UHF 300  950  MHz  \nCore Power VCC 1.08 1.2 1.32  V \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  28   DC Characteristics  \n \nI/O Power Voltage VCC3V 2.97 3.3 3.6  V \nPower for USB AVDDHP 2.97 3.3 3.6  V \nInternal Regulator Power Supply VDDAH_REG \n1 \nVCC3V 3.0      3.3       3.6  V \nAmbient Operating Temperature \n(Commercial) Ta 0  70 ºC \nAmbient Operating Temperature \n(Industrial) Ta -40  85 ºC \n \n \n \n10.3 DC Electrical Characteristics \n \nTable 10-3. IT9500  DC electrical characteristics \nNote: RF_VDD=3.3V, VDD1=1.2V, VCC3V=3.3V, AVDDHP=3. 3V, and Ta=25 ºC unless otherwise specified. \nParameter Symbol Test Condition Min. Typ Max. Unit  \nHigh Level Input Voltage for 3.3v IO VIH  2.0   V \nLow Level Input Voltage for 3.3v IO VIL    0.8 V \nInput Capacitance Cin   3  pF \nUSB mode   380   mW  Power Consumption (Operating , with \ninternal voltage regulator) Pop * MPEG-TS mode   350  mW  \n  Suspend (USB)         Power Consumption ( Suspend, with \ninternal voltage regulator) Psus    Suspend (by GPIOH5)         mW  \nHigh Level Output Voltage for 3.3v IO  VOH   3.0   V \nLow Level Output Voltage for 3.3v IO  VOL     0.4 V \nHigh/Low Level Output Current IOH/IOL Digital Output Pins 0  4 mA \nHigh/Low Level Output Current IOH/IOL 5V tolerant Open-Drain 0  2 mA \nUSB mode  115  mA Operation C urrent for 3.3V (include \ninternal voltage regulator)  \nMPEG-TS mode  105  mA \nOperation Current for 1.4V    60  mA \nOperation Current for 1.2V    30  mA \nNote: *Test signal: Mode 3, 64QAM, Code Rate 7/8, G I 1/32 for DVB-T. \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  29    AC Characteristics  \n \n \n11. AC Characteristics \n \n11.1 TS Input  \n \n \n \n \nFigure 11-1. IT9500 TS input timing diagram \n \n \n \n \n \n \nTable 11-1. IT9500 TS input timing \nParameter Requirement Unit \nInput Set-up Time 8.29 ns \nInput Hold Time 0.5 ns \n \n \n \n \n11.2 2-Wire Bus Output Timing \n \n \n \nFigure 11-2. IT9500  2-wire bus output timing diagram. \n \n \n \nTable 11-2. IT9500  2-wire bus output timing. \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  30    AC Characteristics  \n \nParameter  Description Min. Max. Unit \nTDmin  Minimum valid delay of 2-wire bus output T/2 + 2  NA ns \nTDmax  Maximum valid delay of 2-wire bus output  NA T/2+6 ns \n \n \n \n \n11.3 2-Wire Bus Input Timing \n \n TDsetup  TDhold \n SCL  \n \nSDA  \n T/2 \n \nFigure 11-3. IT9500 2-wire bus input timing diagram . \n \n \n \nTable 11-3. IT9500 2-wire bus input timing. \nParameter  Description Min. Max. Unit \nTDsetup 2-wire bus input setup time  2 T/2 -2 ns \nTDhold 2-wire bus input hold time 2 T/2 -2 ns \n \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  31    Package Information  \n \n12. Package Information \nIT9507 /9503 FN – MQFN64  \n \n \n\n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  33      Ordering Information  \n \n13. Ordering Information \n \n \n \nPart Number Description Package Body Size \nIT9507FN/AX Commercial grade baseband transmitter for digital T V with \nUSB and TS interfaces 64-pin MQFN 8mm × 8mm  \nIT9507FN-I/AX Industrial specification of 9507 64-pin MQFN 8mm × 8mm \nIT9503FN/AX Commercial grade baseband transmitter for digital T V with \nUSB and TS interfaces,  \nSupport QPSK/16QAM mode and guard Interval 1/4 & 1/ 8 \nonly 64-pin MQFN 8mm × 8mm \nIT9503FN-I/AX Industrial specification of 9503 64-pin MQFN 8mm × 8mm \n\n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  35  Top Marking Information  \n \n \n \n \n \n \n \nIT9507FN \n \n \n12XX-AXX \n \n \nXXXXXX  \n    \n DATE  CODE \n(The th week of the year 2012) \n \n                LOT ID  14. Top Marking Information \n \n                                                              \n \n                                                              \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n PART  NO. \nTRACKING CODE  \n \n \n \n \n \n \nwww.ite.com.tw  IT9500 V1.1  36  Terms and Conditions of Sale  \n \n ITETECH.INC.TERMSANDCONDITIONSOFSALE(Rev:2005)\n0.PARTIES\nITETech.Inc.(“Seller”)isacompanyheadquarteredinTaiw an,Republicof\nChina,andincorporatedunderlawsofRepublicofChina,Buy erisacompanyoran\nentity,purchasingproductfromITETech.Inc..\n1.ACCEPTANCEOFTERMS\nBUYERACCEPTSTHESETERMS(i)BYWRITTENACCEPTANCE(BY\nPURCHASEORDEROROTHERWISE),OR(ii)BYFAILURETORETURNGO ODS\nDESCRIBEDONTHEFACEOFTHEPACKINGLISTWITHINFIVEDAYSOF\nTHEIRDELIVERY.\n2.DELIVERY\n(a) DeliverywillbemadeFreeCarrier(Incoterms),Seller\' swarehouse,Science-\nBasedIndustrialPark,Hsinchu,Taiwan.\n(b) TitletothegoodsandtheentireriskwillpasstoBuyerup ondeliverytocarrier.\n(c) Shipmentsaresubjecttoavailability. Sellershallmak eeveryreasonableeffort\ntomeetthedate(s)quotedoracknowledged;andifSellermak essucheffort,Seller\nwillnotbeliableforanydelays.\n3.TERMSOFPAYMENT\n(a) TermsareasstatedonSeller\'squotation,orifnoneares tated,netthirty(30)\ndays. Accountspastduewillincuramonthlychargeattherat eofonepercent(1%)\npermonth(or,ifless,themaximumallowedbyapplicablelaw )tocoverservicing\ncosts.\n(b) Sellerreservestherighttochangecredittermsatanyti meinitssolediscretion.\n4.LIMITEDWARRANTY\n(a) Sellerwarrantsthatthegoodssoldwillbefreefromdefe ctsinmaterialand\nworkmanshipandcomplywithSeller\'sapplicablepublished specificationsforaperiod\nofninety(90)daysfromthedateofSeller\'sdelivery.Withi nthewarrantyperiodand\nbyobtainingareturnnumberfromSeller,Buyermayrequestr eplacementorrepair\nfordefectivegoods.\n(b) Goodsorpartswhichhavebeensubjecttoabuse(includin gwithoutlimitation\nrepeatedorextendedexposuretoconditionsatorneartheli mitsofapplicable\nabsoluteratings)misuse,accident,alteration,neglect, orunauthorizedrepairor\nimproperapplicationarenotcoveredbyanywarranty. Nowar rantyismadewith\nrespecttocustomproductsorgoodsproducedtoBuyer\'sspec ifications(unless\nspecificallystatedinawritingsignedbySeller).\n(c) Nowarrantyismadewithrespecttogoodsusedindevicesi ntendedforusein\napplicationswherefailuretoperformwhenproperlyusedca nreasonablybeexpected\ntoresultinsignificantinjury(including,withoutlimita tion,navigation,aviationor\nnuclearequipment,orforsurgicalimplantortosupportors ustainlife)andBuyer\nagreestoindemnify,defend,andholdharmlessSellerfroma llclaims,damagesand\nliabilitiesarisingoutofanysuchuses.\n(d) ThisParagraph4istheonlywarrantybySellerwithrespe cttogoodsandmay\nnotbemodifiedoramendedexceptinwritingsignedbyanauth orizedofficerofSeller.\n(e) Buyeracknowledgesandagreesthatitisnotrelyingonan yapplications,\ndiagramsorcircuitscontainedinanyliterature,andBuyer willtestallpartsand\napplicationsunderextendedfieldandlaboratoryconditio ns.Notwithstandingany\ncross-referenceoranystatementsofcompatibility,funct ionality,interchangeability,\nandthelike,thegoodsmaydifferfromsimilargoodsfromoth ervendorsin\nperformance,functionoroperation,andinareasnotcontai nedinthewritten\nspecifications,orastorangesandconditionsoutsidesuch specifications;andBuyer\nagreesthattherearenowarrantiesandthatSellerisnotres ponsibleforsuchthings.\n(f) EXCEPTASPROVIDEDABOVE,SELLERMAKESNOWARRANTIESOR\nCONDITIONS,EXPRESS,IMPLIED,ORSTATUTORY;ANDSELLEREXP RESSLY\nEXCLUDESANDDISCLAIMSANYWARRANTYORCONDITIONOF\nMERCHANTABILITYORFITNESSFORPARTICULARPURPOSEOR\nAPPLICATION.\n5.LIMITATIONOFLIABILITY\n(a) Sellerwillnotbeliableforanyloss,damageorpenaltyr esultingfromcauses\nbeyonditsreasonablecontrol,includingbutnotlimitedto delaybyothers,force\nmajeure,actsofGod,orlaborconditions. Inanysuchevent, thedate(s)forSeller\'s\nperformancewillbedeemedextendedforaperiodequaltoany delayresulting.\n(b) THELIABILITYOFSELLERARISINGOUTOFTHECONTRACTORANY\nGOODSSOLDWILLBELIMITEDTOREFUNDOFTHEPURCHASEPRICEOR\nREPLACEMENTOFPURCHASEDGOODS(RETURNEDTOSELLERFREIGHT\nPRE-PAID)OR,WITHSELLER\'SPRIORWRITTENCONSENT,REPAIRO F\nPURCHASEDGOODS.\n(c) Buyerwillnotreturnanygoodswithoutfirstobtaininga customerreturnorder\nnumber.\n(d) ASASEPARATELIMITATION,INNOEVENTWILLSELLERBELIABL E\nFORCOSTSOFSUBSTITUTEGOODS;FORANYSPECIAL,CONSEQUENTI AL,\nINCIDENTALORINDIRECTDAMAGES;ORLOSSOFUSE,OPPORTUNITY ,\nMARKETPOTENTIAL,AND/ORPROFITONANYTHEORY(CONTRACT,TO RT,\nFROMTHIRDPARTYCLAIMSOROTHERWISE). THESELIMITATIONSSH ALL\nAPPLYNOTWITHSTANDINGANYFAILUREOFESSENTIALPURPOSEOFA NY\nREMEDY.\n(e) NoactionagainstSeller,whetherforbreach,indemnifi cation,contributionor\notherwise,shallbecommencedmorethanoneyearaftertheca useofactionhas\naccrued,ormorethanoneyearaftereithertheBuyer,useror otherpersonknewor\nwithreasonablediligenceshouldhaveknownofthematteror ofanyclaimof\ndissatisfactionordefectinvolved;andnosuchclaimmaybe broughtunlessSeller\nhasfirstbeengivencommerciallyreasonablenotice,afull writtenexplanationofall\npertinentdetails,andagoodfaithopportunitytoresolvet hematter.\n(f) BUYEREXPRESSLYAGREESTOTHELIMITATIONSOFTHIS\nPARAGRAPH5ANDTOTHEIRREASONABLENESS.\n6.SUBSTITUTIONSANDMODIFICATIONSSellermayatanytimemakesubstitutionsforproductordere dwhichdonot\nmateriallyandadverselyaffectoverallperformancewitht hethencurrent\nspecificationsinthetypicalandintendeduse. Sellerrese rvestherighttohalt\ndeliveriesandshipmentsandalterspecificationsandpric eswithoutnotice. Buyer\nshallverifythattheliteratureandinformationiscurrent beforepurchasing.\n7.CANCELLATION\nThepurchasecontractmaynotbecanceledbyBuyerexceptwit hwritten\nconsentbySellerandBuyer\'spaymentofreasonablecancell ationcharges(including\nbutnotbelimitedtoexpensesalreadyincurredforlaborand material,overhead,\ncommitmentsmadebySeller,andareasonableprofit).\n8.INDEMNIFICATION\nSellerwill,atitsownexpense,assistBuyerwithtechnical supportand\ninformationinconnectionwithanyclaimthatanypartsassh ippedbySellerunderthe\npurchaseorderinfringeanyvalidandenforceablecopyrigh t,ortrademark,provided\nhowever,thatBuyer(i)givesimmediatewrittennoticetoSe ller,(ii)permitsSellerto\nparticipateandtodefendifSellerrequeststodoso,and(ii i)givesSellerallneeded\ninformation,assistanceandauthority.However,Sellerwi llnotberesponsiblefor\ninfringementsresultingfromanythingnotentirelymanufa cturedbySeller,orfromany\ncombinationwithproducts,equipment,ormaterialsnotfur nishedbySeller. Sellerwill\nhavenoliabilitywithrespecttointellectualpropertymat tersarisingoutofproducts\nmadetoBuyer\'sspecifications,code,ordesigns.\nExceptasexpresslystatedinthisParagraph8orinanotherw ritingsignedbyan\nauthorizedofficer,Sellermakesnorepresentationsand/o rwarrantieswithrespectto\nintellectualand/orindustrialpropertyand/orwithrespe cttoclaimsofinfringement.\nExceptastoclaimsSelleragreesinwritingtodefend,BUYER WILLINDEMNIFY,\nDEFENDANDHOLDHARMLESSSELLERFROMALLCLAIMS,COSTS,LOSS ES,\nANDDAMAGES(INCLUDINGATTORNEYSFEES)AGAINSTAND/ORARIS ING\nOUTOFGOODSSOLDAND/ORSHIPPEDHEREUNDER.\n9.NOCONFIDENTIALINFORMATION\nSellershallhavenoobligationtoholdanyinformationinco nfidenceexceptas\nprovidedinaseparatenon-disclosureagreementsignedbyb othparties.\n10.ENTIREAGREEMENT\n(a) Thesetermsandconditionsaretheentireagreementandt heonly\nrepresentationsandunderstandingsbetweenSellerandBuy er,andnoaddition,\ndeletionormodificationshallbebindingonSellerunlesse xpresslyagreedtoin\nwrittenandsignedbyanofficerofSeller.\n(b) Buyerisnotrelyinguponanywarrantyorrepresentation exceptforthose\nspecificallystatedhere.\n11.APPLICABLELAW\nThecontractandallperformanceanddisputesarisingoutof orrelatingtogoods\ninvolvedwillbegovernedbythelawsofR.O.C.(Taiwan,Repu blicofChina),without\nreferencetotheU.N.ConventiononContractsfortheIntern ationalSaleofGoodsorto\nconflictoflawsprinciples.Buyeragreesatitssoleexpens etocomplywithallapplicablelaws\ninconnectionwiththepurchase,useorsaleofthegoodsprov idedhereunderandto\nindemnifySellerfromanyfailurebyBuyertosocomply.With outlimitingtheforegoing,Buyer\ncertifiesthatnotechnicaldataordirectproductsthereof willbemadeavailableorre-exported,\ndirectlyorindirectly,toanycountrytowhichsuchexporto raccessisprohibitedorrestricted\nunderR.O.C.lawsorU.S.lawsorregulations,unlesspriora uthorizationisobtainedfromthe\nappropriateofficialsandagenciesofthegovernmentasreq uiredunderR.O.C.orU.S.laws\norregulations.\n12.JURISDICTIONANDVENUE\nThecourtslocatedinHsinchu,Taiwan,RepublicofChina,wi llhavethesoleand\nexclusivejurisdictionandvenueoveranydisputearisingo utoforrelatingtothecontractor\nanysaleofgoodshereunder.Buyerherebyconsentstothejur isdictionofsuchcourts.\n13.ATTORNEYS\'FEES\nReasonableattorneys\'feesandcostswillbeawardedtothep revailingpartyinthe\neventoflitigationinvolvingand/orrelatingtotheenforc ementorinterpretationofthecontract\nand/oranygoodssoldunderit.\n \n \n'}]
!==============================================================================!
### Component Summary: IT9507FN from ITE Tech, Inc.

#### Key Specifications:
- **Voltage Ratings:**
  - Core Power Voltage: 1.08V to 1.32V
  - I/O Power Voltage: 2.97V to 3.6V
  - USB Power Supply: 2.97V to 3.6V
  - Internal Regulator Power Voltage: 3.0V to 3.6V

- **Current Ratings:**
  - Operating Current (USB mode): 115 mA
  - Operating Current (MPEG-TS mode): 105 mA
  - Operating Current (1.4V): 60 mA
  - Operating Current (1.2V): 30 mA

- **Power Consumption:**
  - USB mode: 380 mW
  - MPEG-TS mode: 350 mW
  - Suspend mode: Power consumption not specified

- **Operating Temperature Range:**
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C

- **Package Type:**
  - 64-pin MQFN (8mm x 8mm)

- **Special Features:**
  - Integrated voltage regulator for single supply operation (2.7V to 3.6V)
  - Supports multiple modulation schemes (QPSK, 16-QAM, 64-QAM)
  - On-chip local oscillator for RF mixing
  - USB 1.1 and 2.0 compatible interface
  - Integrated transport stream de-multiplexer
  - GPIO support with up to 8 independent pins

- **Moisture Sensitive Level (MSL):**
  - Not specified in the provided text.

#### Description:
The **IT9507FN** is a highly integrated baseband transmitter designed for digital terrestrial television applications, specifically compliant with the DVB-T standard. It functions as a modulator that converts digital signals into a format suitable for transmission over terrestrial broadcast channels. The device supports various modulation schemes and is capable of handling different bandwidths and coding rates, making it versatile for various broadcasting needs.

#### Typical Applications:
The IT9507FN is typically used in:
- **Digital TV Broadcasting:** It serves as a transmitter in digital TV head-end systems, enabling the delivery of high-definition content over terrestrial networks.
- **Wireless Communication Systems:** Its low power consumption and compact design make it suitable for portable and embedded applications.
- **Consumer Electronics:** It can be integrated into set-top boxes, digital TVs, and other consumer devices that require digital signal processing and transmission capabilities.
- **Professional Broadcasting Equipment:** The device is also applicable in community and professional broadcasting setups, where reliable and high-quality signal transmission is essential.

This summary encapsulates the essential characteristics and applications of the IT9507FN, providing a clear understanding of its capabilities and intended use cases.