$version Generated by VerilatedVcd $end
$date Fri Nov 18 22:33:44 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  8 # A [7:0] $end
  $var wire 32 $ instr [31:0] $end
  $scope module instr_mem $end
   $var wire  8 # A [7:0] $end
   $var wire 32 % ADDRESS_WIDTH [31:0] $end
   $var wire 32 & DATA_WIDTH [31:0] $end
   $var wire 32 $ instr [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000001000 %
b00000000000000000000000000100000 &
#2
b00000001 #
b00001111111100000000001100010011 $
#4
b00000010 #
b00000000000000000000010100010011 $
#6
b00000011 #
b00000000000000000000010110010011 $
#8
b00000100 #
b00000000000001011000010100010011 $
#10
b00000101 #
b00000000000101011000010110010011 $
#12
b00000110 #
b11111110011001011001110011100011 $
#14
b00000111 #
b11111110000000110001100011100011 $
#16
b00001000 #
b00000000000000000000000000000000 $
#18
b00001001 #
