/* Generated by Yosys 0.9+2406 (git sha1 2478b28, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/root/anaconda3/conda-bld/yosys_1594903755533/work=/usr/local/src/conda/yosys-0.6.0_0013_g2478b28 -fdebug-prefix-map=/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda=/usr/local/src/conda-prefix -fPIC -Os) */

(* top =  1  *)
(* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:31.1-311.10" *)
module AL4S3B_FPGA_top(arnold_clk_o, arnold_rst_o);
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:950.17-950.32" *)
  (* unused_bits = "0" *)
  wire _00_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:933.17-933.25" *)
  (* unused_bits = "0" *)
  wire _01_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:930.17-930.28" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _02_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:929.17-929.26" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _03_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:957.17-957.28" *)
  (* unused_bits = "0" *)
  wire _04_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:958.17-958.29" *)
  (* unused_bits = "0" *)
  wire _05_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:959.17-959.28" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] _06_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:949.17-949.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] _07_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:936.17-936.29" *)
  (* unused_bits = "0" *)
  wire _08_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:941.17-941.25" *)
  (* unused_bits = "0" *)
  wire _09_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:942.17-942.29" *)
  (* unused_bits = "0" *)
  wire _10_;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:951.17-951.26" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [23:0] _11_;
  wire \Device_ID(0) ;
  wire \Device_ID(1) ;
  wire \Device_ID(10) ;
  wire \Device_ID(11) ;
  wire \Device_ID(12) ;
  wire \Device_ID(13) ;
  wire \Device_ID(14) ;
  wire \Device_ID(15) ;
  wire \Device_ID(2) ;
  wire \Device_ID(3) ;
  wire \Device_ID(4) ;
  wire \Device_ID(5) ;
  wire \Device_ID(6) ;
  wire \Device_ID(7) ;
  wire \Device_ID(8) ;
  wire \Device_ID(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:119.17-119.28" *)
  wire Interrupt_o;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:89.17-89.25" *)
  wire Sys_Clk0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:90.17-90.29" *)
  wire Sys_Clk0_Rst;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:92.17-92.25" *)
  (* unused_bits = "0" *)
  wire Sys_Clk1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:93.17-93.29" *)
  wire Sys_Clk1_Rst;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:87.17-87.23" *)
  wire WB_CLK;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:106.17-106.23" *)
  wire WB_RST;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:107.17-107.28" *)
  wire WB_RST_FPGA;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WB_RST_LUT2_I0.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WB_RST_LUT2_I0.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WB_RST_LUT2_I0.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WB_RST_LUT2_I0.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WB_RST_LUT2_I0.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WB_RST_LUT2_I0.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WB_RST_LUT2_I0.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WB_RST_LUT2_I0.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WB_RST_LUT2_I0.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:105.17-105.24" *)
  wire WBs_ACK;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  wire \WBs_ADR(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:97.17-97.24" *)
  (* unused_bits = "0" *)
  wire \WBs_ADR(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:99.17-99.29" *)
  wire \WBs_BYTE_STB(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:99.17-99.29" *)
  wire \WBs_BYTE_STB(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:99.17-99.29" *)
  wire \WBs_BYTE_STB(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:99.17-99.29" *)
  wire \WBs_BYTE_STB(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_BYTE_STB_LUT2_I0.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_BYTE_STB_LUT2_I0.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_BYTE_STB_LUT2_I0.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_BYTE_STB_LUT2_I0.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_BYTE_STB_LUT2_I0.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_BYTE_STB_LUT2_I0.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_BYTE_STB_LUT2_I0.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_BYTE_STB_LUT2_I0.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_BYTE_STB_LUT2_I0.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_BYTE_STB_LUT2_I0_1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_BYTE_STB_LUT2_I0_1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_1.XSL ;
  wire WBs_BYTE_STB_LUT2_I0_1_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_BYTE_STB_LUT2_I0_2.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_BYTE_STB_LUT2_I0_2.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_2.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_2.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_2.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_2.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_2.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_2.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_2.XSL ;
  wire WBs_BYTE_STB_LUT2_I0_2_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_BYTE_STB_LUT2_I0_3.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_BYTE_STB_LUT2_I0_3.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_3.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_3.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_3.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_3.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_3.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_3.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_BYTE_STB_LUT2_I0_3.XSL ;
  wire WBs_BYTE_STB_LUT2_I0_3_O;
  wire WBs_BYTE_STB_LUT2_I0_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:98.17-98.24" *)
  wire WBs_CYC;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:101.17-101.23" *)
  (* unused_bits = "0" *)
  wire WBs_RD;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:103.17-103.27" *)
  wire \WBs_RD_DAT(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT2_O_1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT2_O_1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT2_O_1.XSL ;
  wire WBs_RD_DAT_LUT2_O_1_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT2_O_2.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT2_O_2.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT2_O_2.XSL ;
  wire WBs_RD_DAT_LUT2_O_2_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TSL ;
  wire WBs_RD_DAT_LUT2_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_1.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_1.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_10.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_10.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_10.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_10.XSL ;
  wire WBs_RD_DAT_LUT3_O_10_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TSL ;
  wire WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_11.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_11.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_11.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_11.XSL ;
  wire WBs_RD_DAT_LUT3_O_11_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_12.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_12.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_12.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_12.XSL ;
  wire WBs_RD_DAT_LUT3_O_12_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_13.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_13.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_13.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_13.XSL ;
  wire WBs_RD_DAT_LUT3_O_13_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_14.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_14.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_14.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_14.XSL ;
  wire WBs_RD_DAT_LUT3_O_14_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_15.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_15.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_15.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_15.XSL ;
  wire WBs_RD_DAT_LUT3_O_15_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_16.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_16.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_16.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_16.XSL ;
  wire WBs_RD_DAT_LUT3_O_16_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_17.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_17.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_17.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_17.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_17.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_17.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_17.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_17.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_17.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_17.XSL ;
  wire WBs_RD_DAT_LUT3_O_17_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_18.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_18.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_18.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_18.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_18.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_18.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_18.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_18.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_18.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_18.XSL ;
  wire WBs_RD_DAT_LUT3_O_18_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_19.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_19.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_19.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_19.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_19.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_19.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_19.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_19.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_19.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_19.XSL ;
  wire WBs_RD_DAT_LUT3_O_19_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_1_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XSL ;
  wire WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_1_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_2.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_2.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_2.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_2.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_20.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_20.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_20.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_20.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_20.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_20.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_20.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_20.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_20.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_20.XSL ;
  wire WBs_RD_DAT_LUT3_O_20_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_21.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_21.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_21.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_21.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_21.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_21.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_21.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_21.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_21.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_21.XSL ;
  wire WBs_RD_DAT_LUT3_O_21_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_21_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_22.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_22.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_22.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_22.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_22.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_22.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_22.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_22.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_22.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_22.XSL ;
  wire WBs_RD_DAT_LUT3_O_22_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_2_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TSL ;
  wire WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_3.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_3.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_3.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_3.XSL ;
  wire WBs_RD_DAT_LUT3_O_3_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_4.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_4.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_4.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_4.XSL ;
  wire WBs_RD_DAT_LUT3_O_4_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TSL ;
  wire WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_5.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_5.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_5.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_5.XSL ;
  wire WBs_RD_DAT_LUT3_O_5_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TSL ;
  wire WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_6.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_6.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_6.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_6.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL ;
  wire WBs_RD_DAT_LUT3_O_6_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TSL ;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XSL ;
  wire WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O;
  wire WBs_RD_DAT_LUT3_O_6_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_7.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_7.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_7.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_7.XSL ;
  wire WBs_RD_DAT_LUT3_O_7_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_8.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_8.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_8.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_8.XSL ;
  wire WBs_RD_DAT_LUT3_O_8_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TSL ;
  wire WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_9.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_9.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_9.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_9.XSL ;
  wire WBs_RD_DAT_LUT3_O_9_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TSL ;
  wire WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_I2;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT4_O_1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT4_O_1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT4_O_1.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT4_O_1.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT4_O_1.TSL ;
  wire WBs_RD_DAT_LUT4_O_1_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT4_O_2.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT4_O_2.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT4_O_2.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT4_O_2.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT4_O_2.TSL ;
  wire WBs_RD_DAT_LUT4_O_2_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT4_O_3.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT4_O_3.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT4_O_3.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT4_O_3.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT4_O_3.TSL ;
  wire WBs_RD_DAT_LUT4_O_3_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT4_O_4.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT4_O_4.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT4_O_4.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT4_O_4.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT4_O_4.TSL ;
  wire WBs_RD_DAT_LUT4_O_4_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL ;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL ;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XSL ;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL ;
  wire WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT4_O_5.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT4_O_5.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT4_O_5.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT4_O_5.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT4_O_5.TSL ;
  wire WBs_RD_DAT_LUT4_O_5_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XSL ;
  wire WBs_RD_DAT_LUT4_O_I1;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:102.17-102.24" *)
  wire WBs_STB;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:100.17-100.23" *)
  wire WBs_WE;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:104.17-104.27" *)
  wire \WBs_WR_DAT(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:75.11-75.23" *)
  output arnold_clk_o;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:76.11-76.23" *)
  output arnold_rst_o;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire arnold_rst_o_dffc_Q_D;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \arnold_rst_o_dffc_Q_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \arnold_rst_o_dffc_Q_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \arnold_rst_o_dffc_Q_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \arnold_rst_o_dffc_Q_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \arnold_rst_o_dffc_Q_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \arnold_rst_o_dffc_Q_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \arnold_rst_o_dffc_Q_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \arnold_rst_o_dffc_Q_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \arnold_rst_o_dffc_Q_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:197.32-197.43" *)
  wire interrupt_o;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:115.11-115.16" *)
  wire reset;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:200.35-200.46" *)
  wire signature_o;
  (* hdlname = "u_AL4S3B_FPGA_IP WB_CLK" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:110.17-110.23" *)
  wire \u_AL4S3B_FPGA_IP.WB_CLK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WB_RST" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:111.17-111.23" *)
  wire \u_AL4S3B_FPGA_IP.WB_RST ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:113.17-113.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_FPGA_Reg" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:159.17-159.33" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_ACK_QL_Reserved" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:160.17-160.36" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:103.17-103.24" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_ADR(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:105.17-105.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:105.17-105.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:105.17-105.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:105.17-105.29" *)
  wire \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_CYC" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:104.17-104.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XSL ;
  wire \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_RD" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:107.17-107.23" *)
  (* unused_bits = "0" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:112.17-112.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_STB" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:108.17-108.24" *)
  wire \u_AL4S3B_FPGA_IP.WBs_STB ;
  (* hdlname = "u_AL4S3B_FPGA_IP WBs_WE" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:106.17-106.23" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WE ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:109.17-109.27" *)
  wire \u_AL4S3B_FPGA_IP.WBs_WR_DAT(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP arnold_clk_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:121.11-121.23" *)
  wire \u_AL4S3B_FPGA_IP.arnold_clk_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP arnold_rst_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:122.11-122.23" *)
  wire \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP clk_12mhz" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:168.9-168.18" *)
  wire \u_AL4S3B_FPGA_IP.clk_12mhz ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:172.17-172.23" *)
  wire \u_AL4S3B_FPGA_IP.clkdiv(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:171.17-171.24" *)
  wire \u_AL4S3B_FPGA_IP.control(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP interrupt_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:124.17-124.28" *)
  wire \u_AL4S3B_FPGA_IP.interrupt_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP reset_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:118.10-118.17" *)
  wire \u_AL4S3B_FPGA_IP.reset_i ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:115.19-115.30" *)
  wire \u_AL4S3B_FPGA_IP.signature_o(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:122.32-122.44|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:123.32-123.48|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TSL ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:119.32-119.45|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved Default_State_nxt" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:120.32-120.49|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_ACK_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XSL ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_ACK_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:82.26-82.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:74.26-74.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(6) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_CLK_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:78.26-78.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_CYC_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:76.26-76.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_RST_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:79.26-79.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_QL_Reserved WBs_STB_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:77.26-77.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:126.27-126.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_ACK_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:90.26-90.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_ACK_o_nxt" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:146.16-146.29|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:81.26-81.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:83.26-83.40|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:83.26-83.40|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:83.26-83.40|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:83.26-83.40|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_CLK_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:87.26-87.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_CLK_i ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:86.26-86.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_RST_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:88.26-88.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_STB_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:85.26-85.35|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers WBs_WE_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:84.26-84.34|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers arnold_reset_i" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:94.19-94.33|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.arnold_reset_i ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:93.19-93.27|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:141.20-141.30|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:92.19-92.28|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:140.20-140.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_AL4S3B_FPGA_Registers interrupt_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:96.21-96.32|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.interrupt_o ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:139.20-139.31|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:101.26-101.37|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5" *)
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_arnold_controller arnold_clk_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:34.17-34.29|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.arnold_clk_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_arnold_controller arnold_rst_o" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:35.17-35.29|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.arnold_rst_o ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_arnold_controller clk" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:28.17-28.20|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clk ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:32.17-32.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(9) ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_arnold_controller clkout" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:38.17-38.23|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0_O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:31.17-31.26|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(1) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(10) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(11) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(12) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(13) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(14) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(15) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(18) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(19) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(2) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(20) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(21) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(22) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(23) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(24) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(26) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(27) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(28) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(29) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(3) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(30) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(31) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(4) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(5) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(6) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(7) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(8) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:37.17-37.25|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(9) ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:479.10-479.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:480.10-480.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:478.10-478.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:487.8-487.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:488.8-488.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:485.8-485.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:489.8-489.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:490.8-490.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:484.8-484.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:608.8-608.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:609.8-609.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:597.8-597.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:610.8-610.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:611.8-611.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:595.8-595.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BSL ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:587.10-587.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:588.10-588.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:589.10-589.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:590.10-590.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:586.10-586.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:604.8-604.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:605.8-605.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:596.8-596.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:606.8-606.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:607.8-607.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:598.8-598.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TBS ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:594.8-594.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL ;
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:516.10-516.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.I0 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:517.10-517.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.I1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:518.10-518.12" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.I2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:515.10-515.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.O ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:529.8-529.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XA1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:530.8-530.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XA2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:523.8-523.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:531.8-531.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB1 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:532.8-532.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2 ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:522.8-522.11" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL ;
  (* hdlname = "u_AL4S3B_FPGA_IP u_arnold_controller rst" *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:29.17-29.20|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2" *)
  wire \u_AL4S3B_FPGA_IP.u_arnold_controller.rst ;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:131.32-131.53" *)
  wire u_gclkbuff_reset_A;
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:117.11-117.25" *)
  wire usb_pu_cntrl_o;
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _12_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ),
    .O_EN(1'h1),
    .\O_PAD_$out (arnold_clk_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:81.9-88.8" *)
  BIDIR_CELL #(
    .DS(1'h0),
    .ESEL(1'h1),
    .FIXHOLD(1'h0),
    .OSEL(1'h1),
    .WPD(1'h0)
  ) _13_ (
    .I_DAT(),
    .I_EN(1'h0),
    .\I_PAD_$inp (),
    .O_DAT(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .O_EN(1'h1),
    .\O_PAD_$out (arnold_rst_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WB_RST_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(Sys_Clk0_Rst),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(WB_RST),
    .XZ(u_gclkbuff_reset_A)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_BYTE_STB_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_BYTE_STB_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_BYTE_STB(2) ),
    .XZ(WBs_BYTE_STB_LUT2_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_BYTE_STB_LUT2_I0_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_BYTE_STB_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_BYTE_STB(3) ),
    .XZ(WBs_BYTE_STB_LUT2_I0_1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_BYTE_STB_LUT2_I0_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_BYTE_STB_LUT2_I0_2.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_BYTE_STB(2) ),
    .XZ(WBs_BYTE_STB_LUT2_I0_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_BYTE_STB_LUT2_I0_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_BYTE_STB_LUT2_I0_2.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_BYTE_STB(3) ),
    .XZ(WBs_BYTE_STB_LUT2_I0_3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h1),
    .XAB(\WBs_RD_DAT_LUT2_O.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT(17) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT2_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h1),
    .XAB(\WBs_RD_DAT_LUT2_O_1.XAB ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT(22) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT2_O_1.XAB ),
    .TA1(1'h0),
    .TA2(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ),
    .TAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ),
    .TBS(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT2_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\WBs_RD_DAT_LUT2_O_2.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .XZ(\WBs_RD_DAT(24) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT2_O_2.XAB ),
    .TA1(1'h0),
    .TA2(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ),
    .TAB(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ),
    .TBS(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT2_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .CZ(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA1 ),
    .TA1(1'h0),
    .TA2(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .TAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .TBS(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(31) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_1.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_1.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_1.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XZ(\WBs_RD_DAT(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_10.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_10.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(15) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_10.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA1 ),
    .TA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TB1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_11.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_11.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(16) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_11.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_12.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_12.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(18) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_12.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_13.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_13.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(19) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_13.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_14.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_14.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(20) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_14.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_15.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_15.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XB2(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XSL(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .XZ(\WBs_RD_DAT(21) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_15.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_16.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_16.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(23) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_16.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_17.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_17.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(25) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_17.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_18.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_18.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XB2(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XSL(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .XZ(\WBs_RD_DAT(26) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT3_O_18.XAB ),
    .TA1(1'h0),
    .TA2(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ),
    .TAB(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ),
    .TBS(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_19.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_19.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(27) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_19.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\WBs_RD_DAT_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XA1 ),
    .XZ(\WBs_RD_DAT_LUT2_O_2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_1.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XA2 ),
    .XAB(\WBs_RD_DAT_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .BAB(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XSL ),
    .TA1(1'h0),
    .TA2(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .TAB(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .TB1(1'h0),
    .TB2(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .TBS(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_2.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_20.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_20.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(28) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_20.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_21.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_21.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_21.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_21.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_21.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_21.XSL ),
    .XZ(\WBs_RD_DAT(29) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_21.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_1.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_1.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_1.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_21.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_22.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_22.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XB2(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XSL(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .XZ(\WBs_RD_DAT(30) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_22.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XA2 ),
    .XB1(1'h0),
    .XB2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XSL(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_2.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XSL ),
    .TA1(1'h0),
    .TA2(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .TAB(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .TBS(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XAB(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .XB1(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_3.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_3.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_3.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_4.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_4.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_4.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA1 ),
    .TA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TB1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_5.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_5.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(7) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_5.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA1 ),
    .TA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TB1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_21.XA1 ),
    .XB1(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XB2(\WBs_RD_DAT_LUT3_O_1.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O_6.XSL ),
    .XZ(\WBs_RD_DAT(8) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O.XSL ),
    .XA2(\WBs_RD_DAT_LUT3_O.XSL ),
    .XAB(\WBs_ADR(2) ),
    .XB1(\WBs_RD_DAT_LUT3_O.XSL ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_1.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_21.XA1 ),
    .XZ(\WBs_RD_DAT_LUT3_O_15.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\WBs_RD_DAT_LUT3_O_15.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XA1 ),
    .XZ(\WBs_RD_DAT_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\WBs_ADR(6) ),
    .XSL(\WBs_ADR(7) ),
    .XZ(\WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\WBs_ADR(4) ),
    .BB1(1'h0),
    .BB2(\WBs_ADR(8) ),
    .BSL(\WBs_ADR(3) ),
    .CZ(\WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\WBs_ADR(4) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_ADR(5) ),
    .TSL(\WBs_ADR(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_6.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XSL(\WBs_RD_DAT_LUT3_O_1.XA1 ),
    .XZ(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ),
    .BB1(\WBs_ADR(2) ),
    .BB2(1'h0),
    .BSL(\WBs_ADR(3) ),
    .CZ(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ),
    .TA1(\WBs_ADR(2) ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ),
    .TB1(\WBs_ADR(2) ),
    .TB2(1'h0),
    .TBS(\WBs_ADR(4) ),
    .TSL(\WBs_ADR(3) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ),
    .XZ(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_ADR(3) ),
    .XZ(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\WBs_ADR(4) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_ADR(2) ),
    .XZ(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ),
    .XA2(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ),
    .XAB(\WBs_ADR(3) ),
    .XB1(1'h0),
    .XB2(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ),
    .XZ(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_1.XA1 ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_21.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_7.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_7.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(9) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_7.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_8.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_8.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(11) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_8.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA1 ),
    .TA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TB1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \WBs_RD_DAT_LUT3_O_9.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XAB(\WBs_RD_DAT_LUT3_O_9.XAB ),
    .XB1(\WBs_RD_DAT_LUT2_O.XSL ),
    .XB2(\WBs_RD_DAT_LUT2_O.XSL ),
    .XSL(\WBs_RD_DAT_LUT3_O.XSL ),
    .XZ(\WBs_RD_DAT(13) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_9.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA1 ),
    .TA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TB1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XZ(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O.c_frag  (
    .BA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT4_O.BAB ),
    .BB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BB2(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BSL(\WBs_RD_DAT_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT(1) ),
    .TA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT4_O.BAB ),
    .TB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .TSL(\WBs_RD_DAT_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_1.c_frag  (
    .BA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT4_O_1.BAB ),
    .BB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BB2(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BSL(\WBs_RD_DAT_LUT4_O_1.BSL ),
    .CZ(\WBs_RD_DAT(4) ),
    .TA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT4_O_1.BAB ),
    .TB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_1.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .CZ(\WBs_RD_DAT_LUT4_O_1.BSL ),
    .TA1(1'h0),
    .TA2(\WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ),
    .TAB(\WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(\WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ),
    .TBS(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_2.c_frag  (
    .BA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT4_O_2.BAB ),
    .BB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BB2(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BSL(\WBs_RD_DAT_LUT4_O_2.BSL ),
    .CZ(\WBs_RD_DAT(6) ),
    .TA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT4_O_2.BAB ),
    .TB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT4_O_2.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_3.c_frag  (
    .BA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT4_O_3.BAB ),
    .BB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BB2(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BSL(\WBs_RD_DAT_LUT4_O_3.BSL ),
    .CZ(\WBs_RD_DAT(10) ),
    .TA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT4_O_3.BAB ),
    .TB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_3.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_3.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XAB(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_4.c_frag  (
    .BA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT4_O_4.BAB ),
    .BB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BB2(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BSL(\WBs_RD_DAT_LUT4_O_4.BSL ),
    .CZ(\WBs_RD_DAT(12) ),
    .TA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT4_O_4.BAB ),
    .TB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_4.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT4_O_4.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ),
    .XZ(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ),
    .XAB(\WBs_ADR(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ),
    .XZ(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_ADR(4) ),
    .XZ(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .XA2(1'h0),
    .XAB(\WBs_ADR(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_ADR(2) ),
    .XZ(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_ADR(2) ),
    .XAB(\WBs_ADR(3) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O),
    .XZ(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\WBs_ADR(6) ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_ADR(5) ),
    .CZ(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ),
    .TA1(\WBs_ADR(8) ),
    .TA2(1'h0),
    .TAB(\WBs_ADR(6) ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_ADR(7) ),
    .TSL(\WBs_ADR(5) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_5.c_frag  (
    .BA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BA2(1'h0),
    .BAB(\WBs_RD_DAT_LUT4_O_5.BAB ),
    .BB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BB2(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .BSL(\WBs_RD_DAT_LUT4_O_5.BSL ),
    .CZ(\WBs_RD_DAT(14) ),
    .TA1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT4_O_5.BAB ),
    .TB1(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT4_O_5.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA1 ),
    .XA2(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA1 ),
    .XAB(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_RD_DAT_LUT4_O_5.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XA2(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XAB(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XZ(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \WBs_RD_DAT_LUT4_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ),
    .BAB(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .CZ(\WBs_RD_DAT_LUT4_O.BSL ),
    .TA1(1'h0),
    .TA2(\WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ),
    .TAB(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .TB1(1'h0),
    .TB2(\WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ),
    .TBS(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) arnold_rst_o_dffc_Q (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(arnold_rst_o_dffc_Q_D),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.arnold_rst_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \arnold_rst_o_dffc_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XAB(\u_AL4S3B_FPGA_IP.arnold_rst_o ),
    .XB1(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(0) ),
    .XZ(arnold_rst_o_dffc_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .XZ(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:767.3-777.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:767.3-777.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_1  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:154.10-154.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:767.3-777.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_dffp_Q_2  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(1'h0),
    .QST(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .XB1(1'h1),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(1) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.c_frag  (
    .BA1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .BB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .CZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(2) ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ),
    .TB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .TSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_dffc_Q  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ),
    .XB1(1'h1),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.c_frag  (
    .BA1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ),
    .BA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ),
    .BAB(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ),
    .BB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ),
    .BB2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ),
    .BSL(\WBs_RD_DAT_LUT3_O_21.XA1 ),
    .CZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ),
    .TA1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ),
    .TA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ),
    .TAB(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ),
    .TB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o ),
    .TSL(\WBs_RD_DAT_LUT3_O_21.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_QL_Reserved.v:142.1-157.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:306.34-321.66|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_dffc_Q_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_dffc_Q  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT2_O_2.XSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ),
    .TB1(1'h0),
    .TB2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ),
    .TBS(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ),
    .TSL(\WBs_RD_DAT_LUT2_O_2.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ),
    .XZ(\WBs_BYTE_STB_LUT2_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ),
    .XZ(\WBs_BYTE_STB_LUT2_I0_2.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_BYTE_STB_LUT2_I0_2.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_BYTE_STB_LUT2_I0_2.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_BYTE_STB_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ),
    .XZ(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\WBs_BYTE_STB_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_2_O),
    .XAB(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_2_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(21) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_2_O),
    .XAB(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_2_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(20) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_2_O),
    .XAB(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_2_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(19) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_2_O),
    .XAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_2_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(18) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_2_O),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_2_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(17) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_2_O),
    .XAB(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_2_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(16) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(15) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(14) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(13) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(12) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_3_O),
    .XAB(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_3_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(30) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(11) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(10) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(9) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(8) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(7) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(6) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(5) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(4) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(3) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(2) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_3_O),
    .XAB(\WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_3_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(29) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O.BAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(1) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(0) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_3_O),
    .XAB(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_3_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(28) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_3_O),
    .XAB(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_3_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(27) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_3_O),
    .XAB(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ),
    .XB1(WBs_BYTE_STB_LUT2_I0_3_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(26) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_3_O),
    .XAB(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_3_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(25) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_3_O),
    .XAB(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ),
    .XB1(WBs_BYTE_STB_LUT2_I0_3_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(24) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_2_O),
    .XAB(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_2_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(23) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_2_O),
    .XAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ),
    .XB1(WBs_BYTE_STB_LUT2_I0_2_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(22) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_3_O),
    .XAB(\WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_3_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(31) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_O),
    .XAB(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(21) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_O),
    .XAB(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(20) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_O),
    .XAB(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(19) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_O),
    .XAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(18) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_O),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .XB1(WBs_BYTE_STB_LUT2_I0_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(17) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_O),
    .XAB(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(16) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TBS ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(15) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_5.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_5.BAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(14) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TBS ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(13) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(12) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_1_O),
    .XAB(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_1_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(30) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TBS ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(11) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_3.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_3.BAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(10) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(9) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(8) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XAB(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TBS ),
    .XB1(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(7) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XAB(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XAB ),
    .XB1(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(6) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XAB(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TBS ),
    .XB1(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(5) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XAB(\WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB ),
    .XB1(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(4) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XAB(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(3) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XAB(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB ),
    .XB1(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(2) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_1_O),
    .XAB(\WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_1_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(29) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XAB(\WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ),
    .XB1(\arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(1) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_1_O),
    .XAB(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_1_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(28) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_1_O),
    .XAB(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_1_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(27) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_1_O),
    .XAB(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_1_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(26) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_1_O),
    .XAB(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_1_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(25) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_1_O),
    .XAB(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_1_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(24) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_O),
    .XAB(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(23) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_O),
    .XAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(22) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(WBs_BYTE_STB_LUT2_I0_1_O),
    .XAB(\WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(WBs_BYTE_STB_LUT2_I0_1_O),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(31) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(5) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(4) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_2.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_2.BAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(3) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(2) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_1.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_1.BAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(1) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(0) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XAB(\WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(14) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(13) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(12) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(11) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(10) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_4.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_4.BAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(9) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(8) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XAB(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(7) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Registers.v:165.1-199.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:257.6-282.5|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ),
    .QST(1'h0),
    .QZ(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(6) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ),
    .XB2(1'h0),
    .XSL(\WBs_WR_DAT(15) ),
    .XZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.t_frag  (
    .TBS(1'h1),
    .XA1(1'h1),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA1 ),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA1 ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA1 ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BAB ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BAB ),
    .TB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA1 ),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA1 ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XAB ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XSL ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ),
    .BSL(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ),
    .BSL(\WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XSL ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BAB ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ),
    .TB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ),
    .TB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ),
    .BSL(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BSL ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ),
    .BSL(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1 ),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1 ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .BSL(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.c_frag  (
    .BA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ),
    .XSL(\WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2 ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ),
    .BSL(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XSL(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h0),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ),
    .XSL(\WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ),
    .XB2(1'h0),
    .XSL(\WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(\WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1 ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1 ),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.c_frag  (
    .BA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .BSL(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XSL ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .TAB(\WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ),
    .TSL(\WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h1),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ),
    .BB1(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XAB ),
    .TA1(\WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT4_O.BAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h1),
    .XBS1(1'h1),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ),
    .BSL(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ),
    .BAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XAB ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XB2 ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ),
    .BAB(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XB2 ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ),
    .TAB(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ),
    .BSL(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA1 ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA1 ),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA1 ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h1),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ),
    .BAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h1),
    .XAS2(1'h0),
    .XBS1(1'h1),
    .XBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA1 ),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA1 ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0_O ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ),
    .BAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ),
    .BB1(1'h0),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ),
    .TA2(1'h0),
    .TAB(\WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB ),
    .BAB(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XAB ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB ),
    .TAB(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h1),
    .BBS1(1'h1),
    .BBS2(1'h1),
    .TAS1(1'h1),
    .TAS2(1'h1),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.c_frag  (
    .BA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ),
    .BB2(1'h0),
    .BSL(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ),
    .TSL(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA1 ),
    .XA2(1'h0),
    .XAB(\WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA1 ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h1),
    .BAS2(1'h0),
    .BBS1(1'h1),
    .BBS2(1'h0),
    .TAS1(1'h1),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.c_frag  (
    .BA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ),
    .BAB(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ),
    .BSL(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA1 ),
    .TA1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ),
    .TAB(\WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ),
    .TSL(\WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_dffc_Q_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ),
    .TB1(1'h0),
    .TB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TBS ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TBS ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ),
    .TB1(1'h0),
    .TB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TBS ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TBS ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ),
    .TB1(1'h0),
    .TB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ),
    .TB1(1'h0),
    .TB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h1),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ),
    .XB1(1'h0),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TBS ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ),
    .TB1(1'h0),
    .TB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:32.54-32.101|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:499.3-509.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(1'h0),
    .XB2(1'h1),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:175.6-201.59|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/arnold_controller.v:44.1-56.4|/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_IP.v:230.19-239.2|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:146.10-146.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:741.3-751.4" *)
  Q_FRAG #(
    .Z_QCKS(1'h1)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9  (
    .CZI(),
    .QCK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .QDI(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D ),
    .QDS(1'h1),
    .QEN(1'h1),
    .QRT(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst ),
    .QST(1'h0),
    .QZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XAB ),
    .XB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .XB2(1'h0),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(1'h0),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ),
    .BB1(1'h0),
    .BB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XAB ),
    .TA1(1'h0),
    .TA2(1'h0),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ),
    .TB1(1'h0),
    .TB2(1'h0),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:40.54-40.123|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:681.3-697.4" *)
  C_FRAG #(
    .BAS1(1'h0),
    .BAS2(1'h0),
    .BBS1(1'h0),
    .BBS2(1'h0),
    .TAS1(1'h0),
    .TAS2(1'h0),
    .TBS1(1'h0),
    .TBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.c_frag  (
    .BA1(1'h0),
    .BA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ),
    .BB1(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .BB2(1'h0),
    .BSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ),
    .CZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D ),
    .TA1(1'h0),
    .TA2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ),
    .TB1(1'h0),
    .TB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ),
    .TBS(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XAB ),
    .TSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/conda/bin/../share/quicklogic/cells_map.v:36.54-36.112|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:570.3-580.4" *)
  T_FRAG #(
    .XAS1(1'h0),
    .XAS2(1'h0),
    .XBS1(1'h0),
    .XBS2(1'h0)
  ) \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.t_frag  (
    .TBS(1'h1),
    .XA1(1'h0),
    .XA2(1'h0),
    .XAB(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TBS ),
    .XB1(1'h0),
    .XB2(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ),
    .XSL(\u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ),
    .XZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XAB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:132.10-132.73|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4" *)
  GMUX_IC u_gclkbuff_clock (
    .IC(Sys_Clk0),
    .IS0(1'h1),
    .IZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:131.10-131.74|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4" *)
  GMUX_IC u_gclkbuff_reset (
    .IC(u_gclkbuff_reset_A),
    .IS0(1'h1),
    .IZ(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:134.10-134.60|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:214.11-218.4" *)
  GMUX_IC u_gclkbuff_reset1 (
    .IC(Sys_Clk1_Rst),
    .IS0(1'h1),
    .IZ(\u_AL4S3B_FPGA_IP.u_arnold_controller.rst )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/mnt/c/Users/saxe/Documents/ActiveProjects/qorc-sdk/qf_testapps/qf_arnoldfpga/fpga/rtl/AL4S3B_FPGA_Top.v:208.34-306.63|/mnt/c/Users/saxe/Documents/ActiveProjects/symbiflow/install/share/techmaps/quicklogic/pp3/techmap/cells_map.v:986.12-1031.4" *)
  ASSP u_qlal4s3b_cell_macro (
    .Device_ID(16'h0000),
    .FB_Busy(1'h0),
    .FB_Int_Clr(8'h00),
    .FB_PKfbData(32'd0),
    .FB_PKfbEOF(1'h0),
    .FB_PKfbOverflow(_00_),
    .FB_PKfbPush(4'h0),
    .FB_PKfbSOF(1'h0),
    .FB_Start(_01_),
    .FB_msg_out(4'h0),
    .SDMA_Active(_02_),
    .SDMA_Done(_03_),
    .SDMA_Req(4'h0),
    .SDMA_Sreq(4'h0),
    .SPIm_PEnable(1'h0),
    .SPIm_PReady(_04_),
    .SPIm_PSlvErr(_05_),
    .SPIm_PWdata(32'd0),
    .SPIm_PWrite(1'h0),
    .SPIm_Paddr(16'h0000),
    .SPIm_Prdata(_06_),
    .Sensor_Int(_07_),
    .Sys_Clk0(Sys_Clk0),
    .Sys_Clk0_Rst(Sys_Clk0_Rst),
    .Sys_Clk1(Sys_Clk1),
    .Sys_Clk1_Rst(Sys_Clk1_Rst),
    .Sys_PKfb_Clk(1'h0),
    .Sys_PKfb_Rst(_08_),
    .Sys_PSel(1'h0),
    .Sys_Pclk(_09_),
    .Sys_Pclk_Rst(_10_),
    .TimeStamp(_11_),
    .WB_CLK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ),
    .WB_RST(WB_RST),
    .WBs_ACK(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ),
    .WBs_ADR({ \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XA1 , \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XAB , \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XSL , \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XAB , \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XSL , \WBs_RD_DAT_LUT3_O.XSL , \WBs_ADR(10) , \WBs_ADR(9) , \WBs_ADR(8) , \WBs_ADR(7) , \WBs_ADR(6) , \WBs_ADR(5) , \WBs_ADR(4) , \WBs_ADR(3) , \WBs_ADR(2) , \WBs_ADR(1) , \WBs_ADR(0)  }),
    .WBs_BYTE_STB({ \WBs_BYTE_STB(3) , \WBs_BYTE_STB(2) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) , \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0)  }),
    .WBs_CYC(\u_AL4S3B_FPGA_IP.WBs_CYC ),
    .WBs_RD(WBs_RD),
    .WBs_RD_DAT({ \WBs_RD_DAT(31) , \WBs_RD_DAT(30) , \WBs_RD_DAT(29) , \WBs_RD_DAT(28) , \WBs_RD_DAT(27) , \WBs_RD_DAT(26) , \WBs_RD_DAT(25) , \WBs_RD_DAT(24) , \WBs_RD_DAT(23) , \WBs_RD_DAT(22) , \WBs_RD_DAT(21) , \WBs_RD_DAT(20) , \WBs_RD_DAT(19) , \WBs_RD_DAT(18) , \WBs_RD_DAT(17) , \WBs_RD_DAT(16) , \WBs_RD_DAT(15) , \WBs_RD_DAT(14) , \WBs_RD_DAT(13) , \WBs_RD_DAT(12) , \WBs_RD_DAT(11) , \WBs_RD_DAT(10) , \WBs_RD_DAT(9) , \WBs_RD_DAT(8) , \WBs_RD_DAT(7) , \WBs_RD_DAT(6) , \WBs_RD_DAT(5) , \WBs_RD_DAT(4) , \WBs_RD_DAT(3) , \WBs_RD_DAT(2) , \WBs_RD_DAT(1) , \WBs_RD_DAT(0)  }),
    .WBs_STB(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ),
    .WBs_WE(\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ),
    .WBs_WR_DAT({ \WBs_WR_DAT(31) , \WBs_WR_DAT(30) , \WBs_WR_DAT(29) , \WBs_WR_DAT(28) , \WBs_WR_DAT(27) , \WBs_WR_DAT(26) , \WBs_WR_DAT(25) , \WBs_WR_DAT(24) , \WBs_WR_DAT(23) , \WBs_WR_DAT(22) , \WBs_WR_DAT(21) , \WBs_WR_DAT(20) , \WBs_WR_DAT(19) , \WBs_WR_DAT(18) , \WBs_WR_DAT(17) , \WBs_WR_DAT(16) , \WBs_WR_DAT(15) , \WBs_WR_DAT(14) , \WBs_WR_DAT(13) , \WBs_WR_DAT(12) , \WBs_WR_DAT(11) , \WBs_WR_DAT(10) , \WBs_WR_DAT(9) , \WBs_WR_DAT(8) , \WBs_WR_DAT(7) , \WBs_WR_DAT(6) , \WBs_WR_DAT(5) , \WBs_WR_DAT(4) , \WBs_WR_DAT(3) , \WBs_WR_DAT(2) , \WBs_WR_DAT(1) , \WBs_WR_DAT(0)  })
  );
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BSL  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BSL  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BAB  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TSL  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BSL  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BSL  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BAB  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BAB  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TBS  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.TB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TBS  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.BSL  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TBS  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.TB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_5_D_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_6_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TBS  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TBS  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TBS  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.TB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_14_D_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_15_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TBS  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_26_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TBS  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TBS  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.TB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_29_D_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_30_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XA2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_31_D_LUT2_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XSL  = \WBs_WR_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_30_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \WB_RST_LUT2_I0.O  = 1'h0;
  assign \WB_RST_LUT2_I0.I0  = 1'h0;
  assign \WB_RST_LUT2_I0.I1  = 1'h0;
  assign \WB_RST_LUT2_I0.XSL  = WB_RST;
  assign \WB_RST_LUT2_I0.XAB  = Sys_Clk0_Rst;
  assign \WB_RST_LUT2_I0.XA1  = 1'h0;
  assign \WB_RST_LUT2_I0.XA2  = 1'h1;
  assign \WB_RST_LUT2_I0.XB1  = 1'h1;
  assign \WB_RST_LUT2_I0.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BSL  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.XSL  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.TSL  = \WBs_RD_DAT_LUT4_O_1.BSL ;
  assign \WBs_RD_DAT_LUT4_O_1.TAB  = \WBs_RD_DAT_LUT4_O_1.BAB ;
  assign \WBs_RD_DAT_LUT4_O_1.TBS  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_1.TA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_1.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.TB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_1.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.BA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_1.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1.BB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_1.BB2  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XSL  = \WBs_WR_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_1.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_14_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TAB  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB ;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TA2  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.TB2  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XSL  = \WBs_WR_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XA2  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XB1  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_27_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XSL  = \WBs_WR_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_27_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_4.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_4.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_4.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XSL  = \WBs_WR_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_26_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TB1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XSL  = \WBs_WR_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XA2  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XB1  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_26_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XSL  = \WBs_WR_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_13_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_5.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_5.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_5.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XSL  = \WBs_WR_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_24_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TB1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XSL  = \WBs_WR_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XA2  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XB1  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_24_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XSL  = \WBs_WR_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_11_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22.XSL  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT3_O_22.XA1  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_22.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22.XB1  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_22.XB2  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XSL  = \WBs_WR_DAT(30) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_1_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XSL  = \WBs_WR_DAT(30) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_1_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_10.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_10.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_10.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XSL  = \WBs_WR_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_16_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TB1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XSL  = \WBs_WR_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_16_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XSL  = \WBs_WR_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.TSL  = \WBs_RD_DAT_LUT4_O_3.BSL ;
  assign \WBs_RD_DAT_LUT4_O_3.TAB  = \WBs_RD_DAT_LUT4_O_3.BAB ;
  assign \WBs_RD_DAT_LUT4_O_3.TBS  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_3.TA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_3.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.TB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_3.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.BA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_3.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3.BB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_3.BB2  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA2  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XB1  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XSL  = \WBs_WR_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_21_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.BSL  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XSL  = \WBs_WR_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_8_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XSL  = \WBs_WR_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_3.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_21_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.TSL  = \WBs_RD_DAT_LUT4_O_2.BSL ;
  assign \WBs_RD_DAT_LUT4_O_2.TAB  = \WBs_RD_DAT_LUT4_O_2.BAB ;
  assign \WBs_RD_DAT_LUT4_O_2.TBS  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_2.TA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_2.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.TB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_2.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.BA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_2.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2.BB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_2.BB2  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XSL  = \WBs_WR_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_2.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_12_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA2  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XB1  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XSL  = \WBs_WR_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XA2  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XB1  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_25_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XSL  = \WBs_WR_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_25_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_11.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_11.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_11.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XSL  = \WBs_WR_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_2_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XSL  = \WBs_WR_DAT(16) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_15_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XSL  = \WBs_WR_DAT(16) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_15_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_20.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_20.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_20.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XSL  = \WBs_WR_DAT(28) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XSL  = \WBs_WR_DAT(28) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_3_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21.XA2  = \WBs_RD_DAT_LUT3_O_21.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_21.XB1  = \WBs_RD_DAT_LUT3_O_21.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_21.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_1.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_1.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_1.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XSL  = \WBs_WR_DAT(29) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_2_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XSL  = \WBs_WR_DAT(29) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_2_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.XSL  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT3_O_15.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15.XB1  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_15.XB2  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XSL  = \WBs_WR_DAT(21) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_10_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XSL  = \WBs_WR_DAT(21) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_10_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_2.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_2.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_2.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XA2 ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XB2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TA2  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.TB2  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.XSL  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XSL  = \WBs_WR_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XA2  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XB1  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_29_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2_LUT3_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XSL  = \WBs_WR_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_29_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_12.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_12.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_12.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XSL  = \WBs_WR_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XSL  = \WBs_WR_DAT(18) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_13_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XSL  = \WBs_WR_DAT(18) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_13_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1.XSL  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT2_O_1.XA1  = 1'h1;
  assign \WBs_RD_DAT_LUT2_O_1.XA2  = 1'h1;
  assign \WBs_RD_DAT_LUT2_O_1.XB1  = 1'h1;
  assign \WBs_RD_DAT_LUT2_O_1.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB ;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TA2  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TB2  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XSL  = \WBs_WR_DAT(22) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_9_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XSL  = \WBs_WR_DAT(22) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_9_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_13.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_13.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_13.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XSL  = \WBs_WR_DAT(19) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_12_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XSL  = \WBs_WR_DAT(19) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_12_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_14.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_14.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_14.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BB1  = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XSL  = \WBs_WR_DAT(20) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_11_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TA1  = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XSL  = \WBs_WR_DAT(20) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_11_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XA2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XB1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TSL  = \WBs_RD_DAT_LUT3_O_21.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BSL  = \WBs_RD_DAT_LUT3_O_21.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TAB  = \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BAB  = \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TBS  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TA1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BB2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TBS  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XA2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr_nxt_LUT2_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State_nxt_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TBS  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_16.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_16.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_16.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_16.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.BSL  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XSL  = \WBs_WR_DAT(23) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_8_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XSL  = \WBs_WR_DAT(23) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_8_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18.XSL  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT3_O_18.XA1  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_18.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18.XB1  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_18.XB2  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB ;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TBS  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TA2  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.TB2  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XSL  = \WBs_WR_DAT(26) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_5_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XSL  = \WBs_WR_DAT(26) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_5_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.TSL  = \WBs_RD_DAT_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT4_O.TAB  = \WBs_RD_DAT_LUT4_O.BAB ;
  assign \WBs_RD_DAT_LUT4_O.TBS  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT4_O.TA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.TB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.BA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O.BB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O.BB2  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TA2  = \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.TB2  = \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XSL  = \WBs_WR_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XA2  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB1  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_30_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_7.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_7.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_7.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XSL  = \WBs_WR_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_22_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XSL  = \WBs_WR_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_9_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XSL  = \WBs_WR_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_22_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O.XA1  = 1'h1;
  assign \WBs_RD_DAT_LUT2_O.XA2  = 1'h1;
  assign \WBs_RD_DAT_LUT2_O.XB1  = 1'h1;
  assign \WBs_RD_DAT_LUT2_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA2  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XB1  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TA2  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TB2  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XSL  = \WBs_WR_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_1_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XSL  = \WBs_WR_DAT(17) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_14_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0.O  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0.I0  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0.I1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0.XSL  = \WBs_BYTE_STB(2) ;
  assign \WBs_BYTE_STB_LUT2_I0.XA1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0.XA2  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0.XB1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XSL  = \WBs_WR_DAT(17) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_2_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_14_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_2.O  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_2.I0  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_2.I1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_2.XSL  = \WBs_BYTE_STB(2) ;
  assign \WBs_BYTE_STB_LUT2_I0_2.XA1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_2.XA2  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_2.XB1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_2.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT4_O_5.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.TSL  = \WBs_RD_DAT_LUT4_O_5.BSL ;
  assign \WBs_RD_DAT_LUT4_O_5.TAB  = \WBs_RD_DAT_LUT4_O_5.BAB ;
  assign \WBs_RD_DAT_LUT4_O_5.TBS  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_5.TA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_5.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.TB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_5.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.BA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_5.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5.BB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_5.BB2  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA2  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XB1  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XSL  = \WBs_WR_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_17_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XSL  = \WBs_WR_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_4_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XSL  = \WBs_WR_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_5.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_17_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_3.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_3.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_3.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XSL  = \WBs_WR_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_28_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XSL  = \WBs_WR_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XA2  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XB1  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_28_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XSL  = \WBs_WR_DAT(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_15_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TA1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XSL  = \WBs_WR_DAT(31) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TBS  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XSL  = \WBs_WR_DAT(31) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_8.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_8.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_8.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XSL  = \WBs_WR_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_20_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TB1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XSL  = \WBs_WR_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_7_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XSL  = \WBs_WR_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_20_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_9.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_9.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_9.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XSL  = \WBs_WR_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_18_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TSL  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BAB  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TB1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BA1  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XAB  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XSL  = \WBs_WR_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_5_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XSL  = \WBs_WR_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_18_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA2  = 1'h1;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.TSL  = \WBs_RD_DAT_LUT4_O_4.BSL ;
  assign \WBs_RD_DAT_LUT4_O_4.TAB  = \WBs_RD_DAT_LUT4_O_4.BAB ;
  assign \WBs_RD_DAT_LUT4_O_4.TBS  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_4.TA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.TB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.BA1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4.BB1  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4.BB2  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA2  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XB1  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XSL  = \WBs_WR_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_19_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XSL  = \WBs_WR_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_19_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XSL  = \WBs_WR_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT4_O_4.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_6_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_1.XB2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ;
  assign \WBs_RD_DAT_LUT2_O_2.O  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.XA2  = 1'h1;
  assign \WBs_RD_DAT_LUT2_O_2.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TAB  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB ;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TA2  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.TB2  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XSL  = \WBs_WR_DAT(24) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_7_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XSL  = \WBs_WR_DAT(24) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_7_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_19.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_19.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_19.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XB2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XSL  = \WBs_WR_DAT(27) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_4_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XSL  = \WBs_WR_DAT(27) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_4_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.XAB  = \WBs_RD_DAT_LUT3_O_21.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6.XA2  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6.XB1  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6.XB2  = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XSL  = \WBs_WR_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_23_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XAB  = \WBs_BYTE_STB_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_1.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT3_O_1.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XB2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TSL  = \WBs_ADR(3) ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL  = \WBs_ADR(3) ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TAB  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS  = \WBs_ADR(4) ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA1  = \WBs_ADR(2) ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB1  = \WBs_ADR(2) ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB1  = \WBs_ADR(2) ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XSL  = \WBs_WR_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_23_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XAB  = \WBs_BYTE_STB_LUT2_I0_2.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_1.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XSL  = \WBs_WR_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg_dffc_Q_10_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT3_I2.XB2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ;
  assign \WBs_RD_DAT_LUT3_O_17.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_17.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17.XA2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_17.XB1  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_17.XB2  = \WBs_RD_DAT_LUT2_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XSL  = \WBs_RD_DAT_LUT3_O_1.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XAB  = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XA2  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XSL  = \WBs_RD_DAT_LUT3_O_21.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XAB  = \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XA2  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XSL  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XAB  = \WBs_RD_DAT_LUT3_O_1.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I2_LUT2_O.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XSL  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XAB  = \WBs_ADR(3) ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XA1  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XA2  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1.XB2  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.TB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XSL  = \WBs_WR_DAT(25) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_1_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg_dffc_Q_6_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_1.O  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_1.I0  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_1.I1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_1.XSL  = \WBs_BYTE_STB(3) ;
  assign \WBs_BYTE_STB_LUT2_I0_1.XAB  = \WBs_BYTE_STB_LUT2_I0.XAB ;
  assign \WBs_BYTE_STB_LUT2_I0_1.XA1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_1.XA2  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_1.XB1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_1.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XSL  = \WBs_WR_DAT(25) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XA2  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XB1  = WBs_BYTE_STB_LUT2_I0_3_O;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_6_D_LUT3_O.XB2  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_3.O  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_3.I0  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_3.I1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_3.XSL  = \WBs_BYTE_STB(3) ;
  assign \WBs_BYTE_STB_LUT2_I0_3.XAB  = \WBs_BYTE_STB_LUT2_I0_2.XAB ;
  assign \WBs_BYTE_STB_LUT2_I0_3.XA1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_3.XA2  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_3.XB1  = 1'h0;
  assign \WBs_BYTE_STB_LUT2_I0_3.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TAB  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BAB  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TBS  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TA2  = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.TB2  = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XSL  = \WBs_WR_DAT(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XAB  = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XA2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB1  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg_dffc_Q_31_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XAB  = \WBs_BYTE_STB_LUT2_I0_2.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O_LUT2_I1.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XSL  = WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XAB  = \WBs_ADR(3) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XA2  = \WBs_ADR(2) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XSL  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XA1  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ;
  assign \arnold_rst_o_dffc_Q_D_LUT3_O.O  = 1'h0;
  assign \arnold_rst_o_dffc_Q_D_LUT3_O.I0  = 1'h0;
  assign \arnold_rst_o_dffc_Q_D_LUT3_O.I1  = 1'h0;
  assign \arnold_rst_o_dffc_Q_D_LUT3_O.I2  = 1'h0;
  assign \arnold_rst_o_dffc_Q_D_LUT3_O.XSL  = \WBs_WR_DAT(0) ;
  assign \arnold_rst_o_dffc_Q_D_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \arnold_rst_o_dffc_Q_D_LUT3_O.XA1  = 1'h0;
  assign \arnold_rst_o_dffc_Q_D_LUT3_O.XB1  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \arnold_rst_o_dffc_Q_D_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XSL  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XAB  = \WBs_BYTE_STB_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XSL  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1.XB2  = 1'h1;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TSL  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BSL  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TAB  = \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BAB  = \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TBS  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.TB2  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0.BB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XSL  = \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0_O ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XA2  = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o_nxt_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XSL  = \WBs_RD_DAT_LUT3_O_1.XA1 ;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XAB  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XA2  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.O  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.I0  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.I1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XSL  = \u_AL4S3B_FPGA_IP.WBs_CYC ;
  assign \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XAB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ;
  assign \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XA1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XA2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XB1  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WBs_CYC_LUT2_I0.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XSL  = \WBs_ADR(2) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XAB  = \WBs_ADR(3) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XA1  = WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XSL  = \WBs_ADR(4) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XAB  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XSL  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB  = \WBs_ADR(3) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XAB  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XSL  = \WBs_ADR(3) ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XB2  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XSL  = \WBs_ADR(2) ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XAB  = \WBs_ADR(4) ;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XA1  = 1'h1;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT2_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TSL  = \WBs_ADR(5) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BSL  = \WBs_ADR(5) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TAB  = \WBs_ADR(6) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BAB  = \WBs_ADR(6) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TBS  = \WBs_ADR(7) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TA1  = \WBs_ADR(8) ;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_O.BB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XAB  = \WBs_ADR(2) ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XA1  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XA2  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XB1  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XSL  = \WBs_ADR(7) ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XB2  = \WBs_ADR(6) ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.I3  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TSL  = \WBs_ADR(3) ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BSL  = \WBs_ADR(3) ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TAB  = \WBs_ADR(4) ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BAB  = \WBs_ADR(4) ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TBS  = \WBs_ADR(5) ;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.TB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BA1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2_LUT4_O.BB2  = \WBs_ADR(8) ;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XB2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.O  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.I0  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.I1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.I2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XA2  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XB1  = 1'h0;
  assign \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XB2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I2  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.I3  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.TSL  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \Device_ID(0)  = 1'h0;
  assign \Device_ID(1)  = 1'h0;
  assign \Device_ID(10)  = 1'h0;
  assign \Device_ID(11)  = 1'h0;
  assign \Device_ID(12)  = 1'h0;
  assign \Device_ID(13)  = 1'h0;
  assign \Device_ID(14)  = 1'h0;
  assign \Device_ID(15)  = 1'h0;
  assign \Device_ID(2)  = 1'h0;
  assign \Device_ID(3)  = 1'h0;
  assign \Device_ID(4)  = 1'h0;
  assign \Device_ID(5)  = 1'h0;
  assign \Device_ID(6)  = 1'h0;
  assign \Device_ID(7)  = 1'h0;
  assign \Device_ID(8)  = 1'h0;
  assign \Device_ID(9)  = 1'h0;
  assign Interrupt_o = 1'h0;
  assign WB_CLK = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  assign WB_RST_FPGA = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ;
  assign WBs_ACK = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ;
  assign \WBs_ADR(11)  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \WBs_ADR(12)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XSL ;
  assign \WBs_ADR(13)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XAB ;
  assign \WBs_ADR(14)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XSL ;
  assign \WBs_ADR(15)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XAB ;
  assign \WBs_ADR(16)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \WBs_BYTE_STB(0)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ;
  assign \WBs_BYTE_STB(1)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ;
  assign WBs_CYC = \u_AL4S3B_FPGA_IP.WBs_CYC ;
  assign WBs_RD_DAT_LUT2_O_1_I1 = \WBs_RD_DAT_LUT2_O_1.XAB ;
  assign WBs_RD_DAT_LUT2_O_2_I1 = \WBs_RD_DAT_LUT2_O_2.XAB ;
  assign WBs_RD_DAT_LUT2_O_I1 = \WBs_RD_DAT_LUT2_O.XAB ;
  assign WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0 = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_10_I2 = \WBs_RD_DAT_LUT3_O_10.XAB ;
  assign WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1 = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign WBs_RD_DAT_LUT3_O_11_I2 = \WBs_RD_DAT_LUT3_O_11.XAB ;
  assign WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_12_I2 = \WBs_RD_DAT_LUT3_O_12.XAB ;
  assign WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_13_I2 = \WBs_RD_DAT_LUT3_O_13.XAB ;
  assign WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_14_I2 = \WBs_RD_DAT_LUT3_O_14.XAB ;
  assign WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_15_I2 = \WBs_RD_DAT_LUT3_O_15.XAB ;
  assign WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_16_I2 = \WBs_RD_DAT_LUT3_O_16.XAB ;
  assign WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_17_I2 = \WBs_RD_DAT_LUT3_O_17.XAB ;
  assign WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_18_I2 = \WBs_RD_DAT_LUT3_O_18.XAB ;
  assign WBs_RD_DAT_LUT3_O_19_I2 = \WBs_RD_DAT_LUT3_O_19.XAB ;
  assign WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_1_I0 = \WBs_RD_DAT_LUT3_O_1.XA1 ;
  assign WBs_RD_DAT_LUT3_O_1_I0_LUT2_I0_O = \WBs_RD_DAT_LUT2_O_2.XSL ;
  assign WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_1_I2 = \WBs_RD_DAT_LUT3_O_1.XAB ;
  assign WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1 = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XSL ;
  assign WBs_RD_DAT_LUT3_O_20_I2 = \WBs_RD_DAT_LUT3_O_20.XAB ;
  assign WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_21_I1 = \WBs_RD_DAT_LUT3_O_21.XSL ;
  assign WBs_RD_DAT_LUT3_O_21_I2 = \WBs_RD_DAT_LUT3_O_21.XAB ;
  assign WBs_RD_DAT_LUT3_O_22_I2 = \WBs_RD_DAT_LUT3_O_22.XAB ;
  assign WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_2_I2 = \WBs_RD_DAT_LUT3_O_2.XAB ;
  assign WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1 = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O.XSL ;
  assign WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2 = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O.XA2 ;
  assign WBs_RD_DAT_LUT3_O_3_I2 = \WBs_RD_DAT_LUT3_O_3.XAB ;
  assign WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_4_I2 = \WBs_RD_DAT_LUT3_O_4.XAB ;
  assign WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1 = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign WBs_RD_DAT_LUT3_O_5_I2 = \WBs_RD_DAT_LUT3_O_5.XAB ;
  assign WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1 = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign WBs_RD_DAT_LUT3_O_6_I0 = \WBs_RD_DAT_LUT3_O_1.XSL ;
  assign WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1 = \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O.XSL ;
  assign WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O = \WBs_RD_DAT_LUT3_O_15.XA1 ;
  assign WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT2_I1_O_LUT2_I1_O = \WBs_RD_DAT_LUT2_O.XSL ;
  assign WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O_I2 = \WBs_RD_DAT_LUT3_O_6_I0_LUT3_O_I1_LUT3_O.XAB ;
  assign WBs_RD_DAT_LUT3_O_6_I1 = \WBs_RD_DAT_LUT3_O_6.XSL ;
  assign WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2 = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1 = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  assign WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1_O = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1 = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O.XAB ;
  assign WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_O_I1_LUT3_I1_O = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_6_I2 = \WBs_RD_DAT_LUT3_O_21.XA1 ;
  assign WBs_RD_DAT_LUT3_O_7_I2 = \WBs_RD_DAT_LUT3_O_7.XAB ;
  assign WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_8_I2 = \WBs_RD_DAT_LUT3_O_8.XAB ;
  assign WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1 = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign WBs_RD_DAT_LUT3_O_9_I2 = \WBs_RD_DAT_LUT3_O_9.XAB ;
  assign WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1 = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign WBs_RD_DAT_LUT3_O_I2 = \WBs_RD_DAT_LUT3_O.XAB ;
  assign WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT4_O_1_I1 = \WBs_RD_DAT_LUT4_O_1.BSL ;
  assign WBs_RD_DAT_LUT4_O_2_I1 = \WBs_RD_DAT_LUT4_O_2.BSL ;
  assign WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0 = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT4_O_3_I1 = \WBs_RD_DAT_LUT4_O_3.BSL ;
  assign WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0 = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT4_O_4_I1 = \WBs_RD_DAT_LUT4_O_4.BSL ;
  assign WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0 = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.BA1 ;
  assign WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0 = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I1_LUT2_I1.XSL ;
  assign WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I0_O = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.TBS ;
  assign WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I1_O_LUT3_I1_O = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BSL ;
  assign WBs_RD_DAT_LUT4_O_5_I1 = \WBs_RD_DAT_LUT4_O_5.BSL ;
  assign WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0 = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XA1 ;
  assign WBs_RD_DAT_LUT4_O_I1 = \WBs_RD_DAT_LUT4_O.BSL ;
  assign WBs_STB = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ;
  assign WBs_WE = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ;
  assign interrupt_o = 1'h0;
  assign reset = \u_AL4S3B_FPGA_IP.u_arnold_controller.rst ;
  assign signature_o = 1'h0;
  assign \u_AL4S3B_FPGA_IP.WB_CLK  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  assign \u_AL4S3B_FPGA_IP.WB_RST  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ;
  assign \u_AL4S3B_FPGA_IP.WBs_ACK  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_i ;
  assign \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ACK_o ;
  assign \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(0)  = \WBs_ADR(0) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(1)  = \WBs_ADR(1) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(10)  = \WBs_ADR(10) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(11)  = \WBs_RD_DAT_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(12)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(13)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(14)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(15)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(16)  = \WBs_RD_DAT_LUT3_O_1_I0_LUT3_O_I0_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(2)  = \WBs_ADR(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(3)  = \WBs_ADR(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(4)  = \WBs_ADR(4) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(5)  = \WBs_ADR(5) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(6)  = \WBs_ADR(6) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(7)  = \WBs_ADR(7) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(8)  = \WBs_ADR(8) ;
  assign \u_AL4S3B_FPGA_IP.WBs_ADR(9)  = \WBs_ADR(9) ;
  assign \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(0)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(0) ;
  assign \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(1)  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(1) ;
  assign \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(2)  = \WBs_BYTE_STB(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_BYTE_STB(3)  = \WBs_BYTE_STB(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD  = WBs_RD;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(0)  = \WBs_RD_DAT(0) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(1)  = \WBs_RD_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(10)  = \WBs_RD_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(11)  = \WBs_RD_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(12)  = \WBs_RD_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(13)  = \WBs_RD_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(14)  = \WBs_RD_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(15)  = \WBs_RD_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(16)  = \WBs_RD_DAT(16) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(17)  = \WBs_RD_DAT(17) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(18)  = \WBs_RD_DAT(18) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(19)  = \WBs_RD_DAT(19) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(2)  = \WBs_RD_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(20)  = \WBs_RD_DAT(20) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(21)  = \WBs_RD_DAT(21) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(22)  = \WBs_RD_DAT(22) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(23)  = \WBs_RD_DAT(23) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(24)  = \WBs_RD_DAT(24) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(25)  = \WBs_RD_DAT(25) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(26)  = \WBs_RD_DAT(26) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(27)  = \WBs_RD_DAT(27) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(28)  = \WBs_RD_DAT(28) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(29)  = \WBs_RD_DAT(29) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(3)  = \WBs_RD_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(30)  = \WBs_RD_DAT(30) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(31)  = \WBs_RD_DAT(31) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(4)  = \WBs_RD_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(5)  = \WBs_RD_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(6)  = \WBs_RD_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(7)  = \WBs_RD_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(8)  = \WBs_RD_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.WBs_RD_DAT(9)  = \WBs_RD_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.WBs_STB  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ;
  assign \u_AL4S3B_FPGA_IP.WBs_WE  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(0)  = \WBs_WR_DAT(0) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(1)  = \WBs_WR_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(10)  = \WBs_WR_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(11)  = \WBs_WR_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(12)  = \WBs_WR_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(13)  = \WBs_WR_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(14)  = \WBs_WR_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(15)  = \WBs_WR_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(16)  = \WBs_WR_DAT(16) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(17)  = \WBs_WR_DAT(17) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(18)  = \WBs_WR_DAT(18) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(19)  = \WBs_WR_DAT(19) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(2)  = \WBs_WR_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(20)  = \WBs_WR_DAT(20) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(21)  = \WBs_WR_DAT(21) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(22)  = \WBs_WR_DAT(22) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(23)  = \WBs_WR_DAT(23) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(24)  = \WBs_WR_DAT(24) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(25)  = \WBs_WR_DAT(25) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(26)  = \WBs_WR_DAT(26) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(27)  = \WBs_WR_DAT(27) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(28)  = \WBs_WR_DAT(28) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(29)  = \WBs_WR_DAT(29) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(3)  = \WBs_WR_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(30)  = \WBs_WR_DAT(30) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(31)  = \WBs_WR_DAT(31) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(4)  = \WBs_WR_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(5)  = \WBs_WR_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(6)  = \WBs_WR_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(7)  = \WBs_WR_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(8)  = \WBs_WR_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.WBs_WR_DAT(9)  = \WBs_WR_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.arnold_clk_o  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ;
  assign \u_AL4S3B_FPGA_IP.clk_12mhz  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(0)  = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(1)  = \WBs_RD_DAT_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(10)  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(11)  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(12)  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(13)  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(14)  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(15)  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(16)  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(17)  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(18)  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(19)  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(2)  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(20)  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(21)  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(22)  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(23)  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(24)  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(25)  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(26)  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(27)  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(28)  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(29)  = \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(3)  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(30)  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(31)  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(4)  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(5)  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(6)  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(7)  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(8)  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.clkdiv(9)  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(0)  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.control(1)  = \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.control(10)  = \WBs_RD_DAT_LUT4_O_3.BAB ;
  assign \u_AL4S3B_FPGA_IP.control(11)  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.control(12)  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(13)  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.control(14)  = \WBs_RD_DAT_LUT4_O_5.BAB ;
  assign \u_AL4S3B_FPGA_IP.control(15)  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.control(16)  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(17)  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.control(18)  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(19)  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(2)  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.control(20)  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(21)  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(22)  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.control(23)  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(24)  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.control(25)  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(26)  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.control(27)  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(28)  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(29)  = \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(3)  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(30)  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(31)  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(4)  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.control(5)  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.control(6)  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(7)  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.control(8)  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.control(9)  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.interrupt_o  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.reset_i  = \u_AL4S3B_FPGA_IP.u_arnold_controller.rst ;
  assign \u_AL4S3B_FPGA_IP.signature_o(0)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(1)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(10)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(11)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(12)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(13)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(14)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(15)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(16)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(17)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(18)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(19)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(2)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(20)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(21)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(22)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(23)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(24)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(25)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(26)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(27)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(28)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(29)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(3)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(30)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(31)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(4)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(5)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(6)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(7)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(8)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.signature_o(9)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3_I0  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ACK_o_LUT4_I3.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(0)  = \WBs_ADR(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(1)  = \WBs_ADR(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(2)  = \WBs_ADR(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(3)  = \WBs_ADR(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(4)  = \WBs_ADR(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(5)  = \WBs_ADR(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_ADR_i(6)  = \WBs_ADR(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CYC_i  = \u_AL4S3B_FPGA_IP.WBs_CYC ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(0)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(1)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(10)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(11)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(12)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(13)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(14)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(15)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(16)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(17)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(18)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(19)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(2)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(20)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(21)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(22)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(23)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(24)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(25)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(26)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(27)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(28)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(29)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(3)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(30)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(31)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(4)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(5)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(6)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(7)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(8)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Rev_Num(9)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(0)  = \WBs_ADR(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(1)  = \WBs_ADR(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(2)  = \WBs_ADR(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(3)  = \WBs_ADR(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(4)  = \WBs_ADR(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(5)  = \WBs_ADR(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_ADR_i(6)  = \WBs_ADR(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(2)  = \WBs_BYTE_STB(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_BYTE_STB_i(3)  = \WBs_BYTE_STB(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_CLK_i  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(0)  = \WBs_WR_DAT(0) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(1)  = \WBs_WR_DAT(1) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(10)  = \WBs_WR_DAT(10) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(11)  = \WBs_WR_DAT(11) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(12)  = \WBs_WR_DAT(12) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(13)  = \WBs_WR_DAT(13) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(14)  = \WBs_WR_DAT(14) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(15)  = \WBs_WR_DAT(15) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(16)  = \WBs_WR_DAT(16) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(17)  = \WBs_WR_DAT(17) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(18)  = \WBs_WR_DAT(18) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(19)  = \WBs_WR_DAT(19) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(2)  = \WBs_WR_DAT(2) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(20)  = \WBs_WR_DAT(20) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(21)  = \WBs_WR_DAT(21) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(22)  = \WBs_WR_DAT(22) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(23)  = \WBs_WR_DAT(23) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(24)  = \WBs_WR_DAT(24) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(25)  = \WBs_WR_DAT(25) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(26)  = \WBs_WR_DAT(26) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(27)  = \WBs_WR_DAT(27) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(28)  = \WBs_WR_DAT(28) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(29)  = \WBs_WR_DAT(29) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(3)  = \WBs_WR_DAT(3) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(30)  = \WBs_WR_DAT(30) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(31)  = \WBs_WR_DAT(31) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(4)  = \WBs_WR_DAT(4) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(5)  = \WBs_WR_DAT(5) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(6)  = \WBs_WR_DAT(6) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(7)  = \WBs_WR_DAT(7) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(8)  = \WBs_WR_DAT(8) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_i(9)  = \WBs_WR_DAT(9) ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_RST_i  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_RST_i ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_STB_i  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_STB_i ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_1_O  = \WBs_BYTE_STB_LUT2_I0_2.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O  = \WBs_BYTE_STB_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_WE_i_LUT4_I0_O_LUT2_I1_O_LUT2_I1_O  = \arnold_rst_o_dffc_Q_D_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.arnold_reset_i  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(0)  = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(1)  = \WBs_RD_DAT_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(10)  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(11)  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(12)  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(13)  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(14)  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(15)  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(16)  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(17)  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(18)  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(19)  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(2)  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(20)  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(21)  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(22)  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(23)  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(24)  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(25)  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(26)  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(27)  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(28)  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(29)  = \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(3)  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(30)  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(31)  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(4)  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(5)  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(6)  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(7)  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(8)  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_o(9)  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(0)  = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(1)  = \WBs_RD_DAT_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(10)  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(11)  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(12)  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(13)  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(14)  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(15)  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(16)  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(17)  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(18)  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(19)  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(2)  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(20)  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(21)  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(22)  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(23)  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(24)  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(25)  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(26)  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(27)  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(28)  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(29)  = \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(3)  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(30)  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(31)  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(4)  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(5)  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(6)  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(7)  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(8)  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.clkdiv_reg(9)  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(0)  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(1)  = \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(10)  = \WBs_RD_DAT_LUT4_O_3.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(11)  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(12)  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(13)  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(14)  = \WBs_RD_DAT_LUT4_O_5.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(15)  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(16)  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(17)  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(18)  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(19)  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(2)  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(20)  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(21)  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(22)  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(23)  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(24)  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(25)  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(26)  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(27)  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(28)  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(29)  = \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(3)  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(30)  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(31)  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(4)  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(5)  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(6)  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(7)  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(8)  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_o(9)  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(0)  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(1)  = \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(10)  = \WBs_RD_DAT_LUT4_O_3.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(11)  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(12)  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(13)  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(14)  = \WBs_RD_DAT_LUT4_O_5.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(15)  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(16)  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(17)  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(18)  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(19)  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(2)  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(20)  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(21)  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(22)  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(23)  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(24)  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(25)  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(26)  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(27)  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(28)  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(29)  = \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(3)  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(30)  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(31)  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(4)  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(5)  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(6)  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(7)  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(8)  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.control_reg(9)  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.interrupt_o  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(0)  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(1)  = \WBs_RD_DAT_LUT4_O_1.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(10)  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(11)  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(12)  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(13)  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(14)  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(15)  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(2)  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(3)  = \WBs_RD_DAT_LUT4_O_2.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(4)  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(5)  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(6)  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(7)  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(8)  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.scratch_reg(9)  = \WBs_RD_DAT_LUT4_O_4.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(0)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(1)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(10)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(11)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(12)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(13)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(14)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(15)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(16)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(17)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(18)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(19)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(2)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(20)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(21)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(22)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(23)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(24)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(25)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(26)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(27)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(28)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(29)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(3)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(30)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(31)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(4)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(5)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(6)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(7)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(8)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.signature_o(9)  = 1'h0;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.arnold_clk_o  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.arnold_rst_o  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clk  = \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_CLK_i ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(0)  = \WBs_RD_DAT_LUT3_O_1_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(1)  = \WBs_RD_DAT_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(10)  = \WBs_RD_DAT_LUT4_O_3_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(11)  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(12)  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(13)  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(14)  = \WBs_RD_DAT_LUT4_O_5_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(15)  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(16)  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(17)  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(18)  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(19)  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(2)  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(20)  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(21)  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(22)  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(23)  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(24)  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(25)  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(26)  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(27)  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(28)  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(29)  = \WBs_RD_DAT_LUT3_O_21_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(3)  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(30)  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(31)  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(4)  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(5)  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(6)  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(7)  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(8)  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkdiv_i(9)  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I1_LUT2_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XB2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I2_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_O  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I3_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O_I0  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT3_O.XA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(0)  = \u_AL4S3B_FPGA_IP.arnold_rst_o ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(1)  = \WBs_RD_DAT_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(10)  = \WBs_RD_DAT_LUT4_O_3.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(11)  = \WBs_RD_DAT_LUT3_O_8_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(12)  = \WBs_RD_DAT_LUT4_O_4_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(13)  = \WBs_RD_DAT_LUT3_O_9_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(14)  = \WBs_RD_DAT_LUT4_O_5.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(15)  = \WBs_RD_DAT_LUT3_O_10_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(16)  = \WBs_RD_DAT_LUT3_O_11_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(17)  = \WBs_RD_DAT_LUT2_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(18)  = \WBs_RD_DAT_LUT3_O_12_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(19)  = \WBs_RD_DAT_LUT3_O_13_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(2)  = \WBs_RD_DAT_LUT3_O_2_I2_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(20)  = \WBs_RD_DAT_LUT3_O_14_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(21)  = \WBs_RD_DAT_LUT3_O_15_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(22)  = \WBs_RD_DAT_LUT2_O_1_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(23)  = \WBs_RD_DAT_LUT3_O_16_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(24)  = \WBs_RD_DAT_LUT2_O_2_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(25)  = \WBs_RD_DAT_LUT3_O_17_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(26)  = \WBs_RD_DAT_LUT3_O_18_I2_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(27)  = \WBs_RD_DAT_LUT3_O_19_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(28)  = \WBs_RD_DAT_LUT3_O_20_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(29)  = \WBs_RD_DAT_LUT3_O_21_I2_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(3)  = \WBs_RD_DAT_LUT3_O_3_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(30)  = \WBs_RD_DAT_LUT3_O_22_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(31)  = \WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(4)  = \WBs_RD_DAT_LUT4_O_1_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(5)  = \WBs_RD_DAT_LUT3_O_4_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(6)  = \WBs_RD_DAT_LUT4_O_2_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(7)  = \WBs_RD_DAT_LUT3_O_5_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(8)  = \WBs_RD_DAT_LUT3_O_6_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.control_i(9)  = \WBs_RD_DAT_LUT3_O_7_I2_LUT3_O_I0_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(0)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(1)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I1_LUT2_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(10)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(11)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I2_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(12)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(13)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I1_LUT3_O_I1_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(14)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(15)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(16)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(17)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT3_I0.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(18)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(19)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I0_LUT4_O_I1_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(2)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(20)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(21)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BA1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(22)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(23)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I2_LUT3_O_I2_LUT3_I1_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(24)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(25)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I3_LUT4_O_I1_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(26)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(27)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(28)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(29)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I2_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(3)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(30)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(31)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I0_LUT4_O_I0_LUT3_O_I0_LUT4_O.BSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(4)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I2_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(5)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O.XSL ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(6)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O.XA2 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(7)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I1_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(8)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BB1 ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg(9)  = \u_AL4S3B_FPGA_IP.u_arnold_controller.clkout_LUT2_I0_I1_LUT3_O_I1_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT4_O.BAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_10_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_11_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_13_D_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_16_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_17_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_I3_O  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_12_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_20_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_19_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_18_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_23_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_22_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_21_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O_I3  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_25_D_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_27_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_24_D_LUT3_O_I2_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_28_D_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_4_D_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_7_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_8_D_LUT3_O_I2_LUT2_O.XAB ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_9_D_LUT3_O_I2_LUT4_I3_O  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_2_D_LUT4_O_I3_LUT4_O.TBS ;
  assign \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_D_LUT4_O_I3  = \u_AL4S3B_FPGA_IP.u_arnold_controller.countreg_dffc_Q_1_D_LUT3_O.XAB ;
  assign usb_pu_cntrl_o = 1'h0;
endmodule
