/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = ~(celloutsig_0_0z & celloutsig_0_1z);
  assign celloutsig_1_1z = ~(in_data[167] & celloutsig_1_0z[0]);
  assign celloutsig_0_3z = ~(in_data[39] & celloutsig_0_2z[0]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 14'h0000;
    else _00_ <= { in_data[55:45], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_7z = { celloutsig_0_2z[9:3], celloutsig_0_6z } >= celloutsig_0_4z[7:0];
  assign celloutsig_0_8z = { celloutsig_0_4z[12:11], celloutsig_0_6z } >= { celloutsig_0_4z[6:5], celloutsig_0_7z };
  assign celloutsig_0_13z = celloutsig_0_4z[5:2] % { 1'h1, celloutsig_0_4z[5:3] };
  assign celloutsig_0_15z = { in_data[87:79], celloutsig_0_3z, celloutsig_0_1z } % { 1'h1, _00_[9:5], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[165:159] % { 1'h1, in_data[175:170] };
  assign celloutsig_1_3z = { in_data[170:166], celloutsig_1_1z } % { 1'h1, in_data[167:164], in_data[96] };
  assign celloutsig_1_9z = in_data[158:156] % { 1'h1, celloutsig_1_7z[1:0] };
  assign celloutsig_1_18z = in_data[151:149] % { 2'h2, celloutsig_1_4z };
  assign celloutsig_1_7z = - { celloutsig_1_6z[1], 1'h0, celloutsig_1_1z };
  assign celloutsig_0_0z = & in_data[89:85];
  assign celloutsig_0_6z = & in_data[92:67];
  assign celloutsig_0_1z = & in_data[41:32];
  assign celloutsig_1_2z = & in_data[178:174];
  assign celloutsig_1_4z = | { celloutsig_1_3z[3:2], celloutsig_1_2z };
  assign celloutsig_1_19z = | celloutsig_1_10z[2:0];
  assign celloutsig_0_14z = { celloutsig_0_4z[9:5], celloutsig_0_5z } >> _00_[11:6];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z } ^ in_data[92:79];
  assign celloutsig_0_2z = { in_data[7:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } ^ in_data[28:18];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_9z } ^ { in_data[164:162], celloutsig_1_1z };
  assign celloutsig_1_6z[2:1] = in_data[127:126] ^ { celloutsig_1_0z[0], celloutsig_1_4z };
  assign celloutsig_1_6z[0] = 1'h0;
  assign { out_data[130:128], out_data[96], out_data[37:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
