OpenROAD 7c85c140308f01b73f57ea1117f3e43f39abd437 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0163] /openlane/designs/iiitb_gray_cntr/src/sky130_fd_sc_hd__typical.lib line 23, default_fanout_load is 0.0.
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   iiitb_gray_cntr
Die area:                 ( 0 0 ) ( 48890 59610 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     195
Number of terminals:      12
Number of snets:          2
Number of nets:           37

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 42.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1752.
[INFO DRT-0033] mcon shape region query size = 2094.
[INFO DRT-0033] met1 shape region query size = 558.
[INFO DRT-0033] via shape region query size = 280.
[INFO DRT-0033] met2 shape region query size = 174.
[INFO DRT-0033] via2 shape region query size = 224.
[INFO DRT-0033] met3 shape region query size = 172.
[INFO DRT-0033] via3 shape region query size = 224.
[INFO DRT-0033] met4 shape region query size = 104.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 77 pins.
[INFO DRT-0081]   Complete 24 unique inst patterns.
[INFO DRT-0084]   Complete 35 groups.
#scanned instances     = 195
#unique  instances     = 42
#stdCellGenAp          = 608
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 452
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 103
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 110.93 (MB), peak = 110.93 (MB)

Number of guides:     214

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 8 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 80.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 60.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 5.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 114 vertical wires in 1 frboxes and 65 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 12 vertical wires in 1 frboxes and 7 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 112.01 (MB), peak = 112.01 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 112.07 (MB), peak = 112.07 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 123.37 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 123.37 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        1
Short                2
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 129.60 (MB), peak = 484.91 (MB)
Total wire length = 591 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 261 um.
Total wire length on LAYER met2 = 307 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 209.
Up-via summary (total 209):.

----------------------
 FR_MASTERSLICE      0
            li1    103
           met1    102
           met2      4
           met3      0
           met4      0
----------------------
                   209


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 135.27 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 135.39 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 135.41 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 135.41 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.85 (MB), peak = 486.03 (MB)
Total wire length = 589 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271 um.
Total wire length on LAYER met2 = 295 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 205.
Up-via summary (total 205):.

----------------------
 FR_MASTERSLICE      0
            li1    103
           met1     98
           met2      4
           met3      0
           met4      0
----------------------
                   205


[INFO DRT-0198] Complete detail routing.
Total wire length = 589 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 271 um.
Total wire length on LAYER met2 = 295 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 205.
Up-via summary (total 205):.

----------------------
 FR_MASTERSLICE      0
            li1    103
           met1     98
           met2      4
           met3      0
           met4      0
----------------------
                   205


[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 132.85 (MB), peak = 486.03 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/iiitb_gray_cntr/runs/RUN_2022.12.12_09.32.31/results/routing/iiitb_gray_cntr.odb...
Writing netlist to /openlane/designs/iiitb_gray_cntr/runs/RUN_2022.12.12_09.32.31/results/routing/iiitb_gray_cntr.nl.v...
Writing powered netlist to /openlane/designs/iiitb_gray_cntr/runs/RUN_2022.12.12_09.32.31/results/routing/iiitb_gray_cntr.pnl.v...
Writing layout to /openlane/designs/iiitb_gray_cntr/runs/RUN_2022.12.12_09.32.31/results/routing/iiitb_gray_cntr.def...
