<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<graphml xmlns="http://graphml.graphdrawing.org/xmlns" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
 <key attr.name="originFileName" attr.type="string" for="edge" id="originfile">
  <default>test/programs/benchmarks/ldv-linux-3.4-simple/32_1_cilled_true-unreach-call_ok_nondet_linux-3.4-32_1-drivers--cpufreq--pcc-cpufreq.ko-ldv_main0_sequence_infinite_withcheck_stateful.cil.out.c</default>
 </key>
 <key attr.name="invariant" attr.type="string" for="node" id="invariant"/>
 <key attr.name="invariant.scope" attr.type="string" for="node" id="invariant.scope"/>
 <key attr.name="namedValue" attr.type="string" for="node" id="named"/>
 <key attr.name="nodeType" attr.type="string" for="node" id="nodetype">
  <default>path</default>
 </key>
 <key attr.name="isFrontierNode" attr.type="boolean" for="node" id="frontier">
  <default>false</default>
 </key>
 <key attr.name="isViolationNode" attr.type="boolean" for="node" id="violation">
  <default>false</default>
 </key>
 <key attr.name="isEntryNode" attr.type="boolean" for="node" id="entry">
  <default>false</default>
 </key>
 <key attr.name="isSinkNode" attr.type="boolean" for="node" id="sink">
  <default>false</default>
 </key>
 <key attr.name="enterLoopHead" attr.type="boolean" for="edge" id="enterLoopHead">
  <default>false</default>
 </key>
 <key attr.name="violatedProperty" attr.type="string" for="node" id="violatedProperty"/>
 <key attr.name="threadId" attr.type="string" for="edge" id="threadId"/>
 <key attr.name="sourcecodeLanguage" attr.type="string" for="graph" id="sourcecodelang"/>
 <key attr.name="programFile" attr.type="string" for="graph" id="programfile"/>
 <key attr.name="programHash" attr.type="string" for="graph" id="programhash"/>
 <key attr.name="specification" attr.type="string" for="graph" id="specification"/>
 <key attr.name="memoryModel" attr.type="string" for="graph" id="memorymodel"/>
 <key attr.name="architecture" attr.type="string" for="graph" id="architecture"/>
 <key attr.name="producer" attr.type="string" for="graph" id="producer"/>
 <key attr.name="sourcecode" attr.type="string" for="edge" id="sourcecode"/>
 <key attr.name="startline" attr.type="int" for="edge" id="startline"/>
 <key attr.name="startoffset" attr.type="int" for="edge" id="startoffset"/>
 <key attr.name="lineColSet" attr.type="string" for="edge" id="lineCols"/>
 <key attr.name="control" attr.type="string" for="edge" id="control"/>
 <key attr.name="assumption" attr.type="string" for="edge" id="assumption"/>
 <key attr.name="assumption.scope" attr.type="string" for="edge" id="assumption.scope"/>
 <key attr.name="enterFunction" attr.type="string" for="edge" id="enterFunction"/>
 <key attr.name="returnFromFunction" attr.type="string" for="edge" id="returnFrom"/>
 <key attr.name="predecessor" attr.type="string" for="edge" id="predecessor"/>
 <key attr.name="successor" attr.type="string" for="edge" id="successor"/>
 <key attr.name="witness-type" attr.type="string" for="graph" id="witness-type"/>
 <graph edgedefault="directed">
  <data key="witness-type">correctness_witness</data>
  <data key="sourcecodelang">C</data>
  <data key="producer">CPAchecker 1.6.1-svn 22638M</data>
  <data key="specification">CHECK( init(main()), LTL(G ! call(__VERIFIER_error())) )</data>
  <data key="programfile">test/programs/benchmarks/ldv-linux-3.4-simple/32_1_cilled_true-unreach-call_ok_nondet_linux-3.4-32_1-drivers--cpufreq--pcc-cpufreq.ko-ldv_main0_sequence_infinite_withcheck_stateful.cil.out.c</data>
  <data key="programhash">2a6eeec2c649170f3a6ab7f2bdf1c9b03783df8f</data>
  <data key="memorymodel">precise</data>
  <data key="architecture">64bit</data>
  <node id="N2118">
   <data key="entry">true</data>
  </node>
  <node id="N2819"/>
  <edge source="N2118" target="N2819">
   <data key="sourcecode">extern unsigned long __per_cpu_offset[4096] ;</data>
   <data key="startline">3101</data>
   <data key="startoffset">87316</data>
  </edge>
  <node id="N2839"/>
  <edge source="N2819" target="N2839">
   <data key="sourcecode">extern int acpi_disabled ;</data>
   <data key="startline">3156</data>
   <data key="startoffset">89275</data>
  </edge>
  <node id="N2842"/>
  <edge source="N2839" target="N2842">
   <data key="sourcecode">extern struct module __this_module ;</data>
   <data key="startline">3159</data>
   <data key="startoffset">89403</data>
  </edge>
  <node id="N2854"/>
  <edge source="N2842" target="N2854">
   <data key="sourcecode">extern struct acpi_processor *processors  __attribute__((__section__(".data..percpu"))) ;</data>
   <data key="startline">3276</data>
   <data key="startoffset">93272</data>
  </edge>
  <node id="N2855"/>
  <edge source="N2854" target="N2855">
   <data key="sourcecode">static struct cpufreq_driver pcc_cpufreq_driver ;</data>
   <data key="startline">3277</data>
   <data key="startoffset">93362</data>
  </edge>
  <node id="N2856"/>
  <edge source="N2855" target="N2856">
   <data key="sourcecode">static void *pcch_virt_addr  ;</data>
   <data key="startline">3278</data>
   <data key="startoffset">93412</data>
  </edge>
  <node id="N2857"/>
  <edge source="N2856" target="N2857">
   <data key="sourcecode">static struct pcc_header *pcch_hdr  ;</data>
   <data key="startline">3279</data>
   <data key="startoffset">93443</data>
  </edge>
  <node id="N2858"/>
  <edge source="N2857" target="N2858">
   <data key="sourcecode">static spinlock_t pcc_lock  =    {{{{{(__ticketpair_t )0}}, 3735899821U, 4294967295U, (void *)-1L}}};</data>
   <data key="startline">3280</data>
   <data key="startoffset">93575</data>
  </edge>
  <node id="N2859"/>
  <edge source="N2858" target="N2859">
   <data key="sourcecode">static struct acpi_generic_address doorbell  ;</data>
   <data key="startline">3281</data>
   <data key="startoffset">93583</data>
  </edge>
  <node id="N2860"/>
  <edge source="N2859" target="N2860">
   <data key="sourcecode">static u64 doorbell_preserve  ;</data>
   <data key="startline">3282</data>
   <data key="startoffset">93630</data>
  </edge>
  <node id="N2861"/>
  <edge source="N2860" target="N2861">
   <data key="sourcecode">static u64 doorbell_write  ;</data>
   <data key="startline">3283</data>
   <data key="startoffset">93662</data>
  </edge>
  <node id="N2862"/>
  <edge source="N2861" target="N2862">
   <data key="sourcecode">static u8 OSC_UUID[16]  = 
  {      (u8 )159,      (u8 )44,      (u8 )155,      (u8 )99, 
        (u8 )145,      (u8 )112,      (u8 )31,      (u8 )73, 
        (u8 )187,      (u8 )79,      (u8 )165,      (u8 )152, 
        (u8 )47,      (u8 )161,      (u8 )181,      (u8 )70};</data>
   <data key="startline">3285</data>
   <data key="startoffset">93742</data>
  </edge>
  <node id="N2863"/>
  <edge source="N2862" target="N2863">
   <data key="sourcecode">static struct pcc_cpu *pcc_cpu_info  ;</data>
   <data key="startline">3289</data>
   <data key="startoffset">93968</data>
  </edge>
  <node id="N2868"/>
  <edge source="N2863" target="N2868">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_get_freq", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "get: get_freq for CPU %d\n", 153U, 0U};</data>
   <data key="startline">3383</data>
   <data key="startoffset">96257</data>
  </edge>
  <node id="N2869"/>
  <edge source="N2868" target="N2869">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___0  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_get_freq", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "get: FAILED: for CPU %d, status is %d\n", 172U, 0U};</data>
   <data key="startline">3387</data>
   <data key="startoffset">96706</data>
  </edge>
  <node id="N2870"/>
  <edge source="N2869" target="N2870">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___1  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_get_freq", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "get: SUCCESS: (virtual) output_offset for cpu %d is 0x%p, contains a value of: 0x%x. Speed is: %d MHz\n",
    182U, 0U};</data>
   <data key="startline">3393</data>
   <data key="startoffset">97503</data>
  </edge>
  <node id="N2871"/>
  <edge source="N2870" target="N2871">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___2  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_get_freq", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "get: frequency for cpu %d is being temporarily capped at %d\n", 187U, 0U};</data>
   <data key="startline">3395</data>
   <data key="startoffset">97568</data>
  </edge>
  <node id="N2873"/>
  <edge source="N2871" target="N2873">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___3  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_target", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "target: CPU %d should go to target freq: %d (virtual) input_offset is 0x%p\n",
    216U, 0U};</data>
   <data key="startline">3689</data>
   <data key="startoffset">106382</data>
  </edge>
  <node id="N2874"/>
  <edge source="N2873" target="N2874">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___4  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_target", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "target: FAILED for cpu %d, with status: 0x%x\n", 236U, 0U};</data>
   <data key="startline">3694</data>
   <data key="startoffset">106892</data>
  </edge>
  <node id="N2875"/>
  <edge source="N2874" target="N2875">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___5  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_target", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "target: was SUCCESSFUL for cpu %d\n", 242U, 0U};</data>
   <data key="startline">3698</data>
   <data key="startoffset">107228</data>
  </edge>
  <node id="N2877"/>
  <edge source="N2875" target="N2877">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___6  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_get_offset", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "pcc_get_offset: for CPU %d: pcc_cpu_data input_offset: 0x%x, pcc_cpu_data output_offset: 0x%x\n",
    299U, 0U};</data>
   <data key="startline">3954</data>
   <data key="startoffset">114673</data>
  </edge>
  <node id="N2880"/>
  <edge source="N2877" target="N2880">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___7  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_probe", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "probe: _OSC evaluation did not succeed\n", 414U, 0U};</data>
   <data key="startline">4522</data>
   <data key="startoffset">131051</data>
  </edge>
  <node id="N2881"/>
  <edge source="N2880" target="N2881">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___8  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_probe", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "probe: mem_resource descriptor: 0x%x, length: %d, space_id: %d, resource_usage: %d, type_specific: %d, granularity: 0x%llx, minimum: 0x%llx, maximum: 0x%llx, translation_offset: 0x%llx, address_length: 0x%llx\n",
    447U, 0U};</data>
   <data key="startline">4527</data>
   <data key="startoffset">131788</data>
  </edge>
  <node id="N2882"/>
  <edge source="N2881" target="N2882">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___9  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_probe", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "probe: could not map shared mem region\n", 457U, 0U};</data>
   <data key="startline">4531</data>
   <data key="startoffset">132292</data>
  </edge>
  <node id="N2883"/>
  <edge source="N2882" target="N2883">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___10  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_probe", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "probe: PCCH header (virtual) addr: 0x%p\n", 462U, 0U};</data>
   <data key="startline">4534</data>
   <data key="startoffset">132649</data>
  </edge>
  <node id="N2884"/>
  <edge source="N2883" target="N2884">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___11  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_probe", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "probe: PCCH header is at physical address: 0x%llx, signature: 0x%x, length: %d bytes, major: %d, minor: %d, supported features: 0x%x, command field: 0x%x, status field: 0x%x, nominal latency: %d us\n",
    471U, 0U};</data>
   <data key="startline">4541</data>
   <data key="startoffset">133747</data>
  </edge>
  <node id="N2885"/>
  <edge source="N2884" target="N2885">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___12  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_probe", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "probe: min time between commands: %d us, max time between commands: %d us, nominal CPU frequency: %d MHz, minimum CPU frequency: %d MHz, minimum CPU frequency without throttling: %d MHz\n",
    482U, 0U};</data>
   <data key="startline">4546</data>
   <data key="startoffset">134422</data>
  </edge>
  <node id="N2886"/>
  <edge source="N2885" target="N2886">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___13  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_probe", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "probe: doorbell: space_id is %d, bit_width is %d, bit_offset is %d, access_width is %d, address is 0x%llx\n",
    501U, 0U};</data>
   <data key="startline">4551</data>
   <data key="startoffset">135017</data>
  </edge>
  <node id="N2887"/>
  <edge source="N2886" target="N2887">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___14  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_probe", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "probe: doorbell_preserve: 0x%llx, doorbell_write: 0x%llx\n", 521U, 0U};</data>
   <data key="startline">4555</data>
   <data key="startoffset">135491</data>
  </edge>
  <node id="N2889"/>
  <edge source="N2887" target="N2889">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___15  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_cpu_init", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "init: PCCP evaluation failed\n", 554U, 0U};</data>
   <data key="startline">5381</data>
   <data key="startoffset">160646</data>
  </edge>
  <node id="N2890"/>
  <edge source="N2889" target="N2890">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___16  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_cpu_init", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "init: Unable to get current CPU frequency\n", 565U, 0U};</data>
   <data key="startline">5386</data>
   <data key="startoffset">161352</data>
  </edge>
  <node id="N2891"/>
  <edge source="N2890" target="N2891">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___17  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_cpu_init", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "init: policy-&gt;max is %d, policy-&gt;min is %d\n", 571U, 0U};</data>
   <data key="startline">5389</data>
   <data key="startoffset">161606</data>
  </edge>
  <node id="N2893"/>
  <edge source="N2891" target="N2893">
   <data key="sourcecode">static struct cpufreq_driver pcc_cpufreq_driver  = 
     {&amp; __this_module, {(char )'p', (char )'c', (char )'c', (char )'-', (char )'c',
                      (char )'p', (char )'u', (char )'f', (char )'r', (char )'e',
                      (char )'q', (char )'\000', (char)0, (char)0, (char)0, (char)0},
    (u8 )2, &amp; pcc_cpufreq_cpu_init, &amp; pcc_cpufreq_verify, (int (*)(struct cpufreq_policy *policy ))0,
    &amp; pcc_cpufreq_target, &amp; pcc_get_freq, (unsigned int (*)(struct cpufreq_policy *policy ,
                                                            unsigned int cpu ))0,
    (int (*)(int cpu , unsigned int *limit ))0, &amp; pcc_cpufreq_cpu_exit, (int (*)(struct cpufreq_policy *policy ))0,
    (int (*)(struct cpufreq_policy *policy ))0, (struct freq_attr **)0};</data>
   <data key="startline">5605</data>
   <data key="startoffset">167765</data>
  </edge>
  <node id="N2895"/>
  <edge source="N2893" target="N2895">
   <data key="sourcecode">static struct _ddebug  __attribute__((__aligned__(8))) descriptor___18  __attribute__((__used__,
__section__("__verbose")))  =    {"pcc_cpufreq", "pcc_cpufreq_init", "/home/zakharov/launch/work/current--X--drivers/--X--defaultlinux-3.4--X--32_1--X--cpachecker/linux-3.4/csd_deg_dscv/3888/dscv_tempdir/dscv/ri/32_1/drivers/cpufreq/pcc-cpufreq.c.common.c",
    "pcc_cpufreq_init: PCCH evaluation failed\n", 601U, 0U};</data>
   <data key="startline">5613</data>
   <data key="startoffset">168739</data>
  </edge>
  <node id="N2897"/>
  <edge source="N2895" target="N2897">
   <data key="sourcecode">static char const   __mod_author619[40]  __attribute__((__used__, __unused__, __section__(".modinfo"),
__aligned__(1)))  = 
  {      (char const   )'a',      (char const   )'u',      (char const   )'t',      (char const   )'h', 
        (char const   )'o',      (char const   )'r',      (char const   )'=',      (char const   )'M', 
        (char const   )'a',      (char const   )'t',      (char const   )'t',      (char const   )'h', 
        (char const   )'e',      (char const   )'w',      (char const   )' ',      (char const   )'G', 
        (char const   )'a',      (char const   )'r',      (char const   )'r',      (char const   )'e', 
        (char const   )'t',      (char const   )'t',      (char const   )',',      (char const   )' ', 
        (char const   )'N',      (char const   )'a',      (char const   )'g',      (char const   )'a', 
        (char const   )' ',      (char const   )'C',      (char const   )'h',      (char const   )'u', 
        (char const   )'m',      (char const   )'b',      (char const   )'a',      (char const   )'l', 
        (char const   )'k',      (char const   )'a',      (char const   )'r',      (char const   )'\000'};</data>
   <data key="startline">5685</data>
   <data key="startoffset">170521</data>
  </edge>
  <node id="N2898"/>
  <edge source="N2897" target="N2898">
   <data key="sourcecode">static char const   __mod_version620[16]  __attribute__((__used__, __unused__, __section__(".modinfo"),
__aligned__(1)))  = 
  {      (char const   )'v',      (char const   )'e',      (char const   )'r',      (char const   )'s', 
        (char const   )'i',      (char const   )'o',      (char const   )'n',      (char const   )'=', 
        (char const   )'1',      (char const   )'.',      (char const   )'1',      (char const   )'0', 
        (char const   )'.',      (char const   )'0',      (char const   )'0',      (char const   )'\000'};</data>
   <data key="startline">5697</data>
   <data key="startoffset">171690</data>
  </edge>
  <node id="N2899"/>
  <edge source="N2898" target="N2899">
   <data key="sourcecode">static char const   __mod_description621[56]  __attribute__((__used__, __unused__,
__section__(".modinfo"), __aligned__(1)))  = 
  {      (char const   )'d',      (char const   )'e',      (char const   )'s',      (char const   )'c', 
        (char const   )'r',      (char const   )'i',      (char const   )'p',      (char const   )'t', 
        (char const   )'i',      (char const   )'o',      (char const   )'n',      (char const   )'=', 
        (char const   )'P',      (char const   )'r',      (char const   )'o',      (char const   )'c', 
        (char const   )'e',      (char const   )'s',      (char const   )'s',      (char const   )'o', 
        (char const   )'r',      (char const   )' ',      (char const   )'C',      (char const   )'l', 
        (char const   )'o',      (char const   )'c',      (char const   )'k',      (char const   )'i', 
        (char const   )'n',      (char const   )'g',      (char const   )' ',      (char const   )'C', 
        (char const   )'o',      (char const   )'n',      (char const   )'t',      (char const   )'r', 
        (char const   )'o',      (char const   )'l',      (char const   )' ',      (char const   )'i', 
        (char const   )'n',      (char const   )'t',      (char const   )'e',      (char const   )'r', 
        (char const   )'f',      (char const   )'a',      (char const   )'c',      (char const   )'e', 
        (char const   )' ',      (char const   )'d',      (char const   )'r',      (char const   )'i', 
        (char const   )'v',      (char const   )'e',      (char const   )'r',      (char const   )'\000'};</data>
   <data key="startline">5704</data>
   <data key="startoffset">172368</data>
  </edge>
  <node id="N2900"/>
  <edge source="N2899" target="N2900">
   <data key="sourcecode">static char const   __mod_license622[12]  __attribute__((__used__, __unused__, __section__(".modinfo"),
__aligned__(1)))  = 
  {      (char const   )'l',      (char const   )'i',      (char const   )'c',      (char const   )'e', 
        (char const   )'n',      (char const   )'s',      (char const   )'e',      (char const   )'=', 
        (char const   )'G',      (char const   )'P',      (char const   )'L',      (char const   )'\000'};</data>
   <data key="startline">5720</data>
   <data key="startoffset">173903</data>
  </edge>
  <node id="N2904"/>
  <edge source="N2900" target="N2904">
   <data key="sourcecode">int LDV_IN_INTERRUPT  ;</data>
   <data key="startline">5744</data>
   <data key="startoffset">174275</data>
  </edge>
  <node id="N2907"/>
  <edge source="N2904" target="N2907">
   <data key="sourcecode">int ldv_mutex  =    1;</data>
   <data key="startline">5842</data>
   <data key="startoffset">176158</data>
  </edge>
  <node id="N2120"/>
  <edge source="N2907" target="N2120">
   <data key="sourcecode">unsigned int var_pcc_get_freq_3_p0 ;</data>
   <data key="startline">5746</data>
   <data key="startoffset">174318</data>
  </edge>
  <node id="N2121"/>
  <edge source="N2120" target="N2121">
   <data key="sourcecode">struct cpufreq_policy *var_group1 ;</data>
   <data key="startline">5747</data>
   <data key="startoffset">174357</data>
  </edge>
  <node id="N2122"/>
  <edge source="N2121" target="N2122">
   <data key="sourcecode">unsigned int var_pcc_cpufreq_target_4_p1 ;</data>
   <data key="startline">5748</data>
   <data key="startoffset">174395</data>
  </edge>
  <node id="N2123"/>
  <edge source="N2122" target="N2123">
   <data key="sourcecode">unsigned int var_pcc_cpufreq_target_4_p2 ;</data>
   <data key="startline">5749</data>
   <data key="startoffset">174440</data>
  </edge>
  <node id="N2124"/>
  <edge source="N2123" target="N2124">
   <data key="sourcecode">int tmp___7 ;</data>
   <data key="startline">5750</data>
   <data key="startoffset">174485</data>
  </edge>
  <node id="N2125"/>
  <edge source="N2124" target="N2125">
   <data key="sourcecode">int tmp___8 ;</data>
   <data key="startline">5751</data>
   <data key="startoffset">174501</data>
  </edge>
  <node id="N2126"/>
  <edge source="N2125" target="N2126">
   <data key="sourcecode">LDV_IN_INTERRUPT = 1;</data>
   <data key="startline">5755</data>
   <data key="startoffset">174526</data>
  </edge>
  <node id="N2180">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">main</data>
  </node>
  <edge source="N2126" target="N2180">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">ldv_initialize();</data>
   <data key="startline">5756</data>
   <data key="startoffset">174550</data>
  </edge>
  <node id="N2132">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">main</data>
  </node>
  <edge source="N2180" target="N2132">
   <data key="sourcecode">tmp___8 = __VERIFIER_nondet_int();</data>
   <data key="startline">5762</data>
   <data key="startoffset">174648</data>
  </edge>
  <node id="N2134">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; !(tmp___8 == 0)</data>
   <data key="invariant.scope">main</data>
  </node>
  <edge source="N2132" target="N2134">
   <data key="sourcecode">[(tmp___8 == 0) == 0]</data>
   <data key="startline">5764</data>
   <data key="startoffset">174687</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2135">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (tmp___8 == 0)</data>
   <data key="invariant.scope">main</data>
  </node>
  <edge source="N2132" target="N2135">
   <data key="sourcecode">[!((tmp___8 == 0) == 0)]</data>
   <data key="startline">5764</data>
   <data key="startoffset">174687</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2098"/>
  <edge source="N2135" target="N2098">
   <data key="sourcecode">pcc_cpufreq_exit();</data>
   <data key="startline">5826</data>
   <data key="startoffset">175974</data>
   <data key="enterFunction">pcc_cpufreq_exit</data>
  </edge>
  <node id="N2100"/>
  <edge source="N2098" target="N2100">
   <data key="sourcecode">void *__cil_tmp1 ;</data>
   <data key="startline">5670</data>
   <data key="startoffset">170050</data>
  </edge>
  <node id="N2101"/>
  <edge source="N2100" target="N2101">
   <data key="sourcecode">cpufreq_unregister_driver(&amp; pcc_cpufreq_driver);</data>
   <data key="startline">5674</data>
   <data key="startoffset">170108</data>
  </edge>
  <node id="N169"/>
  <edge source="N2101" target="N169">
   <data key="sourcecode">pcc_clear_mapping();</data>
   <data key="startline">5675</data>
   <data key="startoffset">170131</data>
   <data key="enterFunction">pcc_clear_mapping</data>
  </edge>
  <node id="N171"/>
  <edge source="N169" target="N171">
   <data key="sourcecode">void volatile   *__cil_tmp1 ;</data>
   <data key="startline">3366</data>
   <data key="startoffset">95869</data>
  </edge>
  <node id="N173"/>
  <edge source="N171" target="N173">
   <data key="sourcecode">[(pcch_virt_addr == 0) == 0]</data>
   <data key="startline">3369</data>
   <data key="startoffset">95910</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N176"/>
  <edge source="N171" target="N176">
   <data key="sourcecode">[!((pcch_virt_addr == 0) == 0)]</data>
   <data key="startline">3369</data>
   <data key="startoffset">95910</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N177"/>
  <edge source="N176" target="N177">
   <data key="sourcecode">pcch_virt_addr = (void *)0;</data>
   <data key="startline">3377</data>
   <data key="startoffset">96052</data>
  </edge>
  <node id="N168"/>
  <edge source="N177" target="N168">
   <data key="sourcecode">return;</data>
   <data key="startline">3378</data>
   <data key="startoffset">96065</data>
   <data key="returnFrom">pcc_clear_mapping</data>
  </edge>
  <node id="N1870"/>
  <edge source="N168" target="N1870">
   <data key="startline">5367</data>
   <data key="startoffset">160221</data>
  </edge>
  <node id="N2102"/>
  <edge source="N168" target="N2102">
   <data key="startline">5675</data>
   <data key="startoffset">170131</data>
  </edge>
  <node id="N2103"/>
  <edge source="N2102" target="N2103">
   <data key="sourcecode">__cil_tmp1 = (void *)pcc_cpu_info;</data>
   <data key="startline">5676</data>
   <data key="startoffset">170167</data>
  </edge>
  <node id="N2104"/>
  <edge source="N2103" target="N2104">
   <data key="sourcecode">free_percpu(__cil_tmp1);</data>
   <data key="startline">5677</data>
   <data key="startoffset">170191</data>
  </edge>
  <node id="N2097"/>
  <edge source="N2104" target="N2097">
   <data key="sourcecode">return;</data>
   <data key="startline">5679</data>
   <data key="startoffset">170222</data>
   <data key="returnFrom">pcc_cpufreq_exit</data>
  </edge>
  <node id="N2115"/>
  <edge source="N2097" target="N2115">
   <data key="startline">5736</data>
   <data key="startoffset">174126</data>
  </edge>
  <node id="N2189"/>
  <edge source="N2097" target="N2189">
   <data key="startline">5826</data>
   <data key="startoffset">175974</data>
  </edge>
  <node id="N2276"/>
  <edge source="N2189" target="N2276">
   <data key="sourcecode">ldv_check_final_state();</data>
   <data key="startline">5829</data>
   <data key="startoffset">176004</data>
   <data key="enterFunction">ldv_check_final_state</data>
  </edge>
  <node id="N2280"/>
  <edge source="N2276" target="N2280">
   <data key="sourcecode">[!(ldv_mutex == 1)]</data>
   <data key="startline">5966</data>
   <data key="startoffset">177845</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2281"/>
  <edge source="N2276" target="N2281">
   <data key="sourcecode">[ldv_mutex == 1]</data>
   <data key="startline">5966</data>
   <data key="startoffset">177845</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2275"/>
  <edge source="N2281" target="N2275">
   <data key="sourcecode">return;</data>
   <data key="startline">5973</data>
   <data key="startoffset">177917</data>
   <data key="returnFrom">ldv_check_final_state</data>
  </edge>
  <node id="N2190"/>
  <edge source="N2275" target="N2190">
   <data key="startline">5829</data>
   <data key="startoffset">176004</data>
  </edge>
  <node id="N2117"/>
  <edge source="N2190" target="N2117">
   <data key="sourcecode">return;</data>
   <data key="startline">5831</data>
   <data key="startoffset">176035</data>
   <data key="returnFrom">main</data>
  </edge>
  <node id="N2193"/>
  <edge source="N2280" target="N2193">
   <data key="sourcecode">ldv_blast_assert();</data>
   <data key="startline">5970</data>
   <data key="startoffset">177885</data>
   <data key="enterFunction">ldv_blast_assert</data>
  </edge>
  <node id="N2196"/>
  <edge source="N2193" target="N2196">
   <data key="sourcecode">__VERIFIER_error();</data>
   <data key="startline">5838</data>
   <data key="startoffset">176093</data>
  </edge>
  <node id="N2204"/>
  <edge source="N2196" target="N2204">
   <data key="startline">5851</data>
   <data key="startoffset">176346</data>
   <data key="returnFrom">ldv_blast_assert</data>
  </edge>
  <node id="N2219"/>
  <edge source="N2196" target="N2219">
   <data key="startline">5873</data>
   <data key="startoffset">176681</data>
   <data key="returnFrom">ldv_blast_assert</data>
  </edge>
  <node id="N2234"/>
  <edge source="N2196" target="N2234">
   <data key="startline">5895</data>
   <data key="startoffset">177006</data>
   <data key="returnFrom">ldv_blast_assert</data>
  </edge>
  <node id="N2248"/>
  <edge source="N2196" target="N2248">
   <data key="startline">5918</data>
   <data key="startoffset">177294</data>
   <data key="returnFrom">ldv_blast_assert</data>
  </edge>
  <node id="N2258"/>
  <edge source="N2196" target="N2258">
   <data key="startline">5933</data>
   <data key="startoffset">177468</data>
   <data key="returnFrom">ldv_blast_assert</data>
  </edge>
  <node id="N2272"/>
  <edge source="N2196" target="N2272">
   <data key="startline">5955</data>
   <data key="startoffset">177736</data>
   <data key="returnFrom">ldv_blast_assert</data>
  </edge>
  <edge source="N2196" target="N2281">
   <data key="startline">5970</data>
   <data key="startoffset">177885</data>
   <data key="returnFrom">ldv_blast_assert</data>
  </edge>
  <node id="N2273"/>
  <edge source="N2272" target="N2273">
   <data key="sourcecode">ldv_mutex = 1;</data>
   <data key="startline">5958</data>
   <data key="startoffset">177768</data>
  </edge>
  <node id="N2266"/>
  <edge source="N2273" target="N2266">
   <data key="sourcecode">return;</data>
   <data key="startline">5959</data>
   <data key="startoffset">177785</data>
   <data key="returnFrom">mutex_unlock</data>
  </edge>
  <node id="N2259"/>
  <edge source="N2258" target="N2259">
   <data key="sourcecode">nondetermined = __VERIFIER_nondet_int();</data>
   <data key="startline">5937</data>
   <data key="startoffset">177520</data>
  </edge>
  <node id="N2261"/>
  <edge source="N2259" target="N2261">
   <data key="sourcecode">[(nondetermined == 0) == 0]</data>
   <data key="startline">5939</data>
   <data key="startoffset">177555</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2262"/>
  <edge source="N2259" target="N2262">
   <data key="sourcecode">[!((nondetermined == 0) == 0)]</data>
   <data key="startline">5939</data>
   <data key="startoffset">177555</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2251"/>
  <edge source="N2262" target="N2251">
   <data key="sourcecode">return (0);</data>
   <data key="startline">5943</data>
   <data key="startoffset">177622</data>
   <data key="returnFrom">mutex_trylock</data>
  </edge>
  <node id="N2263"/>
  <edge source="N2261" target="N2263">
   <data key="sourcecode">ldv_mutex = 2;</data>
   <data key="startline">5940</data>
   <data key="startoffset">177576</data>
  </edge>
  <edge source="N2263" target="N2251">
   <data key="sourcecode">return (1);</data>
   <data key="startline">5941</data>
   <data key="startoffset">177595</data>
   <data key="returnFrom">mutex_trylock</data>
  </edge>
  <node id="N2249"/>
  <edge source="N2248" target="N2249">
   <data key="sourcecode">ldv_mutex = 2;</data>
   <data key="startline">5921</data>
   <data key="startoffset">177326</data>
  </edge>
  <node id="N2242"/>
  <edge source="N2249" target="N2242">
   <data key="sourcecode">return;</data>
   <data key="startline">5922</data>
   <data key="startoffset">177343</data>
   <data key="returnFrom">mutex_lock</data>
  </edge>
  <node id="N2235"/>
  <edge source="N2234" target="N2235">
   <data key="sourcecode">atomic_value_after_dec = __VERIFIER_nondet_int();</data>
   <data key="startline">5899</data>
   <data key="startoffset">177067</data>
  </edge>
  <node id="N2237"/>
  <edge source="N2235" target="N2237">
   <data key="sourcecode">[atomic_value_after_dec == 0]</data>
   <data key="startline">5901</data>
   <data key="startoffset">177128</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2238"/>
  <edge source="N2235" target="N2238">
   <data key="sourcecode">[!(atomic_value_after_dec == 0)]</data>
   <data key="startline">5901</data>
   <data key="startoffset">177128</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2227"/>
  <edge source="N2238" target="N2227">
   <data key="sourcecode">return (0);</data>
   <data key="startline">5907</data>
   <data key="startoffset">177186</data>
   <data key="returnFrom">atomic_dec_and_mutex_lock</data>
  </edge>
  <node id="N2239"/>
  <edge source="N2237" target="N2239">
   <data key="sourcecode">ldv_mutex = 2;</data>
   <data key="startline">5902</data>
   <data key="startoffset">177137</data>
  </edge>
  <edge source="N2239" target="N2227">
   <data key="sourcecode">return (1);</data>
   <data key="startline">5903</data>
   <data key="startoffset">177156</data>
   <data key="returnFrom">atomic_dec_and_mutex_lock</data>
  </edge>
  <node id="N2220"/>
  <edge source="N2219" target="N2220">
   <data key="sourcecode">nondetermined = __VERIFIER_nondet_int();</data>
   <data key="startline">5877</data>
   <data key="startoffset">176733</data>
  </edge>
  <node id="N2222"/>
  <edge source="N2220" target="N2222">
   <data key="sourcecode">[(nondetermined == 0) == 0]</data>
   <data key="startline">5879</data>
   <data key="startoffset">176768</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2223"/>
  <edge source="N2220" target="N2223">
   <data key="sourcecode">[!((nondetermined == 0) == 0)]</data>
   <data key="startline">5879</data>
   <data key="startoffset">176768</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2212"/>
  <edge source="N2223" target="N2212">
   <data key="sourcecode">return (-4);</data>
   <data key="startline">5883</data>
   <data key="startoffset">176843</data>
   <data key="returnFrom">mutex_lock_killable</data>
  </edge>
  <node id="N2224"/>
  <edge source="N2222" target="N2224">
   <data key="sourcecode">ldv_mutex = 2;</data>
   <data key="startline">5880</data>
   <data key="startoffset">176789</data>
  </edge>
  <edge source="N2224" target="N2212">
   <data key="sourcecode">return (0);</data>
   <data key="startline">5881</data>
   <data key="startoffset">176816</data>
   <data key="returnFrom">mutex_lock_killable</data>
  </edge>
  <node id="N2205"/>
  <edge source="N2204" target="N2205">
   <data key="sourcecode">nondetermined = __VERIFIER_nondet_int();</data>
   <data key="startline">5855</data>
   <data key="startoffset">176382</data>
  </edge>
  <node id="N2207"/>
  <edge source="N2205" target="N2207">
   <data key="sourcecode">[(nondetermined == 0) == 0]</data>
   <data key="startline">5857</data>
   <data key="startoffset">176433</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2208"/>
  <edge source="N2205" target="N2208">
   <data key="sourcecode">[!((nondetermined == 0) == 0)]</data>
   <data key="startline">5857</data>
   <data key="startoffset">176433</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2197"/>
  <edge source="N2208" target="N2197">
   <data key="sourcecode">return (-4);</data>
   <data key="startline">5861</data>
   <data key="startoffset">176500</data>
   <data key="returnFrom">mutex_lock_interruptible</data>
  </edge>
  <node id="N2209"/>
  <edge source="N2207" target="N2209">
   <data key="sourcecode">ldv_mutex = 2;</data>
   <data key="startline">5858</data>
   <data key="startoffset">176454</data>
  </edge>
  <edge source="N2209" target="N2197">
   <data key="sourcecode">return (0);</data>
   <data key="startline">5859</data>
   <data key="startoffset">176481</data>
   <data key="returnFrom">mutex_lock_interruptible</data>
  </edge>
  <node id="N2112"/>
  <edge source="N2115" target="N2112">
   <data key="sourcecode">return;</data>
   <data key="startline">5738</data>
   <data key="startoffset">174152</data>
   <data key="returnFrom">cleanup_module</data>
  </edge>
  <node id="N1872"/>
  <edge source="N1870" target="N1872">
   <data key="sourcecode">__cil_tmp274 = (unsigned long )(&amp; output) + 8;</data>
   <data key="startline">5371</data>
   <data key="startoffset">160297</data>
  </edge>
  <node id="N1873"/>
  <edge source="N1872" target="N1873">
   <data key="sourcecode">__cil_tmp275 = *((void **)__cil_tmp274);</data>
   <data key="startline">5372</data>
   <data key="startoffset">160314</data>
  </edge>
  <node id="N1874"/>
  <edge source="N1873" target="N1874">
   <data key="sourcecode">__cil_tmp276 = (void const   *)__cil_tmp275;</data>
   <data key="startline">5373</data>
   <data key="startoffset">160388</data>
  </edge>
  <node id="N1875"/>
  <edge source="N1874" target="N1875">
   <data key="sourcecode">kfree(__cil_tmp276);</data>
   <data key="startline">5374</data>
   <data key="startoffset">160410</data>
  </edge>
  <node id="N1152"/>
  <edge source="N1875" target="N1152">
   <data key="sourcecode">return (ret);</data>
   <data key="startline">5376</data>
   <data key="startoffset">160431</data>
   <data key="returnFrom">pcc_cpufreq_probe</data>
  </edge>
  <node id="N2072"/>
  <edge source="N1152" target="N2072">
   <data key="startline">5632</data>
   <data key="startoffset">169166</data>
  </edge>
  <node id="N2074"/>
  <edge source="N2072" target="N2074">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[(ret == 0) == 0]</data>
   <data key="startline">5634</data>
   <data key="startoffset">169203</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2075"/>
  <edge source="N2072" target="N2075">
   <data key="sourcecode">[!((ret == 0) == 0)]</data>
   <data key="startline">5634</data>
   <data key="startoffset">169203</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2095"/>
  <edge source="N2075" target="N2095">
   <data key="sourcecode">ret = cpufreq_register_driver(&amp; pcc_cpufreq_driver);</data>
   <data key="startline">5663</data>
   <data key="startoffset">169858</data>
  </edge>
  <node id="N2057"/>
  <edge source="N2095" target="N2057">
   <data key="sourcecode">return (ret);</data>
   <data key="startline">5665</data>
   <data key="startoffset">169893</data>
   <data key="returnFrom">pcc_cpufreq_init</data>
  </edge>
  <node id="N2110"/>
  <edge source="N2057" target="N2110">
   <data key="startline">5726</data>
   <data key="startoffset">174027</data>
  </edge>
  <node id="N2106"/>
  <edge source="N2110" target="N2106">
   <data key="sourcecode">return (tmp___7);</data>
   <data key="startline">5728</data>
   <data key="startoffset">174063</data>
   <data key="returnFrom">init_module</data>
  </edge>
  <node id="N2080"/>
  <edge source="N2074" target="N2080">
   <data key="sourcecode">__cil_tmp3 = &amp; descriptor___18;</data>
   <data key="startline">5639</data>
   <data key="startoffset">169299</data>
  </edge>
  <node id="N2081"/>
  <edge source="N2080" target="N2081">
   <data key="sourcecode">__cil_tmp4 = __cil_tmp3-&gt;flags;</data>
   <data key="startline">5640</data>
   <data key="startoffset">169324</data>
  </edge>
  <node id="N2082"/>
  <edge source="N2081" target="N2082">
   <data key="sourcecode">__cil_tmp5 = __cil_tmp4 &amp; 1U;</data>
   <data key="startline">5641</data>
   <data key="startoffset">169388</data>
  </edge>
  <node id="N2083"/>
  <edge source="N2082" target="N2083">
   <data key="sourcecode">__cil_tmp6 = ! __cil_tmp5;</data>
   <data key="startline">5642</data>
   <data key="startoffset">169398</data>
  </edge>
  <node id="N2084"/>
  <edge source="N2083" target="N2084">
   <data key="sourcecode">__cil_tmp7 = ! __cil_tmp6;</data>
   <data key="startline">5643</data>
   <data key="startoffset">169431</data>
  </edge>
  <node id="N2085"/>
  <edge source="N2084" target="N2085">
   <data key="sourcecode">__cil_tmp8 = (long )__cil_tmp7;</data>
   <data key="startline">5644</data>
   <data key="startoffset">169477</data>
  </edge>
  <node id="N2284">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (res == 0LL) &amp;&amp; (val &gt;= 0LL) &amp;&amp; (val &lt;= 1LL)</data>
   <data key="invariant.scope">ldv__builtin_expect</data>
  </node>
  <edge source="N2085" target="N2284">
   <data key="sourcecode">tmp___7 = ldv__builtin_expect(__cil_tmp8, 0L);</data>
   <data key="startline">5645</data>
   <data key="startoffset">169502</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N2283">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (res == 0LL) &amp;&amp; (val &gt;= 0LL) &amp;&amp; (val &lt;= 1LL)</data>
   <data key="invariant.scope">ldv__builtin_expect</data>
  </node>
  <edge source="N2284" target="N2283">
   <data key="sourcecode">return (val);</data>
   <data key="startline">5980</data>
   <data key="startoffset">177987</data>
   <data key="returnFrom">ldv__builtin_expect</data>
  </edge>
  <node id="N1472"/>
  <edge source="N2283" target="N1472">
   <data key="startline">4883</data>
   <data key="startoffset">144634</data>
  </edge>
  <node id="N1526"/>
  <edge source="N2283" target="N1526">
   <data key="startline">4957</data>
   <data key="startoffset">146382</data>
  </edge>
  <node id="N1600"/>
  <edge source="N2283" target="N1600">
   <data key="startline">5042</data>
   <data key="startoffset">149517</data>
  </edge>
  <node id="N1620"/>
  <edge source="N2283" target="N1620">
   <data key="startline">5071</data>
   <data key="startoffset">150193</data>
  </edge>
  <node id="N1638"/>
  <edge source="N2283" target="N1638">
   <data key="startline">5095</data>
   <data key="startoffset">150797</data>
  </edge>
  <node id="N1697"/>
  <edge source="N2283" target="N1697">
   <data key="startline">5161</data>
   <data key="startoffset">153409</data>
  </edge>
  <node id="N1774"/>
  <edge source="N2283" target="N1774">
   <data key="startline">5247</data>
   <data key="startoffset">156605</data>
  </edge>
  <node id="N1837"/>
  <edge source="N2283" target="N1837">
   <data key="startline">5322</data>
   <data key="startoffset">158983</data>
  </edge>
  <node id="N1964"/>
  <edge source="N2283" target="N1964">
   <data key="startline">5479</data>
   <data key="startoffset">164261</data>
  </edge>
  <node id="N2017"/>
  <edge source="N2283" target="N2017">
   <data key="startline">5541</data>
   <data key="startoffset">166094</data>
  </edge>
  <node id="N2037"/>
  <edge source="N2283" target="N2037">
   <data key="startline">5570</data>
   <data key="startoffset">166735</data>
  </edge>
  <node id="N2086"/>
  <edge source="N2283" target="N2086">
   <data key="startline">5645</data>
   <data key="startoffset">169502</data>
  </edge>
  <node id="N280">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N2283" target="N280">
   <data key="startline">3501</data>
   <data key="startoffset">100663</data>
  </edge>
  <node id="N345">
   <data key="invariant">(__cil_tmp51 == (int) ((0U == __cil_tmp50) ? 1U : 0U)) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (tmp___9 == __cil_tmp53) &amp;&amp; ((__cil_tmp47 == 0) || ((__cil_tmp47 &gt;= 2) &amp;&amp; (__cil_tmp47 &lt;= 65535))) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp52 == ((0 == __cil_tmp51) ? 1 : 0)) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (__cil_tmp53 == (long int) __cil_tmp52) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N2283" target="N345">
   <data key="startline">3572</data>
   <data key="startoffset">102831</data>
  </edge>
  <node id="N380">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N2283" target="N380">
   <data key="startline">3619</data>
   <data key="startoffset">104085</data>
  </edge>
  <node id="N407">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; !(freq_limit == 255U) &amp;&amp; (__cil_tmp77 &gt;= 0U) &amp;&amp; (__cil_tmp77 &lt;= 16777215U) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp81 == (int) ((0U == __cil_tmp80) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (tmp___12 == __cil_tmp83) &amp;&amp; (__cil_tmp82 == ((0 == __cil_tmp81) ? 1 : 0)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp83 == (long int) __cil_tmp82) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N2283" target="N407">
   <data key="startline">3650</data>
   <data key="startoffset">105072</data>
  </edge>
  <node id="N539">
   <data key="invariant">(cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N2283" target="N539">
   <data key="startline">3815</data>
   <data key="startoffset">110712</data>
  </edge>
  <node id="N599">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; ((__cil_tmp58 == 0) || ((__cil_tmp58 &gt;= 2) &amp;&amp; (__cil_tmp58 &lt;= 65535))) &amp;&amp; (__cil_tmp63 == ((0 == __cil_tmp62) ? 1 : 0)) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp64 == (long int) __cil_tmp63) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (tmp___10 == __cil_tmp64) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp62 == (int) ((0U == __cil_tmp61) ? 1U : 0U)) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N2283" target="N599">
   <data key="startline">3882</data>
   <data key="startoffset">112903</data>
  </edge>
  <node id="N626">
   <data key="invariant">(__cil_tmp75 == ((0 == __cil_tmp74) ? 1 : 0)) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp66 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp67 == 0ULL) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp68 == 14ULL) &amp;&amp; (__cil_tmp74 == (int) ((0U == __cil_tmp73) ? 1U : 0U)) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp35 == 0ULL) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (tmp___11 == __cil_tmp76) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp76 == (long int) __cil_tmp75) &amp;&amp; (tmp___9 &gt;= 1U) &amp;&amp; (tmp___9 &lt;= 4294901761U) &amp;&amp; (__cil_tmp44 == __cil_tmp51) &amp;&amp; (__cil_tmp56 == __cil_tmp69) &amp;&amp; (__cil_tmp57 == __cil_tmp70)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N2283" target="N626">
   <data key="startline">3921</data>
   <data key="startoffset">113874</data>
  </edge>
  <node id="N857"/>
  <edge source="N2283" target="N857">
   <data key="startline">4183</data>
   <data key="startoffset">121298</data>
  </edge>
  <node id="N859"/>
  <edge source="N857" target="N859">
   <data key="sourcecode">[(tmp___7 == 0) == 0]</data>
   <data key="startline">4185</data>
   <data key="startoffset">121360</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N865"/>
  <edge source="N857" target="N865">
   <data key="sourcecode">[!((tmp___7 == 0) == 0)]</data>
   <data key="startline">4185</data>
   <data key="startoffset">121360</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N870"/>
  <edge source="N865" target="N870">
   <data key="sourcecode">__cil_tmp76 = (unsigned long )(&amp; buffer) + 8;</data>
   <data key="startline">4203</data>
   <data key="startoffset">121903</data>
  </edge>
  <node id="N871"/>
  <edge source="N870" target="N871">
   <data key="sourcecode">__cil_tmp77 = *((void **)__cil_tmp76);</data>
   <data key="startline">4204</data>
   <data key="startoffset">121918</data>
  </edge>
  <node id="N872"/>
  <edge source="N871" target="N872">
   <data key="sourcecode">__cil_tmp78 = (void const   *)__cil_tmp77;</data>
   <data key="startline">4205</data>
   <data key="startoffset">121959</data>
  </edge>
  <node id="N873"/>
  <edge source="N872" target="N873">
   <data key="sourcecode">kfree(__cil_tmp78);</data>
   <data key="startline">4206</data>
   <data key="startoffset">122004</data>
  </edge>
  <node id="N646"/>
  <edge source="N873" target="N646">
   <data key="sourcecode">return (ret);</data>
   <data key="startline">4208</data>
   <data key="startoffset">122030</data>
   <data key="returnFrom">pcc_get_offset</data>
  </edge>
  <node id="N1949"/>
  <edge source="N646" target="N1949">
   <data key="startline">5465</data>
   <data key="startoffset">163864</data>
  </edge>
  <node id="N1950"/>
  <edge source="N1949" target="N1950">
   <data key="sourcecode">result = (unsigned int )tmp___7;</data>
   <data key="startline">5466</data>
   <data key="startoffset">163929</data>
  </edge>
  <node id="N1952"/>
  <edge source="N1950" target="N1952">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[(result == 0) == 0]</data>
   <data key="startline">5468</data>
   <data key="startoffset">163948</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1953"/>
  <edge source="N1950" target="N1953">
   <data key="sourcecode">[!((result == 0) == 0)]</data>
   <data key="startline">5468</data>
   <data key="startoffset">163948</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1973"/>
  <edge source="N1953" target="N1973">
   <data key="sourcecode">__cil_tmp21 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5497</data>
   <data key="startoffset">164570</data>
  </edge>
  <node id="N1974"/>
  <edge source="N1973" target="N1974">
   <data key="sourcecode">__cil_tmp22 = __cil_tmp21 + 28;</data>
   <data key="startline">5498</data>
   <data key="startoffset">164640</data>
  </edge>
  <node id="N1975"/>
  <edge source="N1974" target="N1975">
   <data key="sourcecode">__cil_tmp23 = (u32 *)__cil_tmp22;</data>
   <data key="startline">5499</data>
   <data key="startoffset">164660</data>
  </edge>
  <node id="N1976"/>
  <edge source="N1975" target="N1976">
   <data key="sourcecode">__cil_tmp24 = (void *)__cil_tmp23;</data>
   <data key="startline">5500</data>
   <data key="startoffset">164696</data>
  </edge>
  <node id="N1977"/>
  <edge source="N1976" target="N1977">
   <data key="sourcecode">tmp___10 = ioread32(__cil_tmp24);</data>
   <data key="startline">5501</data>
   <data key="startoffset">164719</data>
  </edge>
  <node id="N1978"/>
  <edge source="N1977" target="N1978">
   <data key="sourcecode">tmp___9 = tmp___10 * 1000U;</data>
   <data key="startline">5502</data>
   <data key="startoffset">164755</data>
  </edge>
  <node id="N1979"/>
  <edge source="N1978" target="N1979">
   <data key="sourcecode">__cil_tmp25 = (unsigned long )policy;</data>
   <data key="startline">5503</data>
   <data key="startoffset">164799</data>
  </edge>
  <node id="N1980"/>
  <edge source="N1979" target="N1980">
   <data key="sourcecode">__cil_tmp26 = __cil_tmp25 + 24;</data>
   <data key="startline">5504</data>
   <data key="startoffset">164853</data>
  </edge>
  <node id="N1981"/>
  <edge source="N1980" target="N1981">
   <data key="sourcecode">*((unsigned int *)__cil_tmp26) = tmp___9;</data>
   <data key="startline">5505</data>
   <data key="startoffset">164892</data>
  </edge>
  <node id="N1982"/>
  <edge source="N1981" target="N1982">
   <data key="sourcecode">__cil_tmp27 = (unsigned long )policy;</data>
   <data key="startline">5506</data>
   <data key="startoffset">164903</data>
  </edge>
  <node id="N1983"/>
  <edge source="N1982" target="N1983">
   <data key="sourcecode">__cil_tmp28 = __cil_tmp27 + 40;</data>
   <data key="startline">5507</data>
   <data key="startoffset">164943</data>
  </edge>
  <node id="N1984"/>
  <edge source="N1983" target="N1984">
   <data key="sourcecode">*((unsigned int *)__cil_tmp28) = tmp___9;</data>
   <data key="startline">5508</data>
   <data key="startoffset">164977</data>
  </edge>
  <node id="N1985"/>
  <edge source="N1984" target="N1985">
   <data key="sourcecode">__cil_tmp29 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5509</data>
   <data key="startoffset">165021</data>
  </edge>
  <node id="N1986"/>
  <edge source="N1985" target="N1986">
   <data key="sourcecode">__cil_tmp30 = __cil_tmp29 + 36;</data>
   <data key="startline">5510</data>
   <data key="startoffset">165063</data>
  </edge>
  <node id="N1987"/>
  <edge source="N1986" target="N1987">
   <data key="sourcecode">__cil_tmp31 = (u32 *)__cil_tmp30;</data>
   <data key="startline">5511</data>
   <data key="startoffset">165097</data>
  </edge>
  <node id="N1988"/>
  <edge source="N1987" target="N1988">
   <data key="sourcecode">__cil_tmp32 = (void *)__cil_tmp31;</data>
   <data key="startline">5512</data>
   <data key="startoffset">165133</data>
  </edge>
  <node id="N1989"/>
  <edge source="N1988" target="N1989">
   <data key="sourcecode">tmp___12 = ioread32(__cil_tmp32);</data>
   <data key="startline">5513</data>
   <data key="startoffset">165181</data>
  </edge>
  <node id="N1990"/>
  <edge source="N1989" target="N1990">
   <data key="sourcecode">tmp___11 = tmp___12 * 1000U;</data>
   <data key="startline">5514</data>
   <data key="startoffset">165206</data>
  </edge>
  <node id="N1991"/>
  <edge source="N1990" target="N1991">
   <data key="sourcecode">__cil_tmp33 = 24 + 4;</data>
   <data key="startline">5515</data>
   <data key="startoffset">165237</data>
  </edge>
  <node id="N1992"/>
  <edge source="N1991" target="N1992">
   <data key="sourcecode">__cil_tmp34 = (unsigned long )policy;</data>
   <data key="startline">5516</data>
   <data key="startoffset">165275</data>
  </edge>
  <node id="N1993"/>
  <edge source="N1992" target="N1993">
   <data key="sourcecode">__cil_tmp35 = __cil_tmp34 + __cil_tmp33;</data>
   <data key="startline">5517</data>
   <data key="startoffset">165315</data>
  </edge>
  <node id="N1994"/>
  <edge source="N1993" target="N1994">
   <data key="sourcecode">*((unsigned int *)__cil_tmp35) = tmp___11;</data>
   <data key="startline">5518</data>
   <data key="startoffset">165344</data>
  </edge>
  <node id="N1995"/>
  <edge source="N1994" target="N1995">
   <data key="sourcecode">__cil_tmp36 = (unsigned long )policy;</data>
   <data key="startline">5519</data>
   <data key="startoffset">165403</data>
  </edge>
  <node id="N1996"/>
  <edge source="N1995" target="N1996">
   <data key="sourcecode">__cil_tmp37 = __cil_tmp36 + 36;</data>
   <data key="startline">5520</data>
   <data key="startoffset">165429</data>
  </edge>
  <node id="N1997"/>
  <edge source="N1996" target="N1997">
   <data key="sourcecode">*((unsigned int *)__cil_tmp37) = tmp___11;</data>
   <data key="startline">5521</data>
   <data key="startoffset">165463</data>
  </edge>
  <node id="N1998"/>
  <edge source="N1997" target="N1998">
   <data key="sourcecode">__cil_tmp38 = (unsigned long )policy;</data>
   <data key="startline">5522</data>
   <data key="startoffset">165538</data>
  </edge>
  <node id="N1999"/>
  <edge source="N1998" target="N1999">
   <data key="sourcecode">__cil_tmp39 = __cil_tmp38 + 44;</data>
   <data key="startline">5523</data>
   <data key="startoffset">165562</data>
  </edge>
  <node id="N180"/>
  <edge source="N1999" target="N180">
   <data key="sourcecode">*((unsigned int *)__cil_tmp39) = pcc_get_freq(cpu);</data>
   <data key="startline">5524</data>
   <data key="startoffset">165615</data>
   <data key="enterFunction">pcc_get_freq</data>
  </edge>
  <node id="N182"/>
  <edge source="N180" target="N182">
   <data key="sourcecode">struct pcc_cpu *pcc_cpu_data ;</data>
   <data key="startline">3399</data>
   <data key="startoffset">98053</data>
  </edge>
  <node id="N183"/>
  <edge source="N182" target="N183">
   <data key="sourcecode">unsigned int curr_freq ;</data>
   <data key="startline">3400</data>
   <data key="startoffset">98086</data>
  </edge>
  <node id="N184"/>
  <edge source="N183" target="N184">
   <data key="sourcecode">unsigned int freq_limit ;</data>
   <data key="startline">3401</data>
   <data key="startoffset">98113</data>
  </edge>
  <node id="N185"/>
  <edge source="N184" target="N185">
   <data key="sourcecode">u16 status ;</data>
   <data key="startline">3402</data>
   <data key="startoffset">98141</data>
  </edge>
  <node id="N186"/>
  <edge source="N185" target="N186">
   <data key="sourcecode">u32 input_buffer ;</data>
   <data key="startline">3403</data>
   <data key="startoffset">98156</data>
  </edge>
  <node id="N187"/>
  <edge source="N186" target="N187">
   <data key="sourcecode">u32 output_buffer ;</data>
   <data key="startline">3404</data>
   <data key="startoffset">98177</data>
  </edge>
  <node id="N188"/>
  <edge source="N187" target="N188">
   <data key="sourcecode">long tmp___7 ;</data>
   <data key="startline">3405</data>
   <data key="startoffset">98199</data>
  </edge>
  <node id="N189"/>
  <edge source="N188" target="N189">
   <data key="sourcecode">void const   *__vpp_verify ;</data>
   <data key="startline">3406</data>
   <data key="startoffset">98216</data>
  </edge>
  <node id="N190"/>
  <edge source="N189" target="N190">
   <data key="sourcecode">unsigned long __ptr ;</data>
   <data key="startline">3407</data>
   <data key="startoffset">98247</data>
  </edge>
  <node id="N191"/>
  <edge source="N190" target="N191">
   <data key="sourcecode">unsigned int tmp___8 ;</data>
   <data key="startline">3408</data>
   <data key="startoffset">98271</data>
  </edge>
  <node id="N192"/>
  <edge source="N191" target="N192">
   <data key="sourcecode">long tmp___9 ;</data>
   <data key="startline">3409</data>
   <data key="startoffset">98296</data>
  </edge>
  <node id="N193"/>
  <edge source="N192" target="N193">
   <data key="sourcecode">unsigned int tmp___10 ;</data>
   <data key="startline">3410</data>
   <data key="startoffset">98313</data>
  </edge>
  <node id="N194"/>
  <edge source="N193" target="N194">
   <data key="sourcecode">long tmp___11 ;</data>
   <data key="startline">3411</data>
   <data key="startoffset">98339</data>
  </edge>
  <node id="N195"/>
  <edge source="N194" target="N195">
   <data key="sourcecode">long tmp___12 ;</data>
   <data key="startline">3412</data>
   <data key="startoffset">98357</data>
  </edge>
  <node id="N196"/>
  <edge source="N195" target="N196">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp16 ;</data>
   <data key="startline">3413</data>
   <data key="startoffset">98375</data>
  </edge>
  <node id="N197"/>
  <edge source="N196" target="N197">
   <data key="sourcecode">unsigned int __cil_tmp17 ;</data>
   <data key="startline">3414</data>
   <data key="startoffset">98440</data>
  </edge>
  <node id="N198"/>
  <edge source="N197" target="N198">
   <data key="sourcecode">unsigned int __cil_tmp18 ;</data>
   <data key="startline">3415</data>
   <data key="startoffset">98469</data>
  </edge>
  <node id="N199"/>
  <edge source="N198" target="N199">
   <data key="sourcecode">int __cil_tmp19 ;</data>
   <data key="startline">3416</data>
   <data key="startoffset">98498</data>
  </edge>
  <node id="N200"/>
  <edge source="N199" target="N200">
   <data key="sourcecode">int __cil_tmp20 ;</data>
   <data key="startline">3417</data>
   <data key="startoffset">98518</data>
  </edge>
  <node id="N201"/>
  <edge source="N200" target="N201">
   <data key="sourcecode">long __cil_tmp21 ;</data>
   <data key="startline">3418</data>
   <data key="startoffset">98538</data>
  </edge>
  <node id="N202"/>
  <edge source="N201" target="N202">
   <data key="sourcecode">void *__cil_tmp22 ;</data>
   <data key="startline">3419</data>
   <data key="startoffset">98559</data>
  </edge>
  <node id="N203"/>
  <edge source="N202" target="N203">
   <data key="sourcecode">struct pcc_cpu *__cil_tmp23 ;</data>
   <data key="startline">3420</data>
   <data key="startoffset">98581</data>
  </edge>
  <node id="N204"/>
  <edge source="N203" target="N204">
   <data key="sourcecode">unsigned long __cil_tmp24 ;</data>
   <data key="startline">3421</data>
   <data key="startoffset">98613</data>
  </edge>
  <node id="N205"/>
  <edge source="N204" target="N205">
   <data key="sourcecode">unsigned long __cil_tmp25 ;</data>
   <data key="startline">3422</data>
   <data key="startoffset">98643</data>
  </edge>
  <node id="N206"/>
  <edge source="N205" target="N206">
   <data key="sourcecode">unsigned long __cil_tmp26 ;</data>
   <data key="startline">3423</data>
   <data key="startoffset">98673</data>
  </edge>
  <node id="N207"/>
  <edge source="N206" target="N207">
   <data key="sourcecode">unsigned long __cil_tmp27 ;</data>
   <data key="startline">3424</data>
   <data key="startoffset">98703</data>
  </edge>
  <node id="N208"/>
  <edge source="N207" target="N208">
   <data key="sourcecode">u32 __cil_tmp28 ;</data>
   <data key="startline">3425</data>
   <data key="startoffset">98733</data>
  </edge>
  <node id="N209"/>
  <edge source="N208" target="N209">
   <data key="sourcecode">void *__cil_tmp29 ;</data>
   <data key="startline">3426</data>
   <data key="startoffset">98753</data>
  </edge>
  <node id="N210"/>
  <edge source="N209" target="N210">
   <data key="sourcecode">u16 __cil_tmp30 ;</data>
   <data key="startline">3427</data>
   <data key="startoffset">98775</data>
  </edge>
  <node id="N211"/>
  <edge source="N210" target="N211">
   <data key="sourcecode">unsigned long __cil_tmp31 ;</data>
   <data key="startline">3428</data>
   <data key="startoffset">98795</data>
  </edge>
  <node id="N212"/>
  <edge source="N211" target="N212">
   <data key="sourcecode">unsigned long __cil_tmp32 ;</data>
   <data key="startline">3429</data>
   <data key="startoffset">98825</data>
  </edge>
  <node id="N213"/>
  <edge source="N212" target="N213">
   <data key="sourcecode">u16 *__cil_tmp33 ;</data>
   <data key="startline">3430</data>
   <data key="startoffset">98855</data>
  </edge>
  <node id="N214"/>
  <edge source="N213" target="N214">
   <data key="sourcecode">void *__cil_tmp34 ;</data>
   <data key="startline">3431</data>
   <data key="startoffset">98876</data>
  </edge>
  <node id="N215"/>
  <edge source="N214" target="N215">
   <data key="sourcecode">unsigned long __cil_tmp35 ;</data>
   <data key="startline">3432</data>
   <data key="startoffset">98898</data>
  </edge>
  <node id="N216"/>
  <edge source="N215" target="N216">
   <data key="sourcecode">unsigned long __cil_tmp36 ;</data>
   <data key="startline">3433</data>
   <data key="startoffset">98928</data>
  </edge>
  <node id="N217"/>
  <edge source="N216" target="N217">
   <data key="sourcecode">u32 __cil_tmp37 ;</data>
   <data key="startline">3434</data>
   <data key="startoffset">98958</data>
  </edge>
  <node id="N218"/>
  <edge source="N217" target="N218">
   <data key="sourcecode">void *__cil_tmp38 ;</data>
   <data key="startline">3435</data>
   <data key="startoffset">98978</data>
  </edge>
  <node id="N219"/>
  <edge source="N218" target="N219">
   <data key="sourcecode">u32 __cil_tmp39 ;</data>
   <data key="startline">3436</data>
   <data key="startoffset">99000</data>
  </edge>
  <node id="N220"/>
  <edge source="N219" target="N220">
   <data key="sourcecode">void *__cil_tmp40 ;</data>
   <data key="startline">3437</data>
   <data key="startoffset">99020</data>
  </edge>
  <node id="N221"/>
  <edge source="N220" target="N221">
   <data key="sourcecode">void volatile   *__cil_tmp41 ;</data>
   <data key="startline">3438</data>
   <data key="startoffset">99042</data>
  </edge>
  <node id="N222"/>
  <edge source="N221" target="N222">
   <data key="sourcecode">size_t __cil_tmp42 ;</data>
   <data key="startline">3439</data>
   <data key="startoffset">99075</data>
  </edge>
  <node id="N223"/>
  <edge source="N222" target="N223">
   <data key="sourcecode">unsigned long __cil_tmp43 ;</data>
   <data key="startline">3440</data>
   <data key="startoffset">99098</data>
  </edge>
  <node id="N224"/>
  <edge source="N223" target="N224">
   <data key="sourcecode">unsigned long __cil_tmp44 ;</data>
   <data key="startline">3441</data>
   <data key="startoffset">99128</data>
  </edge>
  <node id="N225"/>
  <edge source="N224" target="N225">
   <data key="sourcecode">u16 *__cil_tmp45 ;</data>
   <data key="startline">3442</data>
   <data key="startoffset">99158</data>
  </edge>
  <node id="N226"/>
  <edge source="N225" target="N226">
   <data key="sourcecode">void *__cil_tmp46 ;</data>
   <data key="startline">3443</data>
   <data key="startoffset">99179</data>
  </edge>
  <node id="N227"/>
  <edge source="N226" target="N227">
   <data key="sourcecode">int __cil_tmp47 ;</data>
   <data key="startline">3444</data>
   <data key="startoffset">99201</data>
  </edge>
  <node id="N228"/>
  <edge source="N227" target="N228">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp48 ;</data>
   <data key="startline">3445</data>
   <data key="startoffset">99221</data>
  </edge>
  <node id="N229"/>
  <edge source="N228" target="N229">
   <data key="sourcecode">unsigned int __cil_tmp49 ;</data>
   <data key="startline">3446</data>
   <data key="startoffset">99286</data>
  </edge>
  <node id="N230"/>
  <edge source="N229" target="N230">
   <data key="sourcecode">unsigned int __cil_tmp50 ;</data>
   <data key="startline">3447</data>
   <data key="startoffset">99315</data>
  </edge>
  <node id="N231"/>
  <edge source="N230" target="N231">
   <data key="sourcecode">int __cil_tmp51 ;</data>
   <data key="startline">3448</data>
   <data key="startoffset">99344</data>
  </edge>
  <node id="N232"/>
  <edge source="N231" target="N232">
   <data key="sourcecode">int __cil_tmp52 ;</data>
   <data key="startline">3449</data>
   <data key="startoffset">99364</data>
  </edge>
  <node id="N233"/>
  <edge source="N232" target="N233">
   <data key="sourcecode">long __cil_tmp53 ;</data>
   <data key="startline">3450</data>
   <data key="startoffset">99384</data>
  </edge>
  <node id="N234"/>
  <edge source="N233" target="N234">
   <data key="sourcecode">int __cil_tmp54 ;</data>
   <data key="startline">3451</data>
   <data key="startoffset">99405</data>
  </edge>
  <node id="N235"/>
  <edge source="N234" target="N235">
   <data key="sourcecode">u16 __cil_tmp55 ;</data>
   <data key="startline">3452</data>
   <data key="startoffset">99425</data>
  </edge>
  <node id="N236"/>
  <edge source="N235" target="N236">
   <data key="sourcecode">unsigned long __cil_tmp56 ;</data>
   <data key="startline">3453</data>
   <data key="startoffset">99445</data>
  </edge>
  <node id="N237"/>
  <edge source="N236" target="N237">
   <data key="sourcecode">unsigned long __cil_tmp57 ;</data>
   <data key="startline">3454</data>
   <data key="startoffset">99475</data>
  </edge>
  <node id="N238"/>
  <edge source="N237" target="N238">
   <data key="sourcecode">u16 *__cil_tmp58 ;</data>
   <data key="startline">3455</data>
   <data key="startoffset">99505</data>
  </edge>
  <node id="N239"/>
  <edge source="N238" target="N239">
   <data key="sourcecode">void *__cil_tmp59 ;</data>
   <data key="startline">3456</data>
   <data key="startoffset">99526</data>
  </edge>
  <node id="N240"/>
  <edge source="N239" target="N240">
   <data key="sourcecode">unsigned long __cil_tmp60 ;</data>
   <data key="startline">3457</data>
   <data key="startoffset">99548</data>
  </edge>
  <node id="N241"/>
  <edge source="N240" target="N241">
   <data key="sourcecode">unsigned long __cil_tmp61 ;</data>
   <data key="startline">3458</data>
   <data key="startoffset">99578</data>
  </edge>
  <node id="N242"/>
  <edge source="N241" target="N242">
   <data key="sourcecode">u32 *__cil_tmp62 ;</data>
   <data key="startline">3459</data>
   <data key="startoffset">99608</data>
  </edge>
  <node id="N243"/>
  <edge source="N242" target="N243">
   <data key="sourcecode">void *__cil_tmp63 ;</data>
   <data key="startline">3460</data>
   <data key="startoffset">99629</data>
  </edge>
  <node id="N244"/>
  <edge source="N243" target="N244">
   <data key="sourcecode">unsigned int __cil_tmp64 ;</data>
   <data key="startline">3461</data>
   <data key="startoffset">99651</data>
  </edge>
  <node id="N245"/>
  <edge source="N244" target="N245">
   <data key="sourcecode">unsigned int __cil_tmp65 ;</data>
   <data key="startline">3462</data>
   <data key="startoffset">99680</data>
  </edge>
  <node id="N246"/>
  <edge source="N245" target="N246">
   <data key="sourcecode">unsigned int __cil_tmp66 ;</data>
   <data key="startline">3463</data>
   <data key="startoffset">99709</data>
  </edge>
  <node id="N247"/>
  <edge source="N246" target="N247">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp67 ;</data>
   <data key="startline">3464</data>
   <data key="startoffset">99738</data>
  </edge>
  <node id="N248"/>
  <edge source="N247" target="N248">
   <data key="sourcecode">unsigned int __cil_tmp68 ;</data>
   <data key="startline">3465</data>
   <data key="startoffset">99803</data>
  </edge>
  <node id="N249"/>
  <edge source="N248" target="N249">
   <data key="sourcecode">unsigned int __cil_tmp69 ;</data>
   <data key="startline">3466</data>
   <data key="startoffset">99832</data>
  </edge>
  <node id="N250"/>
  <edge source="N249" target="N250">
   <data key="sourcecode">int __cil_tmp70 ;</data>
   <data key="startline">3467</data>
   <data key="startoffset">99861</data>
  </edge>
  <node id="N251"/>
  <edge source="N250" target="N251">
   <data key="sourcecode">int __cil_tmp71 ;</data>
   <data key="startline">3468</data>
   <data key="startoffset">99881</data>
  </edge>
  <node id="N252"/>
  <edge source="N251" target="N252">
   <data key="sourcecode">long __cil_tmp72 ;</data>
   <data key="startline">3469</data>
   <data key="startoffset">99901</data>
  </edge>
  <node id="N253"/>
  <edge source="N252" target="N253">
   <data key="sourcecode">unsigned long __cil_tmp73 ;</data>
   <data key="startline">3470</data>
   <data key="startoffset">99922</data>
  </edge>
  <node id="N254"/>
  <edge source="N253" target="N254">
   <data key="sourcecode">unsigned long __cil_tmp74 ;</data>
   <data key="startline">3471</data>
   <data key="startoffset">99952</data>
  </edge>
  <node id="N255"/>
  <edge source="N254" target="N255">
   <data key="sourcecode">u32 __cil_tmp75 ;</data>
   <data key="startline">3472</data>
   <data key="startoffset">99982</data>
  </edge>
  <node id="N256"/>
  <edge source="N255" target="N256">
   <data key="sourcecode">void *__cil_tmp76 ;</data>
   <data key="startline">3473</data>
   <data key="startoffset">100002</data>
  </edge>
  <node id="N257"/>
  <edge source="N256" target="N257">
   <data key="sourcecode">u32 __cil_tmp77 ;</data>
   <data key="startline">3474</data>
   <data key="startoffset">100024</data>
  </edge>
  <node id="N258"/>
  <edge source="N257" target="N258">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp78 ;</data>
   <data key="startline">3475</data>
   <data key="startoffset">100044</data>
  </edge>
  <node id="N259"/>
  <edge source="N258" target="N259">
   <data key="sourcecode">unsigned int __cil_tmp79 ;</data>
   <data key="startline">3476</data>
   <data key="startoffset">100109</data>
  </edge>
  <node id="N260"/>
  <edge source="N259" target="N260">
   <data key="sourcecode">unsigned int __cil_tmp80 ;</data>
   <data key="startline">3477</data>
   <data key="startoffset">100138</data>
  </edge>
  <node id="N261"/>
  <edge source="N260" target="N261">
   <data key="sourcecode">int __cil_tmp81 ;</data>
   <data key="startline">3478</data>
   <data key="startoffset">100167</data>
  </edge>
  <node id="N262"/>
  <edge source="N261" target="N262">
   <data key="sourcecode">int __cil_tmp82 ;</data>
   <data key="startline">3479</data>
   <data key="startoffset">100187</data>
  </edge>
  <node id="N263"/>
  <edge source="N262" target="N263">
   <data key="sourcecode">long __cil_tmp83 ;</data>
   <data key="startline">3480</data>
   <data key="startoffset">100207</data>
  </edge>
  <node id="N264"/>
  <edge source="N263" target="N264">
   <data key="sourcecode">u16 __cil_tmp84 ;</data>
   <data key="startline">3481</data>
   <data key="startoffset">100228</data>
  </edge>
  <node id="N265"/>
  <edge source="N264" target="N265">
   <data key="sourcecode">unsigned long __cil_tmp85 ;</data>
   <data key="startline">3482</data>
   <data key="startoffset">100248</data>
  </edge>
  <node id="N266"/>
  <edge source="N265" target="N266">
   <data key="sourcecode">unsigned long __cil_tmp86 ;</data>
   <data key="startline">3483</data>
   <data key="startoffset">100278</data>
  </edge>
  <node id="N267"/>
  <edge source="N266" target="N267">
   <data key="sourcecode">u16 *__cil_tmp87 ;</data>
   <data key="startline">3484</data>
   <data key="startoffset">100308</data>
  </edge>
  <node id="N268"/>
  <edge source="N267" target="N268">
   <data key="sourcecode">void *__cil_tmp88 ;</data>
   <data key="startline">3485</data>
   <data key="startoffset">100329</data>
  </edge>
  <node id="N1"/>
  <edge source="N268" target="N1">
   <data key="sourcecode">spin_lock(&amp; pcc_lock);</data>
   <data key="startline">3489</data>
   <data key="startoffset">100360</data>
   <data key="enterFunction">spin_lock</data>
  </edge>
  <node id="N3"/>
  <edge source="N1" target="N3">
   <data key="sourcecode">struct raw_spinlock *__cil_tmp2 ;</data>
   <data key="startline">3107</data>
   <data key="startoffset">87765</data>
  </edge>
  <node id="N4"/>
  <edge source="N3" target="N4">
   <data key="sourcecode">__cil_tmp2 = (struct raw_spinlock *)lock;</data>
   <data key="startline">3111</data>
   <data key="startoffset">87846</data>
  </edge>
  <node id="N5"/>
  <edge source="N4" target="N5">
   <data key="sourcecode">_raw_spin_lock(__cil_tmp2);</data>
   <data key="startline">3112</data>
   <data key="startoffset">87854</data>
  </edge>
  <node id="N0"/>
  <edge source="N5" target="N0">
   <data key="sourcecode">return;</data>
   <data key="startline">3114</data>
   <data key="startoffset">87888</data>
   <data key="returnFrom">spin_lock</data>
  </edge>
  <node id="N269">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N0" target="N269">
   <data key="enterLoopHead">true</data>
   <data key="startline">3489</data>
   <data key="startoffset">100360</data>
  </edge>
  <node id="N508"/>
  <edge source="N0" target="N508">
   <data key="startline">3783</data>
   <data key="startoffset">109729</data>
  </edge>
  <node id="N509"/>
  <edge source="N508" target="N509">
   <data key="sourcecode">__cil_tmp16 = (unsigned long )policy;</data>
   <data key="startline">3784</data>
   <data key="startoffset">109754</data>
  </edge>
  <node id="N510"/>
  <edge source="N509" target="N510">
   <data key="sourcecode">__cil_tmp17 = __cil_tmp16 + 20;</data>
   <data key="startline">3785</data>
   <data key="startoffset">109794</data>
  </edge>
  <node id="N511"/>
  <edge source="N510" target="N511">
   <data key="sourcecode">__cil_tmp18 = *((unsigned int *)__cil_tmp17);</data>
   <data key="startline">3786</data>
   <data key="startoffset">109842</data>
  </edge>
  <node id="N512">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N511" target="N512">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">cpu = (int )__cil_tmp18;</data>
   <data key="startline">3787</data>
   <data key="startoffset">109882</data>
  </edge>
  <node id="N517">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N512" target="N517">
   <data key="sourcecode">__cil_tmp19 = (void *)0;</data>
   <data key="startline">3792</data>
   <data key="startoffset">109965</data>
  </edge>
  <node id="N518">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N517" target="N518">
   <data key="sourcecode">__cil_tmp20 = (struct pcc_cpu *)__cil_tmp19;</data>
   <data key="startline">3793</data>
   <data key="startoffset">109994</data>
  </edge>
  <node id="N519">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N518" target="N519">
   <data key="sourcecode">__vpp_verify = (void const   *)__cil_tmp20;</data>
   <data key="startline">3794</data>
   <data key="startoffset">110043</data>
  </edge>
  <node id="N524">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N519" target="N524">
   <data key="sourcecode">__cil_tmp21 = cpu * 8UL;</data>
   <data key="startline">3800</data>
   <data key="startoffset">110223</data>
  </edge>
  <node id="N525">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N524" target="N525">
   <data key="sourcecode">__cil_tmp22 = (unsigned long )(__per_cpu_offset) + __cil_tmp21;</data>
   <data key="startline">3801</data>
   <data key="startoffset">110281</data>
  </edge>
  <node id="N526">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N525" target="N526">
   <data key="sourcecode">__cil_tmp23 = *((unsigned long *)__cil_tmp22);</data>
   <data key="startline">3802</data>
   <data key="startoffset">110312</data>
  </edge>
  <node id="N527">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N526" target="N527">
   <data key="sourcecode">__cil_tmp24 = __ptr + __cil_tmp23;</data>
   <data key="startline">3803</data>
   <data key="startoffset">110345</data>
  </edge>
  <node id="N528">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N527" target="N528">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">pcc_cpu_data = (struct pcc_cpu *)__cil_tmp24;</data>
   <data key="startline">3804</data>
   <data key="startoffset">110382</data>
  </edge>
  <node id="N533">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N528" target="N533">
   <data key="sourcecode">__cil_tmp25 = &amp; descriptor___3;</data>
   <data key="startline">3809</data>
   <data key="startoffset">110512</data>
  </edge>
  <node id="N534">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N533" target="N534">
   <data key="sourcecode">__cil_tmp26 = __cil_tmp25-&gt;flags;</data>
   <data key="startline">3810</data>
   <data key="startoffset">110548</data>
  </edge>
  <node id="N535">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N534" target="N535">
   <data key="sourcecode">__cil_tmp27 = __cil_tmp26 &amp; 1U;</data>
   <data key="startline">3811</data>
   <data key="startoffset">110600</data>
  </edge>
  <node id="N536">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N535" target="N536">
   <data key="sourcecode">__cil_tmp28 = ! __cil_tmp27;</data>
   <data key="startline">3812</data>
   <data key="startoffset">110608</data>
  </edge>
  <node id="N537">
   <data key="invariant">(cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N536" target="N537">
   <data key="sourcecode">__cil_tmp29 = ! __cil_tmp28;</data>
   <data key="startline">3813</data>
   <data key="startoffset">110641</data>
  </edge>
  <node id="N538">
   <data key="invariant">(cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N537" target="N538">
   <data key="sourcecode">__cil_tmp30 = (long )__cil_tmp29;</data>
   <data key="startline">3814</data>
   <data key="startoffset">110674</data>
  </edge>
  <edge source="N538" target="N2284">
   <data key="sourcecode">tmp___7 = ldv__builtin_expect(__cil_tmp30, 0L);</data>
   <data key="startline">3815</data>
   <data key="startoffset">110712</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N274">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N269" target="N274">
   <data key="sourcecode">__cil_tmp16 = &amp; descriptor;</data>
   <data key="startline">3495</data>
   <data key="startoffset">100467</data>
  </edge>
  <node id="N275">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N274" target="N275">
   <data key="sourcecode">__cil_tmp17 = __cil_tmp16-&gt;flags;</data>
   <data key="startline">3496</data>
   <data key="startoffset">100499</data>
  </edge>
  <node id="N276">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N275" target="N276">
   <data key="sourcecode">__cil_tmp18 = __cil_tmp17 &amp; 1U;</data>
   <data key="startline">3497</data>
   <data key="startoffset">100523</data>
  </edge>
  <node id="N277">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N276" target="N277">
   <data key="sourcecode">__cil_tmp19 = ! __cil_tmp18;</data>
   <data key="startline">3498</data>
   <data key="startoffset">100559</data>
  </edge>
  <node id="N278">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N277" target="N278">
   <data key="sourcecode">__cil_tmp20 = ! __cil_tmp19;</data>
   <data key="startline">3499</data>
   <data key="startoffset">100592</data>
  </edge>
  <node id="N279">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N278" target="N279">
   <data key="sourcecode">__cil_tmp21 = (long )__cil_tmp20;</data>
   <data key="startline">3500</data>
   <data key="startoffset">100639</data>
  </edge>
  <edge source="N279" target="N2284">
   <data key="sourcecode">tmp___7 = ldv__builtin_expect(__cil_tmp21, 0L);</data>
   <data key="startline">3501</data>
   <data key="startoffset">100663</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N1958"/>
  <edge source="N1952" target="N1958">
   <data key="sourcecode">__cil_tmp15 = &amp; descriptor___15;</data>
   <data key="startline">5473</data>
   <data key="startoffset">164048</data>
  </edge>
  <node id="N1959"/>
  <edge source="N1958" target="N1959">
   <data key="sourcecode">__cil_tmp16 = __cil_tmp15-&gt;flags;</data>
   <data key="startline">5474</data>
   <data key="startoffset">164087</data>
  </edge>
  <node id="N1960"/>
  <edge source="N1959" target="N1960">
   <data key="sourcecode">__cil_tmp17 = __cil_tmp16 &amp; 1U;</data>
   <data key="startline">5475</data>
   <data key="startoffset">164127</data>
  </edge>
  <node id="N1961"/>
  <edge source="N1960" target="N1961">
   <data key="sourcecode">__cil_tmp18 = ! __cil_tmp17;</data>
   <data key="startline">5476</data>
   <data key="startoffset">164151</data>
  </edge>
  <node id="N1962"/>
  <edge source="N1961" target="N1962">
   <data key="sourcecode">__cil_tmp19 = ! __cil_tmp18;</data>
   <data key="startline">5477</data>
   <data key="startoffset">164186</data>
  </edge>
  <node id="N1963"/>
  <edge source="N1962" target="N1963">
   <data key="sourcecode">__cil_tmp20 = (long )__cil_tmp19;</data>
   <data key="startline">5478</data>
   <data key="startoffset">164221</data>
  </edge>
  <edge source="N1963" target="N2284">
   <data key="sourcecode">tmp___8 = ldv__builtin_expect(__cil_tmp20, 0L);</data>
   <data key="startline">5479</data>
   <data key="startoffset">164261</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N861"/>
  <edge source="N859" target="N861">
   <data key="sourcecode">__cil_tmp72 = *((u32 *)pcc_cpu_data);</data>
   <data key="startline">4187</data>
   <data key="startoffset">121385</data>
  </edge>
  <node id="N862"/>
  <edge source="N861" target="N862">
   <data key="sourcecode">__cil_tmp73 = (unsigned long )pcc_cpu_data;</data>
   <data key="startline">4188</data>
   <data key="startoffset">121443</data>
  </edge>
  <node id="N863"/>
  <edge source="N862" target="N863">
   <data key="sourcecode">__cil_tmp74 = __cil_tmp73 + 4;</data>
   <data key="startline">4189</data>
   <data key="startoffset">121479</data>
  </edge>
  <node id="N864"/>
  <edge source="N863" target="N864">
   <data key="sourcecode">__cil_tmp75 = *((u32 *)__cil_tmp74);</data>
   <data key="startline">4190</data>
   <data key="startoffset">121532</data>
  </edge>
  <edge source="N864" target="N865">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___6, "pcc_get_offset: for CPU %d: pcc_cpu_data input_offset: 0x%x, pcc_cpu_data output_offset: 0x%x\n",
                         cpu, __cil_tmp72, __cil_tmp75);</data>
   <data key="startline">4192</data>
   <data key="startoffset">121725</data>
  </edge>
  <node id="N628">
   <data key="invariant">(__cil_tmp75 == ((0 == __cil_tmp74) ? 1 : 0)) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp66 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp67 == 0ULL) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp68 == 14ULL) &amp;&amp; (__cil_tmp74 == (int) ((0U == __cil_tmp73) ? 1U : 0U)) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp35 == 0ULL) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (tmp___11 == __cil_tmp76) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp76 == (long int) __cil_tmp75) &amp;&amp; (tmp___9 &gt;= 1U) &amp;&amp; (tmp___9 &lt;= 4294901761U) &amp;&amp; (__cil_tmp44 == __cil_tmp51) &amp;&amp; (__cil_tmp56 == __cil_tmp69) &amp;&amp; (__cil_tmp57 == __cil_tmp70)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N626" target="N628">
   <data key="sourcecode">[(tmp___11 == 0) == 0]</data>
   <data key="startline">3923</data>
   <data key="startoffset">113937</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N630"/>
  <edge source="N626" target="N630">
   <data key="sourcecode">[!((tmp___11 == 0) == 0)]</data>
   <data key="startline">3923</data>
   <data key="startoffset">113937</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N8"/>
  <edge source="N630" target="N8">
   <data key="sourcecode">spin_unlock(&amp; pcc_lock);</data>
   <data key="startline">3936</data>
   <data key="startoffset">114175</data>
   <data key="enterFunction">spin_unlock</data>
  </edge>
  <node id="N10"/>
  <edge source="N8" target="N10">
   <data key="sourcecode">struct raw_spinlock *__cil_tmp2 ;</data>
   <data key="startline">3119</data>
   <data key="startoffset">88054</data>
  </edge>
  <node id="N11"/>
  <edge source="N10" target="N11">
   <data key="sourcecode">__cil_tmp2 = (struct raw_spinlock *)lock;</data>
   <data key="startline">3123</data>
   <data key="startoffset">88112</data>
  </edge>
  <node id="N12"/>
  <edge source="N11" target="N12">
   <data key="sourcecode">_raw_spin_unlock(__cil_tmp2);</data>
   <data key="startline">3124</data>
   <data key="startoffset">88160</data>
  </edge>
  <node id="N7"/>
  <edge source="N12" target="N7">
   <data key="sourcecode">return;</data>
   <data key="startline">3126</data>
   <data key="startoffset">88179</data>
   <data key="returnFrom">spin_unlock</data>
  </edge>
  <node id="N415"/>
  <edge source="N7" target="N415">
   <data key="startline">3668</data>
   <data key="startoffset">105450</data>
  </edge>
  <node id="N425"/>
  <edge source="N7" target="N425">
   <data key="startline">3679</data>
   <data key="startoffset">105739</data>
  </edge>
  <node id="N634"/>
  <edge source="N7" target="N634">
   <data key="startline">3936</data>
   <data key="startoffset">114175</data>
  </edge>
  <node id="N644"/>
  <edge source="N7" target="N644">
   <data key="startline">3947</data>
   <data key="startoffset">114456</data>
  </edge>
  <node id="N427"/>
  <edge source="N644" target="N427">
   <data key="sourcecode">return (-22);</data>
   <data key="startline">3949</data>
   <data key="startoffset">114495</data>
   <data key="returnFrom">pcc_cpufreq_target</data>
  </edge>
  <edge source="N427" target="N2180">
   <data key="enterLoopHead">true</data>
   <data key="startline">5802</data>
   <data key="startoffset">175411</data>
  </edge>
  <edge source="N634" target="N427">
   <data key="sourcecode">return (0);</data>
   <data key="startline">3938</data>
   <data key="startoffset">114214</data>
   <data key="returnFrom">pcc_cpufreq_target</data>
  </edge>
  <node id="N179"/>
  <edge source="N425" target="N179">
   <data key="sourcecode">return (0U);</data>
   <data key="startline">3681</data>
   <data key="startoffset">105778</data>
   <data key="returnFrom">pcc_get_freq</data>
  </edge>
  <node id="N2000"/>
  <edge source="N179" target="N2000">
   <data key="startline">5524</data>
   <data key="startoffset">165582</data>
  </edge>
  <edge source="N179" target="N2180">
   <data key="enterLoopHead">true</data>
   <data key="startline">5792</data>
   <data key="startoffset">175166</data>
  </edge>
  <node id="N2001"/>
  <edge source="N2000" target="N2001">
   <data key="sourcecode">__cil_tmp40 = (unsigned long )policy;</data>
   <data key="startline">5527</data>
   <data key="startoffset">165644</data>
  </edge>
  <node id="N2002"/>
  <edge source="N2001" target="N2002">
   <data key="sourcecode">__cil_tmp41 = __cil_tmp40 + 44;</data>
   <data key="startline">5528</data>
   <data key="startoffset">165698</data>
  </edge>
  <node id="N2003"/>
  <edge source="N2002" target="N2003">
   <data key="sourcecode">__cil_tmp42 = *((unsigned int *)__cil_tmp41);</data>
   <data key="startline">5529</data>
   <data key="startoffset">165732</data>
  </edge>
  <node id="N2005"/>
  <edge source="N2003" target="N2005">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[__cil_tmp42 == 0]</data>
   <data key="startline">5530</data>
   <data key="startoffset">165772</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2006"/>
  <edge source="N2003" target="N2006">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[!(__cil_tmp42 == 0)]</data>
   <data key="startline">5530</data>
   <data key="startoffset">165772</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2031"/>
  <edge source="N2006" target="N2031">
   <data key="sourcecode">__cil_tmp49 = &amp; descriptor___17;</data>
   <data key="startline">5564</data>
   <data key="startoffset">166520</data>
  </edge>
  <node id="N2032"/>
  <edge source="N2031" target="N2032">
   <data key="sourcecode">__cil_tmp50 = __cil_tmp49-&gt;flags;</data>
   <data key="startline">5565</data>
   <data key="startoffset">166557</data>
  </edge>
  <node id="N2033"/>
  <edge source="N2032" target="N2033">
   <data key="sourcecode">__cil_tmp51 = __cil_tmp50 &amp; 1U;</data>
   <data key="startline">5566</data>
   <data key="startoffset">166609</data>
  </edge>
  <node id="N2034"/>
  <edge source="N2033" target="N2034">
   <data key="sourcecode">__cil_tmp52 = ! __cil_tmp51;</data>
   <data key="startline">5567</data>
   <data key="startoffset">166631</data>
  </edge>
  <node id="N2035"/>
  <edge source="N2034" target="N2035">
   <data key="sourcecode">__cil_tmp53 = ! __cil_tmp52;</data>
   <data key="startline">5568</data>
   <data key="startoffset">166664</data>
  </edge>
  <node id="N2036"/>
  <edge source="N2035" target="N2036">
   <data key="sourcecode">__cil_tmp54 = (long )__cil_tmp53;</data>
   <data key="startline">5569</data>
   <data key="startoffset">166718</data>
  </edge>
  <edge source="N2036" target="N2284">
   <data key="sourcecode">tmp___14 = ldv__builtin_expect(__cil_tmp54, 0L);</data>
   <data key="startline">5570</data>
   <data key="startoffset">166735</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N2011"/>
  <edge source="N2005" target="N2011">
   <data key="sourcecode">__cil_tmp43 = &amp; descriptor___16;</data>
   <data key="startline">5535</data>
   <data key="startoffset">165867</data>
  </edge>
  <node id="N2012"/>
  <edge source="N2011" target="N2012">
   <data key="sourcecode">__cil_tmp44 = __cil_tmp43-&gt;flags;</data>
   <data key="startline">5536</data>
   <data key="startoffset">165906</data>
  </edge>
  <node id="N2013"/>
  <edge source="N2012" target="N2013">
   <data key="sourcecode">__cil_tmp45 = __cil_tmp44 &amp; 1U;</data>
   <data key="startline">5537</data>
   <data key="startoffset">165974</data>
  </edge>
  <node id="N2014"/>
  <edge source="N2013" target="N2014">
   <data key="sourcecode">__cil_tmp46 = ! __cil_tmp45;</data>
   <data key="startline">5538</data>
   <data key="startoffset">165984</data>
  </edge>
  <node id="N2015"/>
  <edge source="N2014" target="N2015">
   <data key="sourcecode">__cil_tmp47 = ! __cil_tmp46;</data>
   <data key="startline">5539</data>
   <data key="startoffset">166019</data>
  </edge>
  <node id="N2016"/>
  <edge source="N2015" target="N2016">
   <data key="sourcecode">__cil_tmp48 = (long )__cil_tmp47;</data>
   <data key="startline">5540</data>
   <data key="startoffset">166068</data>
  </edge>
  <edge source="N2016" target="N2284">
   <data key="sourcecode">tmp___13 = ldv__builtin_expect(__cil_tmp48, 0L);</data>
   <data key="startline">5541</data>
   <data key="startoffset">166094</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <edge source="N415" target="N179">
   <data key="sourcecode">return (curr_freq);</data>
   <data key="startline">3670</data>
   <data key="startoffset">105489</data>
   <data key="returnFrom">pcc_get_freq</data>
  </edge>
  <edge source="N628" target="N630">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___5, "target: was SUCCESSFUL for cpu %d\n",
                         cpu);</data>
   <data key="startline">3925</data>
   <data key="startoffset">113984</data>
  </edge>
  <node id="N601">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; ((__cil_tmp58 == 0) || ((__cil_tmp58 &gt;= 2) &amp;&amp; (__cil_tmp58 &lt;= 65535))) &amp;&amp; (__cil_tmp63 == ((0 == __cil_tmp62) ? 1 : 0)) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp64 == (long int) __cil_tmp63) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (tmp___10 == __cil_tmp64) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp62 == (int) ((0U == __cil_tmp61) ? 1U : 0U)) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N599" target="N601">
   <data key="sourcecode">[(tmp___10 == 0) == 0]</data>
   <data key="startline">3884</data>
   <data key="startoffset">112970</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N604"/>
  <edge source="N599" target="N604">
   <data key="sourcecode">[!((tmp___10 == 0) == 0)]</data>
   <data key="startline">3884</data>
   <data key="startoffset">112970</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N638"/>
  <edge source="N604" target="N638">
   <data key="sourcecode">__cil_tmp77 = (u16 )0;</data>
   <data key="startline">3941</data>
   <data key="startoffset">114243</data>
  </edge>
  <node id="N639"/>
  <edge source="N638" target="N639">
   <data key="sourcecode">__cil_tmp78 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3942</data>
   <data key="startoffset">114268</data>
  </edge>
  <node id="N640"/>
  <edge source="N639" target="N640">
   <data key="sourcecode">__cil_tmp79 = __cil_tmp78 + 14;</data>
   <data key="startline">3943</data>
   <data key="startoffset">114310</data>
  </edge>
  <node id="N641"/>
  <edge source="N640" target="N641">
   <data key="sourcecode">__cil_tmp80 = (u16 *)__cil_tmp79;</data>
   <data key="startline">3944</data>
   <data key="startoffset">114344</data>
  </edge>
  <node id="N642"/>
  <edge source="N641" target="N642">
   <data key="sourcecode">__cil_tmp81 = (void *)__cil_tmp80;</data>
   <data key="startline">3945</data>
   <data key="startoffset">114380</data>
  </edge>
  <node id="N643"/>
  <edge source="N642" target="N643">
   <data key="sourcecode">iowrite16(__cil_tmp77, __cil_tmp81);</data>
   <data key="startline">3946</data>
   <data key="startoffset">114417</data>
  </edge>
  <edge source="N643" target="N8">
   <data key="sourcecode">spin_unlock(&amp; pcc_lock);</data>
   <data key="startline">3947</data>
   <data key="startoffset">114456</data>
   <data key="enterFunction">spin_unlock</data>
  </edge>
  <node id="N603"/>
  <edge source="N601" target="N603">
   <data key="sourcecode">__cil_tmp65 = (int )status;</data>
   <data key="startline">3886</data>
   <data key="startoffset">113014</data>
  </edge>
  <edge source="N603" target="N604">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___4, "target: FAILED for cpu %d, with status: 0x%x\n",
                           cpu, __cil_tmp65);</data>
   <data key="startline">3887</data>
   <data key="startoffset">113055</data>
  </edge>
  <node id="N541">
   <data key="invariant">(cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N539" target="N541">
   <data key="sourcecode">[(tmp___7 == 0) == 0]</data>
   <data key="startline">3817</data>
   <data key="startoffset">110774</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N545"/>
  <edge source="N539" target="N545">
   <data key="sourcecode">[!((tmp___7 == 0) == 0)]</data>
   <data key="startline">3817</data>
   <data key="startoffset">110774</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N549"/>
  <edge source="N545" target="N549">
   <data key="sourcecode">__cil_tmp33 = (unsigned long )(&amp; freqs) + 8;</data>
   <data key="startline">3832</data>
   <data key="startoffset">111172</data>
  </edge>
  <node id="N550"/>
  <edge source="N549" target="N550">
   <data key="sourcecode">*((unsigned int *)__cil_tmp33) = target_freq;</data>
   <data key="startline">3833</data>
   <data key="startoffset">111221</data>
  </edge>
  <node id="N551"/>
  <edge source="N550" target="N551">
   <data key="sourcecode">__cil_tmp34 = &amp; freqs;</data>
   <data key="startline">3834</data>
   <data key="startoffset">111267</data>
  </edge>
  <node id="N552"/>
  <edge source="N551" target="N552">
   <data key="sourcecode">*((unsigned int *)__cil_tmp34) = (unsigned int )cpu;</data>
   <data key="startline">3835</data>
   <data key="startoffset">111294</data>
  </edge>
  <node id="N553"/>
  <edge source="N552" target="N553">
   <data key="sourcecode">cpufreq_notify_transition(&amp; freqs, 0U);</data>
   <data key="startline">3836</data>
   <data key="startoffset">111347</data>
  </edge>
  <node id="N554"/>
  <edge source="N553" target="N554">
   <data key="sourcecode">__cil_tmp35 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3837</data>
   <data key="startoffset">111389</data>
  </edge>
  <node id="N555"/>
  <edge source="N554" target="N555">
   <data key="sourcecode">__cil_tmp36 = __cil_tmp35 + 28;</data>
   <data key="startline">3838</data>
   <data key="startoffset">111459</data>
  </edge>
  <node id="N556"/>
  <edge source="N555" target="N556">
   <data key="sourcecode">__cil_tmp37 = (u32 *)__cil_tmp36;</data>
   <data key="startline">3839</data>
   <data key="startoffset">111479</data>
  </edge>
  <node id="N557"/>
  <edge source="N556" target="N557">
   <data key="sourcecode">__cil_tmp38 = (void *)__cil_tmp37;</data>
   <data key="startline">3840</data>
   <data key="startoffset">111523</data>
  </edge>
  <node id="N558"/>
  <edge source="N557" target="N558">
   <data key="sourcecode">tmp___8 = ioread32(__cil_tmp38);</data>
   <data key="startline">3841</data>
   <data key="startoffset">111557</data>
  </edge>
  <node id="N559"/>
  <edge source="N558" target="N559">
   <data key="sourcecode">__cil_tmp39 = tmp___8 * 1000U;</data>
   <data key="startline">3842</data>
   <data key="startoffset">111587</data>
  </edge>
  <node id="N560"/>
  <edge source="N559" target="N560">
   <data key="sourcecode">__cil_tmp40 = target_freq * 100U;</data>
   <data key="startline">3843</data>
   <data key="startoffset">111606</data>
  </edge>
  <node id="N561"/>
  <edge source="N560" target="N561">
   <data key="sourcecode">__cil_tmp41 = __cil_tmp40 / __cil_tmp39;</data>
   <data key="startline">3844</data>
   <data key="startoffset">111642</data>
  </edge>
  <node id="N562"/>
  <edge source="N561" target="N562">
   <data key="sourcecode">__cil_tmp42 = __cil_tmp41 &lt;&lt; 8;</data>
   <data key="startline">3845</data>
   <data key="startoffset">111685</data>
  </edge>
  <node id="N563"/>
  <edge source="N562" target="N563">
   <data key="sourcecode">input_buffer = 1U | __cil_tmp42;</data>
   <data key="startline">3846</data>
   <data key="startoffset">111739</data>
  </edge>
  <node id="N564"/>
  <edge source="N563" target="N564">
   <data key="sourcecode">__cil_tmp43 = *((u32 *)pcc_cpu_data);</data>
   <data key="startline">3847</data>
   <data key="startoffset">111768</data>
  </edge>
  <node id="N565"/>
  <edge source="N564" target="N565">
   <data key="sourcecode">__cil_tmp44 = pcch_virt_addr + __cil_tmp43;</data>
   <data key="startline">3848</data>
   <data key="startoffset">111794</data>
  </edge>
  <node id="N566"/>
  <edge source="N565" target="N566">
   <data key="sourcecode">iowrite32(input_buffer, __cil_tmp44);</data>
   <data key="startline">3849</data>
   <data key="startoffset">111840</data>
  </edge>
  <node id="N567"/>
  <edge source="N566" target="N567">
   <data key="sourcecode">__cil_tmp45 = (u16 )1;</data>
   <data key="startline">3850</data>
   <data key="startoffset">111894</data>
  </edge>
  <node id="N568"/>
  <edge source="N567" target="N568">
   <data key="sourcecode">__cil_tmp46 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3851</data>
   <data key="startoffset">111905</data>
  </edge>
  <node id="N569"/>
  <edge source="N568" target="N569">
   <data key="sourcecode">__cil_tmp47 = __cil_tmp46 + 12;</data>
   <data key="startline">3852</data>
   <data key="startoffset">111975</data>
  </edge>
  <node id="N570"/>
  <edge source="N569" target="N570">
   <data key="sourcecode">__cil_tmp48 = (u16 *)__cil_tmp47;</data>
   <data key="startline">3853</data>
   <data key="startoffset">111981</data>
  </edge>
  <node id="N571"/>
  <edge source="N570" target="N571">
   <data key="sourcecode">__cil_tmp49 = (void *)__cil_tmp48;</data>
   <data key="startline">3854</data>
   <data key="startoffset">112017</data>
  </edge>
  <node id="N572"/>
  <edge source="N571" target="N572">
   <data key="sourcecode">iowrite16(__cil_tmp45, __cil_tmp49);</data>
   <data key="startline">3855</data>
   <data key="startoffset">112077</data>
  </edge>
  <node id="N127">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N572" target="N127">
   <data key="sourcecode">pcc_cmd();</data>
   <data key="startline">3856</data>
   <data key="startoffset">112093</data>
   <data key="enterFunction">pcc_cmd</data>
  </edge>
  <node id="N129">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N127" target="N129">
   <data key="sourcecode">u64 doorbell_value ;</data>
   <data key="startline">3315</data>
   <data key="startoffset">94751</data>
  </edge>
  <node id="N130">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N129" target="N130">
   <data key="sourcecode">int i ;</data>
   <data key="startline">3316</data>
   <data key="startoffset">94774</data>
  </edge>
  <node id="N131">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N130" target="N131">
   <data key="sourcecode">unsigned int tmp___7 ;</data>
   <data key="startline">3317</data>
   <data key="startoffset">94784</data>
  </edge>
  <node id="N132">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N131" target="N132">
   <data key="sourcecode">u64 *__cil_tmp4 ;</data>
   <data key="startline">3318</data>
   <data key="startoffset">94809</data>
  </edge>
  <node id="N133">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N132" target="N133">
   <data key="sourcecode">u64 __cil_tmp5 ;</data>
   <data key="startline">3319</data>
   <data key="startoffset">94829</data>
  </edge>
  <node id="N134">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N133" target="N134">
   <data key="sourcecode">unsigned long long __cil_tmp6 ;</data>
   <data key="startline">3320</data>
   <data key="startoffset">94848</data>
  </edge>
  <node id="N135">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N134" target="N135">
   <data key="sourcecode">unsigned long long __cil_tmp7 ;</data>
   <data key="startline">3321</data>
   <data key="startoffset">94882</data>
  </edge>
  <node id="N136">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N135" target="N136">
   <data key="sourcecode">unsigned long __cil_tmp8 ;</data>
   <data key="startline">3322</data>
   <data key="startoffset">94916</data>
  </edge>
  <node id="N137">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N136" target="N137">
   <data key="sourcecode">unsigned long __cil_tmp9 ;</data>
   <data key="startline">3323</data>
   <data key="startoffset">94945</data>
  </edge>
  <node id="N138">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N137" target="N138">
   <data key="sourcecode">u16 *__cil_tmp10 ;</data>
   <data key="startline">3324</data>
   <data key="startoffset">94974</data>
  </edge>
  <node id="N139">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N138" target="N139">
   <data key="sourcecode">void *__cil_tmp11 ;</data>
   <data key="startline">3325</data>
   <data key="startoffset">94995</data>
  </edge>
  <node id="N140">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N139" target="N140">
   <data key="sourcecode">acpi_read(&amp; doorbell_value, &amp; doorbell);</data>
   <data key="startline">3329</data>
   <data key="startoffset">95054</data>
  </edge>
  <node id="N141">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N140" target="N141">
   <data key="sourcecode">__cil_tmp4 = &amp; doorbell_value;</data>
   <data key="startline">3330</data>
   <data key="startoffset">95082</data>
  </edge>
  <node id="N142">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N141" target="N142">
   <data key="sourcecode">__cil_tmp5 = *__cil_tmp4;</data>
   <data key="startline">3331</data>
   <data key="startoffset">95102</data>
  </edge>
  <node id="N143">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N142" target="N143">
   <data key="sourcecode">__cil_tmp6 = __cil_tmp5 &amp; doorbell_preserve;</data>
   <data key="startline">3332</data>
   <data key="startoffset">95130</data>
  </edge>
  <node id="N144">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N143" target="N144">
   <data key="sourcecode">__cil_tmp7 = __cil_tmp6 | doorbell_write;</data>
   <data key="startline">3333</data>
   <data key="startoffset">95177</data>
  </edge>
  <node id="N145">
   <data key="invariant">(ldv_mutex == 1)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N144" target="N145">
   <data key="sourcecode">acpi_write(__cil_tmp7, &amp; doorbell);</data>
   <data key="startline">3334</data>
   <data key="startoffset">95232</data>
  </edge>
  <node id="N164">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; ((i == 0) || ((__cil_tmp9 == 14ULL) &amp;&amp; (__cil_tmp8 == 0ULL) &amp;&amp; (i &gt;= 1) &amp;&amp; (i &lt;= 300)))</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N145" target="N164">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">i = 0;</data>
   <data key="startline">3335</data>
   <data key="startoffset">95259</data>
  </edge>
  <node id="N152">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (i &gt;= 0) &amp;&amp; (i &lt;= 299)</data>
   <data key="invariant.scope">pcc_cmd</data>
  </node>
  <edge source="N164" target="N152">
   <data key="sourcecode">[i &lt; 300]</data>
   <data key="startline">3340</data>
   <data key="startoffset">95334</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N161"/>
  <edge source="N164" target="N161">
   <data key="sourcecode">[!(i &lt; 300)]</data>
   <data key="startline">3340</data>
   <data key="startoffset">95334</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N126"/>
  <edge source="N161" target="N126">
   <data key="sourcecode">return;</data>
   <data key="startline">3361</data>
   <data key="startoffset">95717</data>
   <data key="returnFrom">pcc_cmd</data>
  </edge>
  <node id="N314">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N126" target="N314">
   <data key="startline">3541</data>
   <data key="startoffset">101816</data>
  </edge>
  <node id="N573"/>
  <edge source="N126" target="N573">
   <data key="startline">3856</data>
   <data key="startoffset">112093</data>
  </edge>
  <node id="N574"/>
  <edge source="N573" target="N574">
   <data key="sourcecode">__cil_tmp50 = *((u32 *)pcc_cpu_data);</data>
   <data key="startline">3857</data>
   <data key="startoffset">112106</data>
  </edge>
  <node id="N575"/>
  <edge source="N574" target="N575">
   <data key="sourcecode">__cil_tmp51 = pcch_virt_addr + __cil_tmp50;</data>
   <data key="startline">3858</data>
   <data key="startoffset">112160</data>
  </edge>
  <node id="N576"/>
  <edge source="N575" target="N576">
   <data key="sourcecode">__cil_tmp52 = (void volatile   *)__cil_tmp51;</data>
   <data key="startline">3859</data>
   <data key="startoffset">112206</data>
  </edge>
  <node id="N577"/>
  <edge source="N576" target="N577">
   <data key="sourcecode">__cil_tmp53 = (size_t )4;</data>
   <data key="startline">3860</data>
   <data key="startoffset">112240</data>
  </edge>
  <node id="N15">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (val == 0U) &amp;&amp; (count == 4ULL)</data>
   <data key="invariant.scope">memset_io</data>
  </node>
  <edge source="N577" target="N15">
   <data key="sourcecode">memset_io(__cil_tmp52, (unsigned char)0, __cil_tmp53);</data>
   <data key="startline">3861</data>
   <data key="startoffset">112268</data>
   <data key="enterFunction">memset_io</data>
  </edge>
  <node id="N17">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (val == 0U) &amp;&amp; (count == 4ULL)</data>
   <data key="invariant.scope">memset_io</data>
  </node>
  <edge source="N15" target="N17">
   <data key="sourcecode">void *__cil_tmp4 ;</data>
   <data key="startline">3144</data>
   <data key="startoffset">89114</data>
  </edge>
  <node id="N18">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (val == 0U) &amp;&amp; (count == 4ULL)</data>
   <data key="invariant.scope">memset_io</data>
  </node>
  <edge source="N17" target="N18">
   <data key="sourcecode">int __cil_tmp5 ;</data>
   <data key="startline">3145</data>
   <data key="startoffset">89135</data>
  </edge>
  <node id="N19">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (__cil_tmp4 == addr) &amp;&amp; (val == 0U) &amp;&amp; (count == 4ULL)</data>
   <data key="invariant.scope">memset_io</data>
  </node>
  <edge source="N18" target="N19">
   <data key="sourcecode">__cil_tmp4 = (void *)addr;</data>
   <data key="startline">3149</data>
   <data key="startoffset">89163</data>
  </edge>
  <node id="N20">
   <data key="invariant">(__cil_tmp5 == 0) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp4 == addr) &amp;&amp; (val == 0U) &amp;&amp; (count == 4ULL)</data>
   <data key="invariant.scope">memset_io</data>
  </node>
  <edge source="N19" target="N20">
   <data key="sourcecode">__cil_tmp5 = (int )val;</data>
   <data key="startline">3150</data>
   <data key="startoffset">89211</data>
  </edge>
  <node id="N21">
   <data key="invariant">(__cil_tmp5 == 0) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp4 == addr) &amp;&amp; (val == 0U) &amp;&amp; (count == 4ULL)</data>
   <data key="invariant.scope">memset_io</data>
  </node>
  <edge source="N20" target="N21">
   <data key="sourcecode">memset(__cil_tmp4, __cil_tmp5, count);</data>
   <data key="startline">3151</data>
   <data key="startoffset">89218</data>
  </edge>
  <node id="N14">
   <data key="invariant">(__cil_tmp5 == 0) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp4 == addr) &amp;&amp; (val == 0U) &amp;&amp; (count == 4ULL)</data>
   <data key="invariant.scope">memset_io</data>
  </node>
  <edge source="N21" target="N14">
   <data key="sourcecode">return;</data>
   <data key="startline">3153</data>
   <data key="startoffset">89263</data>
   <data key="returnFrom">memset_io</data>
  </edge>
  <node id="N324">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N14" target="N324">
   <data key="startline">3551</data>
   <data key="startoffset">102196</data>
  </edge>
  <node id="N578">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N14" target="N578">
   <data key="startline">3861</data>
   <data key="startoffset">112268</data>
  </edge>
  <node id="N839"/>
  <edge source="N14" target="N839">
   <data key="startline">4164</data>
   <data key="startoffset">120658</data>
  </edge>
  <node id="N846"/>
  <edge source="N14" target="N846">
   <data key="enterLoopHead">true</data>
   <data key="startline">4171</data>
   <data key="startoffset">120955</data>
  </edge>
  <node id="N851"/>
  <edge source="N846" target="N851">
   <data key="sourcecode">__cil_tmp66 = &amp; descriptor___6;</data>
   <data key="startline">4177</data>
   <data key="startoffset">121084</data>
  </edge>
  <node id="N852"/>
  <edge source="N851" target="N852">
   <data key="sourcecode">__cil_tmp67 = __cil_tmp66-&gt;flags;</data>
   <data key="startline">4178</data>
   <data key="startoffset">121134</data>
  </edge>
  <node id="N853"/>
  <edge source="N852" target="N853">
   <data key="sourcecode">__cil_tmp68 = __cil_tmp67 &amp; 1U;</data>
   <data key="startline">4179</data>
   <data key="startoffset">121186</data>
  </edge>
  <node id="N854"/>
  <edge source="N853" target="N854">
   <data key="sourcecode">__cil_tmp69 = ! __cil_tmp68;</data>
   <data key="startline">4180</data>
   <data key="startoffset">121194</data>
  </edge>
  <node id="N855"/>
  <edge source="N854" target="N855">
   <data key="sourcecode">__cil_tmp70 = ! __cil_tmp69;</data>
   <data key="startline">4181</data>
   <data key="startoffset">121227</data>
  </edge>
  <node id="N856"/>
  <edge source="N855" target="N856">
   <data key="sourcecode">__cil_tmp71 = (long )__cil_tmp70;</data>
   <data key="startline">4182</data>
   <data key="startoffset">121260</data>
  </edge>
  <edge source="N856" target="N2284">
   <data key="sourcecode">tmp___7 = ldv__builtin_expect(__cil_tmp71, 0L);</data>
   <data key="startline">4183</data>
   <data key="startoffset">121298</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N840"/>
  <edge source="N839" target="N840">
   <data key="sourcecode">__cil_tmp60 = (unsigned long )pcc_cpu_data;</data>
   <data key="startline">4165</data>
   <data key="startoffset">120715</data>
  </edge>
  <node id="N841"/>
  <edge source="N840" target="N841">
   <data key="sourcecode">__cil_tmp61 = __cil_tmp60 + 4;</data>
   <data key="startline">4166</data>
   <data key="startoffset">120761</data>
  </edge>
  <node id="N842"/>
  <edge source="N841" target="N842">
   <data key="sourcecode">__cil_tmp62 = *((u32 *)__cil_tmp61);</data>
   <data key="startline">4167</data>
   <data key="startoffset">120794</data>
  </edge>
  <node id="N843"/>
  <edge source="N842" target="N843">
   <data key="sourcecode">__cil_tmp63 = pcch_virt_addr + __cil_tmp62;</data>
   <data key="startline">4168</data>
   <data key="startoffset">120864</data>
  </edge>
  <node id="N844"/>
  <edge source="N843" target="N844">
   <data key="sourcecode">__cil_tmp64 = (void volatile   *)__cil_tmp63;</data>
   <data key="startline">4169</data>
   <data key="startoffset">120912</data>
  </edge>
  <node id="N845"/>
  <edge source="N844" target="N845">
   <data key="sourcecode">__cil_tmp65 = (size_t )4;</data>
   <data key="startline">4170</data>
   <data key="startoffset">120941</data>
  </edge>
  <edge source="N845" target="N15">
   <data key="sourcecode">memset_io(__cil_tmp64, (unsigned char)0, __cil_tmp65);</data>
   <data key="startline">4171</data>
   <data key="startoffset">120955</data>
   <data key="enterFunction">memset_io</data>
  </edge>
  <node id="N579">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N578" target="N579">
   <data key="sourcecode">__cil_tmp54 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3862</data>
   <data key="startoffset">112325</data>
  </edge>
  <node id="N580">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N579" target="N580">
   <data key="sourcecode">__cil_tmp55 = __cil_tmp54 + 14;</data>
   <data key="startline">3863</data>
   <data key="startoffset">112367</data>
  </edge>
  <node id="N581">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N580" target="N581">
   <data key="sourcecode">__cil_tmp56 = (u16 *)__cil_tmp55;</data>
   <data key="startline">3864</data>
   <data key="startoffset">112401</data>
  </edge>
  <node id="N582">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N581" target="N582">
   <data key="sourcecode">__cil_tmp57 = (void *)__cil_tmp56;</data>
   <data key="startline">3865</data>
   <data key="startoffset">112437</data>
  </edge>
  <node id="N583">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N582" target="N583">
   <data key="sourcecode">tmp___9 = ioread16(__cil_tmp57);</data>
   <data key="startline">3866</data>
   <data key="startoffset">112484</data>
  </edge>
  <node id="N584">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N583" target="N584">
   <data key="sourcecode">status = (u16 )tmp___9;</data>
   <data key="startline">3867</data>
   <data key="startoffset">112524</data>
  </edge>
  <node id="N585">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N584" target="N585">
   <data key="sourcecode">__cil_tmp58 = (int )status;</data>
   <data key="startline">3870</data>
   <data key="startoffset">112563</data>
  </edge>
  <node id="N587">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; ((__cil_tmp58 == 0) || ((__cil_tmp58 &gt;= 2) &amp;&amp; (__cil_tmp58 &lt;= 65535))) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N585" target="N587">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[__cil_tmp58 != 1]</data>
   <data key="startline">3871</data>
   <data key="startoffset">112577</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N588">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (tmp___9 &gt;= 1U) &amp;&amp; (tmp___9 &lt;= 4294901761U) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N585" target="N588">
   <data key="sourcecode">[!(__cil_tmp58 != 1)]</data>
   <data key="startline">3871</data>
   <data key="startoffset">112577</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N609"/>
  <edge source="N588" target="N609">
   <data key="sourcecode">__cil_tmp66 = (u16 )0;</data>
   <data key="startline">3903</data>
   <data key="startoffset">113347</data>
  </edge>
  <node id="N610"/>
  <edge source="N609" target="N610">
   <data key="sourcecode">__cil_tmp67 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3904</data>
   <data key="startoffset">113358</data>
  </edge>
  <node id="N611"/>
  <edge source="N610" target="N611">
   <data key="sourcecode">__cil_tmp68 = __cil_tmp67 + 14;</data>
   <data key="startline">3905</data>
   <data key="startoffset">113428</data>
  </edge>
  <node id="N612"/>
  <edge source="N611" target="N612">
   <data key="sourcecode">__cil_tmp69 = (u16 *)__cil_tmp68;</data>
   <data key="startline">3906</data>
   <data key="startoffset">113434</data>
  </edge>
  <node id="N613"/>
  <edge source="N612" target="N613">
   <data key="sourcecode">__cil_tmp70 = (void *)__cil_tmp69;</data>
   <data key="startline">3907</data>
   <data key="startoffset">113470</data>
  </edge>
  <node id="N614"/>
  <edge source="N613" target="N614">
   <data key="sourcecode">iowrite16(__cil_tmp66, __cil_tmp70);</data>
   <data key="startline">3908</data>
   <data key="startoffset">113507</data>
  </edge>
  <node id="N615">
   <data key="invariant">(cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp66 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp67 == 0ULL) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp68 == 14ULL) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp35 == 0ULL) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (tmp___9 &gt;= 1U) &amp;&amp; (tmp___9 &lt;= 4294901761U) &amp;&amp; (__cil_tmp44 == __cil_tmp51) &amp;&amp; (__cil_tmp56 == __cil_tmp69) &amp;&amp; (__cil_tmp57 == __cil_tmp70)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N614" target="N615">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">cpufreq_notify_transition(&amp; freqs, 1U);</data>
   <data key="startline">3909</data>
   <data key="startoffset">113546</data>
  </edge>
  <node id="N620">
   <data key="invariant">(cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp66 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp67 == 0ULL) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp68 == 14ULL) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp35 == 0ULL) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (tmp___9 &gt;= 1U) &amp;&amp; (tmp___9 &lt;= 4294901761U) &amp;&amp; (__cil_tmp44 == __cil_tmp51) &amp;&amp; (__cil_tmp56 == __cil_tmp69) &amp;&amp; (__cil_tmp57 == __cil_tmp70)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N615" target="N620">
   <data key="sourcecode">__cil_tmp71 = &amp; descriptor___5;</data>
   <data key="startline">3915</data>
   <data key="startoffset">113674</data>
  </edge>
  <node id="N621">
   <data key="invariant">(cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp66 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp67 == 0ULL) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp68 == 14ULL) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp35 == 0ULL) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (tmp___9 &gt;= 1U) &amp;&amp; (tmp___9 &lt;= 4294901761U) &amp;&amp; (__cil_tmp44 == __cil_tmp51) &amp;&amp; (__cil_tmp56 == __cil_tmp69) &amp;&amp; (__cil_tmp57 == __cil_tmp70)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N620" target="N621">
   <data key="sourcecode">__cil_tmp72 = __cil_tmp71-&gt;flags;</data>
   <data key="startline">3916</data>
   <data key="startoffset">113696</data>
  </edge>
  <node id="N622">
   <data key="invariant">(cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp66 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp67 == 0ULL) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp68 == 14ULL) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp35 == 0ULL) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (tmp___9 &gt;= 1U) &amp;&amp; (tmp___9 &lt;= 4294901761U) &amp;&amp; (__cil_tmp44 == __cil_tmp51) &amp;&amp; (__cil_tmp56 == __cil_tmp69) &amp;&amp; (__cil_tmp57 == __cil_tmp70)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N621" target="N622">
   <data key="sourcecode">__cil_tmp73 = __cil_tmp72 &amp; 1U;</data>
   <data key="startline">3917</data>
   <data key="startoffset">113734</data>
  </edge>
  <node id="N623">
   <data key="invariant">(cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp66 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp67 == 0ULL) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp68 == 14ULL) &amp;&amp; (__cil_tmp74 == (int) ((0U == __cil_tmp73) ? 1U : 0U)) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp35 == 0ULL) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (tmp___9 &gt;= 1U) &amp;&amp; (tmp___9 &lt;= 4294901761U) &amp;&amp; (__cil_tmp44 == __cil_tmp51) &amp;&amp; (__cil_tmp56 == __cil_tmp69) &amp;&amp; (__cil_tmp57 == __cil_tmp70)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N622" target="N623">
   <data key="sourcecode">__cil_tmp74 = ! __cil_tmp73;</data>
   <data key="startline">3918</data>
   <data key="startoffset">113770</data>
  </edge>
  <node id="N624">
   <data key="invariant">(__cil_tmp75 == ((0 == __cil_tmp74) ? 1 : 0)) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp66 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp67 == 0ULL) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp68 == 14ULL) &amp;&amp; (__cil_tmp74 == (int) ((0U == __cil_tmp73) ? 1U : 0U)) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp35 == 0ULL) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (tmp___9 &gt;= 1U) &amp;&amp; (tmp___9 &lt;= 4294901761U) &amp;&amp; (__cil_tmp44 == __cil_tmp51) &amp;&amp; (__cil_tmp56 == __cil_tmp69) &amp;&amp; (__cil_tmp57 == __cil_tmp70)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N623" target="N624">
   <data key="sourcecode">__cil_tmp75 = ! __cil_tmp74;</data>
   <data key="startline">3919</data>
   <data key="startoffset">113803</data>
  </edge>
  <node id="N625">
   <data key="invariant">(__cil_tmp75 == ((0 == __cil_tmp74) ? 1 : 0)) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp66 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp67 == 0ULL) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp68 == 14ULL) &amp;&amp; (__cil_tmp74 == (int) ((0U == __cil_tmp73) ? 1U : 0U)) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp35 == 0ULL) &amp;&amp; (__cil_tmp58 == (int) status) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp76 == (long int) __cil_tmp75) &amp;&amp; (tmp___9 &gt;= 1U) &amp;&amp; (tmp___9 &lt;= 4294901761U) &amp;&amp; (__cil_tmp44 == __cil_tmp51) &amp;&amp; (__cil_tmp56 == __cil_tmp69) &amp;&amp; (__cil_tmp57 == __cil_tmp70)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N624" target="N625">
   <data key="sourcecode">__cil_tmp76 = (long )__cil_tmp75;</data>
   <data key="startline">3920</data>
   <data key="startoffset">113836</data>
  </edge>
  <edge source="N625" target="N2284">
   <data key="sourcecode">tmp___11 = ldv__builtin_expect(__cil_tmp76, 0L);</data>
   <data key="startline">3921</data>
   <data key="startoffset">113874</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N593">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; ((__cil_tmp58 == 0) || ((__cil_tmp58 &gt;= 2) &amp;&amp; (__cil_tmp58 &lt;= 65535))) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N587" target="N593">
   <data key="sourcecode">__cil_tmp59 = &amp; descriptor___4;</data>
   <data key="startline">3876</data>
   <data key="startoffset">112693</data>
  </edge>
  <node id="N594">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; ((__cil_tmp58 == 0) || ((__cil_tmp58 &gt;= 2) &amp;&amp; (__cil_tmp58 &lt;= 65535))) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N593" target="N594">
   <data key="sourcecode">__cil_tmp60 = __cil_tmp59-&gt;flags;</data>
   <data key="startline">3877</data>
   <data key="startoffset">112729</data>
  </edge>
  <node id="N595">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; ((__cil_tmp58 == 0) || ((__cil_tmp58 &gt;= 2) &amp;&amp; (__cil_tmp58 &lt;= 65535))) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N594" target="N595">
   <data key="sourcecode">__cil_tmp61 = __cil_tmp60 &amp; 1U;</data>
   <data key="startline">3878</data>
   <data key="startoffset">112783</data>
  </edge>
  <node id="N596">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; ((__cil_tmp58 == 0) || ((__cil_tmp58 &gt;= 2) &amp;&amp; (__cil_tmp58 &lt;= 65535))) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp62 == (int) ((0U == __cil_tmp61) ? 1U : 0U)) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N595" target="N596">
   <data key="sourcecode">__cil_tmp62 = ! __cil_tmp61;</data>
   <data key="startline">3879</data>
   <data key="startoffset">112793</data>
  </edge>
  <node id="N597">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; ((__cil_tmp58 == 0) || ((__cil_tmp58 &gt;= 2) &amp;&amp; (__cil_tmp58 &lt;= 65535))) &amp;&amp; (__cil_tmp63 == ((0 == __cil_tmp62) ? 1 : 0)) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp62 == (int) ((0U == __cil_tmp61) ? 1U : 0U)) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N596" target="N597">
   <data key="sourcecode">__cil_tmp63 = ! __cil_tmp62;</data>
   <data key="startline">3880</data>
   <data key="startoffset">112828</data>
  </edge>
  <node id="N598">
   <data key="invariant">(__cil_tmp35 == 0ULL) &amp;&amp; ((__cil_tmp58 == 0) || ((__cil_tmp58 &gt;= 2) &amp;&amp; (__cil_tmp58 &lt;= 65535))) &amp;&amp; (__cil_tmp63 == ((0 == __cil_tmp62) ? 1 : 0)) &amp;&amp; (cpu == (int) __cil_tmp18) &amp;&amp; (__cil_tmp28 == (int) ((0U == __cil_tmp27) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == (long int) __cil_tmp29) &amp;&amp; (__cil_tmp52 == __cil_tmp51) &amp;&amp; ((unsigned long int) __cil_tmp43 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp43 &lt;= 4294967295ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp50 &lt;= 4294967295ULL) &amp;&amp; (status == (unsigned short int) tmp___9) &amp;&amp; (__cil_tmp47 == 12ULL) &amp;&amp; (__cil_tmp21 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp64 == (long int) __cil_tmp63) &amp;&amp; (__cil_tmp54 == 0ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp42 &gt;= 0U) &amp;&amp; (__cil_tmp42 &lt;= 4294967295U) &amp;&amp; (__cil_tmp39 == (tmp___8 * 1000U)) &amp;&amp; (__cil_tmp45 == 1U) &amp;&amp; (__cil_tmp40 == (target_freq * 100U)) &amp;&amp; (__cil_tmp29 == ((0 == __cil_tmp28) ? 1 : 0)) &amp;&amp; (__cil_tmp46 == 0ULL) &amp;&amp; (target_freq &gt;= 0U) &amp;&amp; (target_freq &lt;= 4294967295U) &amp;&amp; (__cil_tmp36 == 28ULL) &amp;&amp; (tmp___7 == __cil_tmp30) &amp;&amp; (__cil_tmp62 == (int) ((0U == __cil_tmp61) ? 1U : 0U)) &amp;&amp; (__cil_tmp55 == 14ULL) &amp;&amp; (__cil_tmp53 == 4ULL) &amp;&amp; (__cil_tmp41 == (__cil_tmp40 / __cil_tmp39)) &amp;&amp; (__cil_tmp44 == __cil_tmp51)</data>
   <data key="invariant.scope">pcc_cpufreq_target</data>
  </node>
  <edge source="N597" target="N598">
   <data key="sourcecode">__cil_tmp64 = (long )__cil_tmp63;</data>
   <data key="startline">3881</data>
   <data key="startoffset">112884</data>
  </edge>
  <edge source="N598" target="N2284">
   <data key="sourcecode">tmp___10 = ldv__builtin_expect(__cil_tmp64, 0L);</data>
   <data key="startline">3882</data>
   <data key="startoffset">112934</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N325">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N324" target="N325">
   <data key="sourcecode">__cil_tmp43 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3552</data>
   <data key="startoffset">102253</data>
  </edge>
  <node id="N326">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N325" target="N326">
   <data key="sourcecode">__cil_tmp44 = __cil_tmp43 + 14;</data>
   <data key="startline">3553</data>
   <data key="startoffset">102309</data>
  </edge>
  <node id="N327">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N326" target="N327">
   <data key="sourcecode">__cil_tmp45 = (u16 *)__cil_tmp44;</data>
   <data key="startline">3554</data>
   <data key="startoffset">102329</data>
  </edge>
  <node id="N328">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N327" target="N328">
   <data key="sourcecode">__cil_tmp46 = (void *)__cil_tmp45;</data>
   <data key="startline">3555</data>
   <data key="startoffset">102365</data>
  </edge>
  <node id="N329">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N328" target="N329">
   <data key="sourcecode">tmp___8 = ioread16(__cil_tmp46);</data>
   <data key="startline">3556</data>
   <data key="startoffset">102412</data>
  </edge>
  <node id="N330">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N329" target="N330">
   <data key="sourcecode">status = (u16 )tmp___8;</data>
   <data key="startline">3557</data>
   <data key="startoffset">102452</data>
  </edge>
  <node id="N331">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N330" target="N331">
   <data key="sourcecode">__cil_tmp47 = (int )status;</data>
   <data key="startline">3560</data>
   <data key="startoffset">102491</data>
  </edge>
  <node id="N333">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; ((__cil_tmp47 == 0) || ((__cil_tmp47 &gt;= 2) &amp;&amp; (__cil_tmp47 &lt;= 65535))) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N331" target="N333">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[__cil_tmp47 != 1]</data>
   <data key="startline">3561</data>
   <data key="startoffset">102505</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N334">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N331" target="N334">
   <data key="sourcecode">[!(__cil_tmp47 != 1)]</data>
   <data key="startline">3561</data>
   <data key="startoffset">102505</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N355"/>
  <edge source="N334" target="N355">
   <data key="sourcecode">__cil_tmp55 = (u16 )0;</data>
   <data key="startline">3593</data>
   <data key="startoffset">103272</data>
  </edge>
  <node id="N356"/>
  <edge source="N355" target="N356">
   <data key="sourcecode">__cil_tmp56 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3594</data>
   <data key="startoffset">103277</data>
  </edge>
  <node id="N357"/>
  <edge source="N356" target="N357">
   <data key="sourcecode">__cil_tmp57 = __cil_tmp56 + 14;</data>
   <data key="startline">3595</data>
   <data key="startoffset">103347</data>
  </edge>
  <node id="N358"/>
  <edge source="N357" target="N358">
   <data key="sourcecode">__cil_tmp58 = (u16 *)__cil_tmp57;</data>
   <data key="startline">3596</data>
   <data key="startoffset">103374</data>
  </edge>
  <node id="N359"/>
  <edge source="N358" target="N359">
   <data key="sourcecode">__cil_tmp59 = (void *)__cil_tmp58;</data>
   <data key="startline">3597</data>
   <data key="startoffset">103403</data>
  </edge>
  <node id="N360"/>
  <edge source="N359" target="N360">
   <data key="sourcecode">iowrite16(__cil_tmp55, __cil_tmp59);</data>
   <data key="startline">3598</data>
   <data key="startoffset">103426</data>
  </edge>
  <node id="N361"/>
  <edge source="N360" target="N361">
   <data key="sourcecode">__cil_tmp60 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3599</data>
   <data key="startoffset">103495</data>
  </edge>
  <node id="N362"/>
  <edge source="N361" target="N362">
   <data key="sourcecode">__cil_tmp61 = __cil_tmp60 + 28;</data>
   <data key="startline">3600</data>
   <data key="startoffset">103507</data>
  </edge>
  <node id="N363"/>
  <edge source="N362" target="N363">
   <data key="sourcecode">__cil_tmp62 = (u32 *)__cil_tmp61;</data>
   <data key="startline">3601</data>
   <data key="startoffset">103541</data>
  </edge>
  <node id="N364"/>
  <edge source="N363" target="N364">
   <data key="sourcecode">__cil_tmp63 = (void *)__cil_tmp62;</data>
   <data key="startline">3602</data>
   <data key="startoffset">103577</data>
  </edge>
  <node id="N365"/>
  <edge source="N364" target="N365">
   <data key="sourcecode">tmp___10 = ioread32(__cil_tmp63);</data>
   <data key="startline">3603</data>
   <data key="startoffset">103614</data>
  </edge>
  <node id="N366"/>
  <edge source="N365" target="N366">
   <data key="sourcecode">__cil_tmp64 = output_buffer &amp; 255U;</data>
   <data key="startline">3604</data>
   <data key="startoffset">103650</data>
  </edge>
  <node id="N367"/>
  <edge source="N366" target="N367">
   <data key="sourcecode">__cil_tmp65 = tmp___10 * __cil_tmp64;</data>
   <data key="startline">3605</data>
   <data key="startoffset">103688</data>
  </edge>
  <node id="N368"/>
  <edge source="N367" target="N368">
   <data key="sourcecode">__cil_tmp66 = __cil_tmp65 / 100U;</data>
   <data key="startline">3606</data>
   <data key="startoffset">103756</data>
  </edge>
  <node id="N369">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N368" target="N369">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">curr_freq = __cil_tmp66 * 1000U;</data>
   <data key="startline">3607</data>
   <data key="startoffset">103764</data>
  </edge>
  <node id="N374">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N369" target="N374">
   <data key="sourcecode">__cil_tmp67 = &amp; descriptor___1;</data>
   <data key="startline">3613</data>
   <data key="startoffset">103871</data>
  </edge>
  <node id="N375">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N374" target="N375">
   <data key="sourcecode">__cil_tmp68 = __cil_tmp67-&gt;flags;</data>
   <data key="startline">3614</data>
   <data key="startoffset">103907</data>
  </edge>
  <node id="N376">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N375" target="N376">
   <data key="sourcecode">__cil_tmp69 = __cil_tmp68 &amp; 1U;</data>
   <data key="startline">3615</data>
   <data key="startoffset">103959</data>
  </edge>
  <node id="N377">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N376" target="N377">
   <data key="sourcecode">__cil_tmp70 = ! __cil_tmp69;</data>
   <data key="startline">3616</data>
   <data key="startoffset">103981</data>
  </edge>
  <node id="N378">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N377" target="N378">
   <data key="sourcecode">__cil_tmp71 = ! __cil_tmp70;</data>
   <data key="startline">3617</data>
   <data key="startoffset">104014</data>
  </edge>
  <node id="N379">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N378" target="N379">
   <data key="sourcecode">__cil_tmp72 = (long )__cil_tmp71;</data>
   <data key="startline">3618</data>
   <data key="startoffset">104047</data>
  </edge>
  <edge source="N379" target="N2284">
   <data key="sourcecode">tmp___11 = ldv__builtin_expect(__cil_tmp72, 0L);</data>
   <data key="startline">3619</data>
   <data key="startoffset">104085</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N339">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; ((__cil_tmp47 == 0) || ((__cil_tmp47 &gt;= 2) &amp;&amp; (__cil_tmp47 &lt;= 65535))) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N333" target="N339">
   <data key="sourcecode">__cil_tmp48 = &amp; descriptor___0;</data>
   <data key="startline">3566</data>
   <data key="startoffset">102605</data>
  </edge>
  <node id="N340">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; ((__cil_tmp47 == 0) || ((__cil_tmp47 &gt;= 2) &amp;&amp; (__cil_tmp47 &lt;= 65535))) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N339" target="N340">
   <data key="sourcecode">__cil_tmp49 = __cil_tmp48-&gt;flags;</data>
   <data key="startline">3567</data>
   <data key="startoffset">102657</data>
  </edge>
  <node id="N341">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; ((__cil_tmp47 == 0) || ((__cil_tmp47 &gt;= 2) &amp;&amp; (__cil_tmp47 &lt;= 65535))) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N340" target="N341">
   <data key="sourcecode">__cil_tmp50 = __cil_tmp49 &amp; 1U;</data>
   <data key="startline">3568</data>
   <data key="startoffset">102711</data>
  </edge>
  <node id="N342">
   <data key="invariant">(__cil_tmp51 == (int) ((0U == __cil_tmp50) ? 1U : 0U)) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; ((__cil_tmp47 == 0) || ((__cil_tmp47 &gt;= 2) &amp;&amp; (__cil_tmp47 &lt;= 65535))) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N341" target="N342">
   <data key="sourcecode">__cil_tmp51 = ! __cil_tmp50;</data>
   <data key="startline">3569</data>
   <data key="startoffset">102721</data>
  </edge>
  <node id="N343">
   <data key="invariant">(__cil_tmp51 == (int) ((0U == __cil_tmp50) ? 1U : 0U)) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; ((__cil_tmp47 == 0) || ((__cil_tmp47 &gt;= 2) &amp;&amp; (__cil_tmp47 &lt;= 65535))) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp52 == ((0 == __cil_tmp51) ? 1 : 0)) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N342" target="N343">
   <data key="sourcecode">__cil_tmp52 = ! __cil_tmp51;</data>
   <data key="startline">3570</data>
   <data key="startoffset">102756</data>
  </edge>
  <node id="N344">
   <data key="invariant">(__cil_tmp51 == (int) ((0U == __cil_tmp50) ? 1U : 0U)) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; ((__cil_tmp47 == 0) || ((__cil_tmp47 &gt;= 2) &amp;&amp; (__cil_tmp47 &lt;= 65535))) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp52 == ((0 == __cil_tmp51) ? 1 : 0)) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (__cil_tmp53 == (long int) __cil_tmp52) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N343" target="N344">
   <data key="sourcecode">__cil_tmp53 = (long )__cil_tmp52;</data>
   <data key="startline">3571</data>
   <data key="startoffset">102812</data>
  </edge>
  <edge source="N344" target="N2284">
   <data key="sourcecode">tmp___9 = ldv__builtin_expect(__cil_tmp53, 0L);</data>
   <data key="startline">3572</data>
   <data key="startoffset">102841</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N315">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N314" target="N315">
   <data key="sourcecode">__cil_tmp35 = (unsigned long )pcc_cpu_data;</data>
   <data key="startline">3542</data>
   <data key="startoffset">101843</data>
  </edge>
  <node id="N316">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N315" target="N316">
   <data key="sourcecode">__cil_tmp36 = __cil_tmp35 + 4;</data>
   <data key="startline">3543</data>
   <data key="startoffset">101875</data>
  </edge>
  <node id="N317">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N316" target="N317">
   <data key="sourcecode">__cil_tmp37 = *((u32 *)__cil_tmp36);</data>
   <data key="startline">3544</data>
   <data key="startoffset">101924</data>
  </edge>
  <node id="N318">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N317" target="N318">
   <data key="sourcecode">__cil_tmp38 = pcch_virt_addr + __cil_tmp37;</data>
   <data key="startline">3545</data>
   <data key="startoffset">101961</data>
  </edge>
  <node id="N319">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N318" target="N319">
   <data key="sourcecode">output_buffer = ioread32(__cil_tmp38);</data>
   <data key="startline">3546</data>
   <data key="startoffset">101993</data>
  </edge>
  <node id="N320">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N319" target="N320">
   <data key="sourcecode">__cil_tmp39 = *((u32 *)pcc_cpu_data);</data>
   <data key="startline">3547</data>
   <data key="startoffset">102050</data>
  </edge>
  <node id="N321">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N320" target="N321">
   <data key="sourcecode">__cil_tmp40 = pcch_virt_addr + __cil_tmp39;</data>
   <data key="startline">3548</data>
   <data key="startoffset">102074</data>
  </edge>
  <node id="N322">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N321" target="N322">
   <data key="sourcecode">__cil_tmp41 = (void volatile   *)__cil_tmp40;</data>
   <data key="startline">3549</data>
   <data key="startoffset">102120</data>
  </edge>
  <node id="N323">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N322" target="N323">
   <data key="sourcecode">__cil_tmp42 = (size_t )4;</data>
   <data key="startline">3550</data>
   <data key="startoffset">102191</data>
  </edge>
  <edge source="N323" target="N15">
   <data key="sourcecode">memset_io(__cil_tmp41, (unsigned char)0, __cil_tmp42);</data>
   <data key="startline">3551</data>
   <data key="startoffset">102237</data>
   <data key="enterFunction">memset_io</data>
  </edge>
  <node id="N155"/>
  <edge source="N152" target="N155">
   <data key="sourcecode">__cil_tmp8 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3346</data>
   <data key="startoffset">95399</data>
  </edge>
  <node id="N156"/>
  <edge source="N155" target="N156">
   <data key="sourcecode">__cil_tmp9 = __cil_tmp8 + 14;</data>
   <data key="startline">3347</data>
   <data key="startoffset">95442</data>
  </edge>
  <node id="N157"/>
  <edge source="N156" target="N157">
   <data key="sourcecode">__cil_tmp10 = (u16 *)__cil_tmp9;</data>
   <data key="startline">3348</data>
   <data key="startoffset">95497</data>
  </edge>
  <node id="N158"/>
  <edge source="N157" target="N158">
   <data key="sourcecode">__cil_tmp11 = (void *)__cil_tmp10;</data>
   <data key="startline">3349</data>
   <data key="startoffset">95513</data>
  </edge>
  <node id="N159"/>
  <edge source="N158" target="N159">
   <data key="sourcecode">tmp___7 = ioread16(__cil_tmp11);</data>
   <data key="startline">3350</data>
   <data key="startoffset">95562</data>
  </edge>
  <edge source="N159" target="N161">
   <data key="sourcecode">[((tmp___7 &amp; 1U) == 0) == 0]</data>
   <data key="startline">3352</data>
   <data key="startoffset">95599</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N162"/>
  <edge source="N159" target="N162">
   <data key="sourcecode">[!(((tmp___7 &amp; 1U) == 0) == 0)]</data>
   <data key="startline">3352</data>
   <data key="startoffset">95599</data>
   <data key="control">condition-false</data>
  </edge>
  <edge source="N162" target="N164">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">i = i + 1;</data>
   <data key="startline">3357</data>
   <data key="startoffset">95663</data>
  </edge>
  <node id="N543"/>
  <edge source="N541" target="N543">
   <data key="sourcecode">__cil_tmp31 = *((u32 *)pcc_cpu_data);</data>
   <data key="startline">3819</data>
   <data key="startoffset">110813</data>
  </edge>
  <node id="N544"/>
  <edge source="N543" target="N544">
   <data key="sourcecode">__cil_tmp32 = pcch_virt_addr + __cil_tmp31;</data>
   <data key="startline">3820</data>
   <data key="startoffset">110857</data>
  </edge>
  <edge source="N544" target="N545">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___3, "target: CPU %d should go to target freq: %d (virtual) input_offset is 0x%p\n",
                         cpu, target_freq, __cil_tmp32);</data>
   <data key="startline">3821</data>
   <data key="startoffset">110893</data>
  </edge>
  <node id="N409">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; !(freq_limit == 255U) &amp;&amp; (__cil_tmp77 &gt;= 0U) &amp;&amp; (__cil_tmp77 &lt;= 16777215U) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp81 == (int) ((0U == __cil_tmp80) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (tmp___12 == __cil_tmp83) &amp;&amp; (__cil_tmp82 == ((0 == __cil_tmp81) ? 1 : 0)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp83 == (long int) __cil_tmp82) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N407" target="N409">
   <data key="sourcecode">[(tmp___12 == 0) == 0]</data>
   <data key="startline">3652</data>
   <data key="startoffset">105139</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N411"/>
  <edge source="N407" target="N411">
   <data key="sourcecode">[!((tmp___12 == 0) == 0)]</data>
   <data key="startline">3652</data>
   <data key="startoffset">105139</data>
   <data key="control">condition-false</data>
  </edge>
  <edge source="N411" target="N8">
   <data key="sourcecode">spin_unlock(&amp; pcc_lock);</data>
   <data key="startline">3668</data>
   <data key="startoffset">105450</data>
   <data key="enterFunction">spin_unlock</data>
  </edge>
  <edge source="N409" target="N411">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___2, "get: frequency for cpu %d is being temporarily capped at %d\n",
                           cpu, curr_freq);</data>
   <data key="startline">3654</data>
   <data key="startoffset">105188</data>
  </edge>
  <node id="N382">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N380" target="N382">
   <data key="sourcecode">[(tmp___11 == 0) == 0]</data>
   <data key="startline">3621</data>
   <data key="startoffset">104148</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N388"/>
  <edge source="N380" target="N388">
   <data key="sourcecode">[!((tmp___11 == 0) == 0)]</data>
   <data key="startline">3621</data>
   <data key="startoffset">104148</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N392"/>
  <edge source="N388" target="N392">
   <data key="sourcecode">__cil_tmp77 = output_buffer &gt;&gt; 8;</data>
   <data key="startline">3637</data>
   <data key="startoffset">104683</data>
  </edge>
  <node id="N393"/>
  <edge source="N392" target="N393">
   <data key="sourcecode">freq_limit = __cil_tmp77 &amp; 255U;</data>
   <data key="startline">3638</data>
   <data key="startoffset">104705</data>
  </edge>
  <node id="N395">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; !(freq_limit == 255U) &amp;&amp; (__cil_tmp77 &gt;= 0U) &amp;&amp; (__cil_tmp77 &lt;= 16777215U) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N393" target="N395">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[freq_limit != 255U]</data>
   <data key="startline">3639</data>
   <data key="startoffset">104744</data>
   <data key="control">condition-true</data>
  </edge>
  <edge source="N393" target="N411">
   <data key="sourcecode">[!(freq_limit != 255U)]</data>
   <data key="startline">3639</data>
   <data key="startoffset">104744</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N401">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; !(freq_limit == 255U) &amp;&amp; (__cil_tmp77 &gt;= 0U) &amp;&amp; (__cil_tmp77 &lt;= 16777215U) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N395" target="N401">
   <data key="sourcecode">__cil_tmp78 = &amp; descriptor___2;</data>
   <data key="startline">3644</data>
   <data key="startoffset">104860</data>
  </edge>
  <node id="N402">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; !(freq_limit == 255U) &amp;&amp; (__cil_tmp77 &gt;= 0U) &amp;&amp; (__cil_tmp77 &lt;= 16777215U) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N401" target="N402">
   <data key="sourcecode">__cil_tmp79 = __cil_tmp78-&gt;flags;</data>
   <data key="startline">3645</data>
   <data key="startoffset">104898</data>
  </edge>
  <node id="N403">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; !(freq_limit == 255U) &amp;&amp; (__cil_tmp77 &gt;= 0U) &amp;&amp; (__cil_tmp77 &lt;= 16777215U) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N402" target="N403">
   <data key="sourcecode">__cil_tmp80 = __cil_tmp79 &amp; 1U;</data>
   <data key="startline">3646</data>
   <data key="startoffset">104952</data>
  </edge>
  <node id="N404">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; !(freq_limit == 255U) &amp;&amp; (__cil_tmp77 &gt;= 0U) &amp;&amp; (__cil_tmp77 &lt;= 16777215U) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp81 == (int) ((0U == __cil_tmp80) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N403" target="N404">
   <data key="sourcecode">__cil_tmp81 = ! __cil_tmp80;</data>
   <data key="startline">3647</data>
   <data key="startoffset">104962</data>
  </edge>
  <node id="N405">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; !(freq_limit == 255U) &amp;&amp; (__cil_tmp77 &gt;= 0U) &amp;&amp; (__cil_tmp77 &lt;= 16777215U) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp81 == (int) ((0U == __cil_tmp80) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp82 == ((0 == __cil_tmp81) ? 1 : 0)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N404" target="N405">
   <data key="sourcecode">__cil_tmp82 = ! __cil_tmp81;</data>
   <data key="startline">3648</data>
   <data key="startoffset">104997</data>
  </edge>
  <node id="N406">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp60 == 0ULL) &amp;&amp; (__cil_tmp65 == (tmp___10 * __cil_tmp64)) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp55 == 0U) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; !(freq_limit == 255U) &amp;&amp; (__cil_tmp77 &gt;= 0U) &amp;&amp; (__cil_tmp77 &lt;= 16777215U) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp56 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp81 == (int) ((0U == __cil_tmp80) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (__cil_tmp47 == (int) status) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (__cil_tmp66 == (__cil_tmp65 / 100U)) &amp;&amp; (__cil_tmp82 == ((0 == __cil_tmp81) ? 1 : 0)) &amp;&amp; (__cil_tmp57 == 14ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp72 == (long int) __cil_tmp71) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp83 == (long int) __cil_tmp82) &amp;&amp; (tmp___11 == __cil_tmp72) &amp;&amp; (curr_freq == (__cil_tmp66 * 1000U)) &amp;&amp; (__cil_tmp61 == 28ULL) &amp;&amp; (__cil_tmp70 == (int) ((0U == __cil_tmp69) ? 1U : 0U)) &amp;&amp; (__cil_tmp71 == ((0 == __cil_tmp70) ? 1 : 0)) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (tmp___8 &gt;= 1U) &amp;&amp; (tmp___8 &lt;= 4294901761U) &amp;&amp; (__cil_tmp29 == __cil_tmp40) &amp;&amp; (__cil_tmp45 == __cil_tmp58) &amp;&amp; (__cil_tmp46 == __cil_tmp59)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N405" target="N406">
   <data key="sourcecode">__cil_tmp83 = (long )__cil_tmp82;</data>
   <data key="startline">3649</data>
   <data key="startoffset">105032</data>
  </edge>
  <edge source="N406" target="N2284">
   <data key="sourcecode">tmp___12 = ldv__builtin_expect(__cil_tmp83, 0L);</data>
   <data key="startline">3650</data>
   <data key="startoffset">105103</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N384"/>
  <edge source="N382" target="N384">
   <data key="sourcecode">__cil_tmp73 = (unsigned long )pcc_cpu_data;</data>
   <data key="startline">3623</data>
   <data key="startoffset">104174</data>
  </edge>
  <node id="N385"/>
  <edge source="N384" target="N385">
   <data key="sourcecode">__cil_tmp74 = __cil_tmp73 + 4;</data>
   <data key="startline">3624</data>
   <data key="startoffset">104252</data>
  </edge>
  <node id="N386"/>
  <edge source="N385" target="N386">
   <data key="sourcecode">__cil_tmp75 = *((u32 *)__cil_tmp74);</data>
   <data key="startline">3625</data>
   <data key="startoffset">104261</data>
  </edge>
  <node id="N387"/>
  <edge source="N386" target="N387">
   <data key="sourcecode">__cil_tmp76 = pcch_virt_addr + __cil_tmp75;</data>
   <data key="startline">3626</data>
   <data key="startoffset">104304</data>
  </edge>
  <edge source="N387" target="N388">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___1, "get: SUCCESS: (virtual) output_offset for cpu %d is 0x%p, contains a value of: 0x%x. Speed is: %d MHz\n",
                         cpu, __cil_tmp76, output_buffer, curr_freq);</data>
   <data key="startline">3627</data>
   <data key="startoffset">104354</data>
  </edge>
  <node id="N347">
   <data key="invariant">(__cil_tmp51 == (int) ((0U == __cil_tmp50) ? 1U : 0U)) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp37 &lt;= 4294967295ULL) &amp;&amp; (tmp___9 == __cil_tmp53) &amp;&amp; ((__cil_tmp47 == 0) || ((__cil_tmp47 &gt;= 2) &amp;&amp; (__cil_tmp47 &lt;= 65535))) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; ((unsigned long int) __cil_tmp39 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp39 &lt;= 4294967295ULL) &amp;&amp; (__cil_tmp30 == 0U) &amp;&amp; (__cil_tmp52 == ((0 == __cil_tmp51) ? 1 : 0)) &amp;&amp; (__cil_tmp43 == 0ULL) &amp;&amp; (__cil_tmp32 == 12ULL) &amp;&amp; (__cil_tmp44 == 14ULL) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (__cil_tmp41 == __cil_tmp40) &amp;&amp; (__cil_tmp53 == (long int) __cil_tmp52) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp42 == 4ULL) &amp;&amp; (status == (unsigned short int) tmp___8) &amp;&amp; (__cil_tmp29 == __cil_tmp40)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N345" target="N347">
   <data key="sourcecode">[(tmp___9 == 0) == 0]</data>
   <data key="startline">3574</data>
   <data key="startoffset">102897</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N350"/>
  <edge source="N345" target="N350">
   <data key="sourcecode">[!((tmp___9 == 0) == 0)]</data>
   <data key="startline">3574</data>
   <data key="startoffset">102897</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N419"/>
  <edge source="N350" target="N419">
   <data key="sourcecode">__cil_tmp84 = (u16 )0;</data>
   <data key="startline">3673</data>
   <data key="startoffset">105526</data>
  </edge>
  <node id="N420"/>
  <edge source="N419" target="N420">
   <data key="sourcecode">__cil_tmp85 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3674</data>
   <data key="startoffset">105551</data>
  </edge>
  <node id="N421"/>
  <edge source="N420" target="N421">
   <data key="sourcecode">__cil_tmp86 = __cil_tmp85 + 14;</data>
   <data key="startline">3675</data>
   <data key="startoffset">105593</data>
  </edge>
  <node id="N422"/>
  <edge source="N421" target="N422">
   <data key="sourcecode">__cil_tmp87 = (u16 *)__cil_tmp86;</data>
   <data key="startline">3676</data>
   <data key="startoffset">105627</data>
  </edge>
  <node id="N423"/>
  <edge source="N422" target="N423">
   <data key="sourcecode">__cil_tmp88 = (void *)__cil_tmp87;</data>
   <data key="startline">3677</data>
   <data key="startoffset">105663</data>
  </edge>
  <node id="N424"/>
  <edge source="N423" target="N424">
   <data key="sourcecode">iowrite16(__cil_tmp84, __cil_tmp88);</data>
   <data key="startline">3678</data>
   <data key="startoffset">105700</data>
  </edge>
  <edge source="N424" target="N8">
   <data key="sourcecode">spin_unlock(&amp; pcc_lock);</data>
   <data key="startline">3679</data>
   <data key="startoffset">105739</data>
   <data key="enterFunction">spin_unlock</data>
  </edge>
  <node id="N349"/>
  <edge source="N347" target="N349">
   <data key="sourcecode">__cil_tmp54 = (int )status;</data>
   <data key="startline">3576</data>
   <data key="startoffset">102926</data>
  </edge>
  <edge source="N349" target="N350">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___0, "get: FAILED: for CPU %d, status is %d\n",
                           cpu, __cil_tmp54);</data>
   <data key="startline">3577</data>
   <data key="startoffset">102983</data>
  </edge>
  <node id="N282">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N280" target="N282">
   <data key="sourcecode">[(tmp___7 == 0) == 0]</data>
   <data key="startline">3503</data>
   <data key="startoffset">100725</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N284">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N280" target="N284">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[!((tmp___7 == 0) == 0)]</data>
   <data key="startline">3503</data>
   <data key="startoffset">100725</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N292">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N284" target="N292">
   <data key="sourcecode">__cil_tmp22 = (void *)0;</data>
   <data key="startline">3517</data>
   <data key="startoffset">100974</data>
  </edge>
  <node id="N293">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N292" target="N293">
   <data key="sourcecode">__cil_tmp23 = (struct pcc_cpu *)__cil_tmp22;</data>
   <data key="startline">3518</data>
   <data key="startoffset">101003</data>
  </edge>
  <node id="N294">
   <data key="invariant">(ldv_mutex == 1) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N293" target="N294">
   <data key="sourcecode">__vpp_verify = (void const   *)__cil_tmp23;</data>
   <data key="startline">3519</data>
   <data key="startoffset">101052</data>
  </edge>
  <node id="N299">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N294" target="N299">
   <data key="sourcecode">__cil_tmp24 = cpu * 8UL;</data>
   <data key="startline">3526</data>
   <data key="startoffset">101224</data>
  </edge>
  <node id="N300">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N299" target="N300">
   <data key="sourcecode">__cil_tmp25 = (unsigned long )(__per_cpu_offset) + __cil_tmp24;</data>
   <data key="startline">3527</data>
   <data key="startoffset">101251</data>
  </edge>
  <node id="N301">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N300" target="N301">
   <data key="sourcecode">__cil_tmp26 = *((unsigned long *)__cil_tmp25);</data>
   <data key="startline">3528</data>
   <data key="startoffset">101333</data>
  </edge>
  <node id="N302">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N301" target="N302">
   <data key="sourcecode">__cil_tmp27 = __ptr + __cil_tmp26;</data>
   <data key="startline">3529</data>
   <data key="startoffset">101366</data>
  </edge>
  <node id="N303">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N302" target="N303">
   <data key="sourcecode">pcc_cpu_data = (struct pcc_cpu *)__cil_tmp27;</data>
   <data key="startline">3530</data>
   <data key="startoffset">101436</data>
  </edge>
  <node id="N304">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N303" target="N304">
   <data key="sourcecode">input_buffer = (u32 )1;</data>
   <data key="startline">3531</data>
   <data key="startoffset">101451</data>
  </edge>
  <node id="N305">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N304" target="N305">
   <data key="sourcecode">__cil_tmp28 = *((u32 *)pcc_cpu_data);</data>
   <data key="startline">3532</data>
   <data key="startoffset">101477</data>
  </edge>
  <node id="N306">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N305" target="N306">
   <data key="sourcecode">__cil_tmp29 = pcch_virt_addr + __cil_tmp28;</data>
   <data key="startline">3533</data>
   <data key="startoffset">101531</data>
  </edge>
  <node id="N307">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0))</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N306" target="N307">
   <data key="sourcecode">iowrite32(input_buffer, __cil_tmp29);</data>
   <data key="startline">3534</data>
   <data key="startoffset">101563</data>
  </edge>
  <node id="N308">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N307" target="N308">
   <data key="sourcecode">__cil_tmp30 = (u16 )0;</data>
   <data key="startline">3535</data>
   <data key="startoffset">101603</data>
  </edge>
  <node id="N309">
   <data key="invariant">(tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N308" target="N309">
   <data key="sourcecode">__cil_tmp31 = (unsigned long )pcch_hdr;</data>
   <data key="startline">3536</data>
   <data key="startoffset">101628</data>
  </edge>
  <node id="N310">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N309" target="N310">
   <data key="sourcecode">__cil_tmp32 = __cil_tmp31 + 12;</data>
   <data key="startline">3537</data>
   <data key="startoffset">101670</data>
  </edge>
  <node id="N311">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N310" target="N311">
   <data key="sourcecode">__cil_tmp33 = (u16 *)__cil_tmp32;</data>
   <data key="startline">3538</data>
   <data key="startoffset">101725</data>
  </edge>
  <node id="N312">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N311" target="N312">
   <data key="sourcecode">__cil_tmp34 = (void *)__cil_tmp33;</data>
   <data key="startline">3539</data>
   <data key="startoffset">101740</data>
  </edge>
  <node id="N313">
   <data key="invariant">(__cil_tmp32 == 12ULL) &amp;&amp; (tmp___7 == __cil_tmp21) &amp;&amp; (__cil_tmp24 == ((unsigned long int) cpu * 8ULL)) &amp;&amp; (__cil_tmp31 == 0ULL) &amp;&amp; (cpu &gt;= 0U) &amp;&amp; (cpu &lt;= 4294967295U) &amp;&amp; (ldv_mutex == 1) &amp;&amp; ((unsigned long int) __cil_tmp28 &gt;= 0ULL) &amp;&amp; ((unsigned long int) __cil_tmp28 &lt;= 4294967295ULL) &amp;&amp; (input_buffer == 1U) &amp;&amp; (__cil_tmp21 == (long int) __cil_tmp20) &amp;&amp; (__cil_tmp19 == (int) ((0U == __cil_tmp18) ? 1U : 0U)) &amp;&amp; (__cil_tmp20 == ((0 == __cil_tmp19) ? 1 : 0)) &amp;&amp; (__cil_tmp30 == 0U)</data>
   <data key="invariant.scope">pcc_get_freq</data>
  </node>
  <edge source="N312" target="N313">
   <data key="sourcecode">iowrite16(__cil_tmp30, __cil_tmp34);</data>
   <data key="startline">3540</data>
   <data key="startoffset">101777</data>
  </edge>
  <edge source="N313" target="N127">
   <data key="sourcecode">pcc_cmd();</data>
   <data key="startline">3541</data>
   <data key="startoffset">101816</data>
   <data key="enterFunction">pcc_cmd</data>
  </edge>
  <edge source="N282" target="N284">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor, "get: get_freq for CPU %d\n", cpu);</data>
   <data key="startline">3505</data>
   <data key="startoffset">100750</data>
  </edge>
  <node id="N2088"/>
  <edge source="N2086" target="N2088">
   <data key="sourcecode">[(tmp___7 == 0) == 0]</data>
   <data key="startline">5647</data>
   <data key="startoffset">169567</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2090"/>
  <edge source="N2086" target="N2090">
   <data key="sourcecode">[!((tmp___7 == 0) == 0)]</data>
   <data key="startline">5647</data>
   <data key="startoffset">169567</data>
   <data key="control">condition-false</data>
  </edge>
  <edge source="N2090" target="N2057">
   <data key="sourcecode">return (ret);</data>
   <data key="startline">5658</data>
   <data key="startoffset">169790</data>
   <data key="returnFrom">pcc_cpufreq_init</data>
  </edge>
  <edge source="N2088" target="N2090">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___18, "pcc_cpufreq_init: PCCH evaluation failed\n");</data>
   <data key="startline">5649</data>
   <data key="startoffset">169596</data>
  </edge>
  <node id="N2039"/>
  <edge source="N2037" target="N2039">
   <data key="sourcecode">[(tmp___14 == 0) == 0]</data>
   <data key="startline">5572</data>
   <data key="startoffset">166798</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2047"/>
  <edge source="N2037" target="N2047">
   <data key="sourcecode">[!((tmp___14 == 0) == 0)]</data>
   <data key="startline">5572</data>
   <data key="startoffset">166798</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1877"/>
  <edge source="N2047" target="N1877">
   <data key="sourcecode">return ((int )result);</data>
   <data key="startline">5591</data>
   <data key="startoffset">167347</data>
   <data key="returnFrom">pcc_cpufreq_cpu_init</data>
  </edge>
  <edge source="N1877" target="N2180">
   <data key="enterLoopHead">true</data>
   <data key="startline">5807</data>
   <data key="startoffset">175589</data>
  </edge>
  <node id="N2041"/>
  <edge source="N2039" target="N2041">
   <data key="sourcecode">__cil_tmp55 = (unsigned long )policy;</data>
   <data key="startline">5574</data>
   <data key="startoffset">166824</data>
  </edge>
  <node id="N2042"/>
  <edge source="N2041" target="N2042">
   <data key="sourcecode">__cil_tmp56 = __cil_tmp55 + 40;</data>
   <data key="startline">5575</data>
   <data key="startoffset">166868</data>
  </edge>
  <node id="N2043"/>
  <edge source="N2042" target="N2043">
   <data key="sourcecode">__cil_tmp57 = *((unsigned int *)__cil_tmp56);</data>
   <data key="startline">5576</data>
   <data key="startoffset">166906</data>
  </edge>
  <node id="N2044"/>
  <edge source="N2043" target="N2044">
   <data key="sourcecode">__cil_tmp58 = (unsigned long )policy;</data>
   <data key="startline">5577</data>
   <data key="startoffset">166958</data>
  </edge>
  <node id="N2045"/>
  <edge source="N2044" target="N2045">
   <data key="sourcecode">__cil_tmp59 = __cil_tmp58 + 36;</data>
   <data key="startline">5578</data>
   <data key="startoffset">167030</data>
  </edge>
  <node id="N2046"/>
  <edge source="N2045" target="N2046">
   <data key="sourcecode">__cil_tmp60 = *((unsigned int *)__cil_tmp59);</data>
   <data key="startline">5579</data>
   <data key="startoffset">167054</data>
  </edge>
  <edge source="N2046" target="N2047">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___17, "init: policy-&gt;max is %d, policy-&gt;min is %d\n",
                         __cil_tmp57, __cil_tmp60);</data>
   <data key="startline">5580</data>
   <data key="startoffset">167130</data>
  </edge>
  <node id="N2019"/>
  <edge source="N2017" target="N2019">
   <data key="sourcecode">[(tmp___13 == 0) == 0]</data>
   <data key="startline">5543</data>
   <data key="startoffset">166161</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2021"/>
  <edge source="N2017" target="N2021">
   <data key="sourcecode">[!((tmp___13 == 0) == 0)]</data>
   <data key="startline">5543</data>
   <data key="startoffset">166161</data>
   <data key="control">condition-false</data>
  </edge>
  <edge source="N2021" target="N2047">
   <data key="sourcecode">result = 4294967274U;</data>
   <data key="startline">5554</data>
   <data key="startoffset">166403</data>
  </edge>
  <edge source="N2019" target="N2021">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___16, "init: Unable to get current CPU frequency\n");</data>
   <data key="startline">5545</data>
   <data key="startoffset">166212</data>
  </edge>
  <node id="N1966"/>
  <edge source="N1964" target="N1966">
   <data key="sourcecode">[(tmp___8 == 0) == 0]</data>
   <data key="startline">5481</data>
   <data key="startoffset">164327</data>
   <data key="control">condition-true</data>
  </edge>
  <edge source="N1964" target="N2047">
   <data key="sourcecode">[!((tmp___8 == 0) == 0)]</data>
   <data key="startline">5481</data>
   <data key="startoffset">164327</data>
   <data key="control">condition-false</data>
  </edge>
  <edge source="N1966" target="N2047">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___15, "init: PCCP evaluation failed\n");</data>
   <data key="startline">5483</data>
   <data key="startoffset">164356</data>
  </edge>
  <node id="N1839"/>
  <edge source="N1837" target="N1839">
   <data key="sourcecode">[(tmp___27 == 0) == 0]</data>
   <data key="startline">5324</data>
   <data key="startoffset">159047</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1841"/>
  <edge source="N1837" target="N1841">
   <data key="sourcecode">[!((tmp___27 == 0) == 0)]</data>
   <data key="startline">5324</data>
   <data key="startoffset">159047</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1845"/>
  <edge source="N1841" target="N1845">
   <data key="sourcecode">tmp___28 = __alloc_percpu(8UL, 4UL);</data>
   <data key="startline">5337</data>
   <data key="startoffset">159350</data>
  </edge>
  <node id="N1846"/>
  <edge source="N1845" target="N1846">
   <data key="sourcecode">pcc_cpu_info = (struct pcc_cpu *)tmp___28;</data>
   <data key="startline">5338</data>
   <data key="startoffset">159393</data>
  </edge>
  <node id="N1848"/>
  <edge source="N1846" target="N1848">
   <data key="sourcecode">[pcc_cpu_info == 0]</data>
   <data key="startline">5340</data>
   <data key="startoffset">159433</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1849"/>
  <edge source="N1846" target="N1849">
   <data key="sourcecode">[!(pcc_cpu_info == 0)]</data>
   <data key="startline">5340</data>
   <data key="startoffset">159433</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1852"/>
  <edge source="N1849" target="N1852">
   <data key="sourcecode">__cil_tmp263 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5347</data>
   <data key="startoffset">159506</data>
  </edge>
  <node id="N1853"/>
  <edge source="N1852" target="N1853">
   <data key="sourcecode">__cil_tmp264 = __cil_tmp263 + 28;</data>
   <data key="startline">5348</data>
   <data key="startoffset">159564</data>
  </edge>
  <node id="N1854"/>
  <edge source="N1853" target="N1854">
   <data key="sourcecode">__cil_tmp265 = (u32 *)__cil_tmp264;</data>
   <data key="startline">5349</data>
   <data key="startoffset">159607</data>
  </edge>
  <node id="N1855"/>
  <edge source="N1854" target="N1855">
   <data key="sourcecode">__cil_tmp266 = (void *)__cil_tmp265;</data>
   <data key="startline">5350</data>
   <data key="startoffset">159638</data>
  </edge>
  <node id="N1856"/>
  <edge source="N1855" target="N1856">
   <data key="sourcecode">tmp___29 = ioread32(__cil_tmp266);</data>
   <data key="startline">5351</data>
   <data key="startoffset">159673</data>
  </edge>
  <node id="N1857"/>
  <edge source="N1856" target="N1857">
   <data key="sourcecode">__cil_tmp267 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5352</data>
   <data key="startoffset">159699</data>
  </edge>
  <node id="N1858"/>
  <edge source="N1857" target="N1858">
   <data key="sourcecode">__cil_tmp268 = __cil_tmp267 + 36;</data>
   <data key="startline">5353</data>
   <data key="startoffset">159772</data>
  </edge>
  <node id="N1859"/>
  <edge source="N1858" target="N1859">
   <data key="sourcecode">__cil_tmp269 = (u32 *)__cil_tmp268;</data>
   <data key="startline">5354</data>
   <data key="startoffset">159793</data>
  </edge>
  <node id="N1860"/>
  <edge source="N1859" target="N1860">
   <data key="sourcecode">__cil_tmp270 = (void *)__cil_tmp269;</data>
   <data key="startline">5355</data>
   <data key="startoffset">159839</data>
  </edge>
  <node id="N1861"/>
  <edge source="N1860" target="N1861">
   <data key="sourcecode">tmp___30 = ioread32(__cil_tmp270);</data>
   <data key="startline">5356</data>
   <data key="startoffset">159855</data>
  </edge>
  <node id="N1862"/>
  <edge source="N1861" target="N1862">
   <data key="sourcecode">printk("&lt;7&gt;pcc-cpufreq: (v%s) driver loaded with frequency limits: %d MHz, %d MHz\n",
         "1.10.00", tmp___30, tmp___29);</data>
   <data key="startline">5358</data>
   <data key="startoffset">160008</data>
  </edge>
  <node id="N1863"/>
  <edge source="N1862" target="N1863">
   <data key="sourcecode">__cil_tmp271 = (unsigned long )(&amp; output) + 8;</data>
   <data key="startline">5359</data>
   <data key="startoffset">160055</data>
  </edge>
  <node id="N1864"/>
  <edge source="N1863" target="N1864">
   <data key="sourcecode">__cil_tmp272 = *((void **)__cil_tmp271);</data>
   <data key="startline">5360</data>
   <data key="startoffset">160096</data>
  </edge>
  <node id="N1865"/>
  <edge source="N1864" target="N1865">
   <data key="sourcecode">__cil_tmp273 = (void const   *)__cil_tmp272;</data>
   <data key="startline">5361</data>
   <data key="startoffset">160113</data>
  </edge>
  <node id="N1866"/>
  <edge source="N1865" target="N1866">
   <data key="sourcecode">kfree(__cil_tmp273);</data>
   <data key="startline">5362</data>
   <data key="startoffset">160160</data>
  </edge>
  <edge source="N1866" target="N1152">
   <data key="sourcecode">return (ret);</data>
   <data key="startline">5364</data>
   <data key="startoffset">160195</data>
   <data key="returnFrom">pcc_cpufreq_probe</data>
  </edge>
  <node id="N1850"/>
  <edge source="N1848" target="N1850">
   <data key="sourcecode">ret = -12;</data>
   <data key="startline">5341</data>
   <data key="startoffset">159453</data>
  </edge>
  <edge source="N1850" target="N169">
   <data key="sourcecode">pcc_clear_mapping();</data>
   <data key="startline">5367</data>
   <data key="startoffset">160221</data>
   <data key="enterFunction">pcc_clear_mapping</data>
  </edge>
  <edge source="N1839" target="N1841">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___14, "probe: doorbell_preserve: 0x%llx, doorbell_write: 0x%llx\n",
                         doorbell_preserve, doorbell_write);</data>
   <data key="startline">5326</data>
   <data key="startoffset">159073</data>
  </edge>
  <node id="N1776"/>
  <edge source="N1774" target="N1776">
   <data key="sourcecode">[(tmp___26 == 0) == 0]</data>
   <data key="startline">5249</data>
   <data key="startoffset">156669</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1793"/>
  <edge source="N1774" target="N1793">
   <data key="sourcecode">[!((tmp___26 == 0) == 0)]</data>
   <data key="startline">5249</data>
   <data key="startoffset">156669</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1797"/>
  <edge source="N1793" target="N1797">
   <data key="sourcecode">__cil_tmp241 = 0 + 8;</data>
   <data key="startline">5276</data>
   <data key="startoffset">157714</data>
  </edge>
  <node id="N1798"/>
  <edge source="N1797" target="N1798">
   <data key="sourcecode">__cil_tmp242 = (unsigned long )out_obj;</data>
   <data key="startline">5277</data>
   <data key="startoffset">157753</data>
  </edge>
  <node id="N1799"/>
  <edge source="N1798" target="N1799">
   <data key="sourcecode">__cil_tmp243 = __cil_tmp242 + __cil_tmp241;</data>
   <data key="startline">5278</data>
   <data key="startoffset">157810</data>
  </edge>
  <node id="N1800"/>
  <edge source="N1799" target="N1800">
   <data key="sourcecode">__cil_tmp244 = *((union acpi_object **)__cil_tmp243);</data>
   <data key="startline">5279</data>
   <data key="startoffset">157826</data>
  </edge>
  <node id="N1801"/>
  <edge source="N1800" target="N1801">
   <data key="sourcecode">member = __cil_tmp244 + 2;</data>
   <data key="startline">5280</data>
   <data key="startoffset">157882</data>
  </edge>
  <node id="N1802"/>
  <edge source="N1801" target="N1802">
   <data key="sourcecode">__cil_tmp245 = *((acpi_object_type *)member);</data>
   <data key="startline">5282</data>
   <data key="startoffset">157952</data>
  </edge>
  <node id="N1804"/>
  <edge source="N1802" target="N1804">
   <data key="sourcecode">[__cil_tmp245 != 1U]</data>
   <data key="startline">5283</data>
   <data key="startoffset">157983</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1805"/>
  <edge source="N1802" target="N1805">
   <data key="sourcecode">[!(__cil_tmp245 != 1U)]</data>
   <data key="startline">5283</data>
   <data key="startoffset">157983</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1808"/>
  <edge source="N1805" target="N1808">
   <data key="sourcecode">__cil_tmp246 = 0 + 8;</data>
   <data key="startline">5290</data>
   <data key="startoffset">158046</data>
  </edge>
  <node id="N1809"/>
  <edge source="N1808" target="N1809">
   <data key="sourcecode">__cil_tmp247 = (unsigned long )member;</data>
   <data key="startline">5291</data>
   <data key="startoffset">158070</data>
  </edge>
  <node id="N1810"/>
  <edge source="N1809" target="N1810">
   <data key="sourcecode">__cil_tmp248 = __cil_tmp247 + __cil_tmp246;</data>
   <data key="startline">5292</data>
   <data key="startoffset">158111</data>
  </edge>
  <node id="N1811"/>
  <edge source="N1810" target="N1811">
   <data key="sourcecode">doorbell_preserve = *((u64 *)__cil_tmp248);</data>
   <data key="startline">5293</data>
   <data key="startoffset">158179</data>
  </edge>
  <node id="N1812"/>
  <edge source="N1811" target="N1812">
   <data key="sourcecode">__cil_tmp249 = 0 + 8;</data>
   <data key="startline">5294</data>
   <data key="startoffset">158203</data>
  </edge>
  <node id="N1813"/>
  <edge source="N1812" target="N1813">
   <data key="sourcecode">__cil_tmp250 = (unsigned long )out_obj;</data>
   <data key="startline">5295</data>
   <data key="startoffset">158227</data>
  </edge>
  <node id="N1814"/>
  <edge source="N1813" target="N1814">
   <data key="sourcecode">__cil_tmp251 = __cil_tmp250 + __cil_tmp249;</data>
   <data key="startline">5296</data>
   <data key="startoffset">158299</data>
  </edge>
  <node id="N1815"/>
  <edge source="N1814" target="N1815">
   <data key="sourcecode">__cil_tmp252 = *((union acpi_object **)__cil_tmp251);</data>
   <data key="startline">5297</data>
   <data key="startoffset">158315</data>
  </edge>
  <node id="N1816"/>
  <edge source="N1815" target="N1816">
   <data key="sourcecode">member = __cil_tmp252 + 3;</data>
   <data key="startline">5298</data>
   <data key="startoffset">158380</data>
  </edge>
  <node id="N1817"/>
  <edge source="N1816" target="N1817">
   <data key="sourcecode">__cil_tmp253 = *((acpi_object_type *)member);</data>
   <data key="startline">5300</data>
   <data key="startoffset">158421</data>
  </edge>
  <node id="N1819"/>
  <edge source="N1817" target="N1819">
   <data key="sourcecode">[__cil_tmp253 != 1U]</data>
   <data key="startline">5301</data>
   <data key="startoffset">158456</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1820"/>
  <edge source="N1817" target="N1820">
   <data key="sourcecode">[!(__cil_tmp253 != 1U)]</data>
   <data key="startline">5301</data>
   <data key="startoffset">158456</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1823"/>
  <edge source="N1820" target="N1823">
   <data key="sourcecode">__cil_tmp254 = 0 + 8;</data>
   <data key="startline">5308</data>
   <data key="startoffset">158535</data>
  </edge>
  <node id="N1824"/>
  <edge source="N1823" target="N1824">
   <data key="sourcecode">__cil_tmp255 = (unsigned long )member;</data>
   <data key="startline">5309</data>
   <data key="startoffset">158559</data>
  </edge>
  <node id="N1825"/>
  <edge source="N1824" target="N1825">
   <data key="sourcecode">__cil_tmp256 = __cil_tmp255 + __cil_tmp254;</data>
   <data key="startline">5310</data>
   <data key="startoffset">158600</data>
  </edge>
  <node id="N1826"/>
  <edge source="N1825" target="N1826">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">doorbell_write = *((u64 *)__cil_tmp256);</data>
   <data key="startline">5311</data>
   <data key="startoffset">158665</data>
  </edge>
  <node id="N1831"/>
  <edge source="N1826" target="N1831">
   <data key="sourcecode">__cil_tmp257 = &amp; descriptor___14;</data>
   <data key="startline">5316</data>
   <data key="startoffset">158757</data>
  </edge>
  <node id="N1832"/>
  <edge source="N1831" target="N1832">
   <data key="sourcecode">__cil_tmp258 = __cil_tmp257-&gt;flags;</data>
   <data key="startline">5317</data>
   <data key="startoffset">158810</data>
  </edge>
  <node id="N1833"/>
  <edge source="N1832" target="N1833">
   <data key="sourcecode">__cil_tmp259 = __cil_tmp258 &amp; 1U;</data>
   <data key="startline">5318</data>
   <data key="startoffset">158835</data>
  </edge>
  <node id="N1834"/>
  <edge source="N1833" target="N1834">
   <data key="sourcecode">__cil_tmp260 = ! __cil_tmp259;</data>
   <data key="startline">5319</data>
   <data key="startoffset">158890</data>
  </edge>
  <node id="N1835"/>
  <edge source="N1834" target="N1835">
   <data key="sourcecode">__cil_tmp261 = ! __cil_tmp260;</data>
   <data key="startline">5320</data>
   <data key="startoffset">158908</data>
  </edge>
  <node id="N1836"/>
  <edge source="N1835" target="N1836">
   <data key="sourcecode">__cil_tmp262 = (long )__cil_tmp261;</data>
   <data key="startline">5321</data>
   <data key="startoffset">158943</data>
  </edge>
  <edge source="N1836" target="N2284">
   <data key="sourcecode">tmp___27 = ldv__builtin_expect(__cil_tmp262, 0L);</data>
   <data key="startline">5322</data>
   <data key="startoffset">159028</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <edge source="N1819" target="N1850">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">5302</data>
   <data key="startoffset">158482</data>
  </edge>
  <edge source="N1804" target="N1850">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">5284</data>
   <data key="startoffset">157999</data>
  </edge>
  <node id="N1778"/>
  <edge source="N1776" target="N1778">
   <data key="sourcecode">__cil_tmp226 = &amp; doorbell;</data>
   <data key="startline">5251</data>
   <data key="startoffset">156710</data>
  </edge>
  <node id="N1779"/>
  <edge source="N1778" target="N1779">
   <data key="sourcecode">__cil_tmp227 = *((u8 *)__cil_tmp226);</data>
   <data key="startline">5252</data>
   <data key="startoffset">156743</data>
  </edge>
  <node id="N1780"/>
  <edge source="N1779" target="N1780">
   <data key="sourcecode">__cil_tmp228 = (int )__cil_tmp227;</data>
   <data key="startline">5253</data>
   <data key="startoffset">156772</data>
  </edge>
  <node id="N1781"/>
  <edge source="N1780" target="N1781">
   <data key="sourcecode">__cil_tmp229 = (unsigned long )(&amp; doorbell) + 1;</data>
   <data key="startline">5254</data>
   <data key="startoffset">156859</data>
  </edge>
  <node id="N1782"/>
  <edge source="N1781" target="N1782">
   <data key="sourcecode">__cil_tmp230 = *((u8 *)__cil_tmp229);</data>
   <data key="startline">5255</data>
   <data key="startoffset">156868</data>
  </edge>
  <node id="N1783"/>
  <edge source="N1782" target="N1783">
   <data key="sourcecode">__cil_tmp231 = (int )__cil_tmp230;</data>
   <data key="startline">5256</data>
   <data key="startoffset">156912</data>
  </edge>
  <node id="N1784"/>
  <edge source="N1783" target="N1784">
   <data key="sourcecode">__cil_tmp232 = (unsigned long )(&amp; doorbell) + 2;</data>
   <data key="startline">5257</data>
   <data key="startoffset">156987</data>
  </edge>
  <node id="N1785"/>
  <edge source="N1784" target="N1785">
   <data key="sourcecode">__cil_tmp233 = *((u8 *)__cil_tmp232);</data>
   <data key="startline">5258</data>
   <data key="startoffset">157023</data>
  </edge>
  <node id="N1786"/>
  <edge source="N1785" target="N1786">
   <data key="sourcecode">__cil_tmp234 = (int )__cil_tmp233;</data>
   <data key="startline">5259</data>
   <data key="startoffset">157052</data>
  </edge>
  <node id="N1787"/>
  <edge source="N1786" target="N1787">
   <data key="sourcecode">__cil_tmp235 = (unsigned long )(&amp; doorbell) + 3;</data>
   <data key="startline">5260</data>
   <data key="startoffset">157139</data>
  </edge>
  <node id="N1788"/>
  <edge source="N1787" target="N1788">
   <data key="sourcecode">__cil_tmp236 = *((u8 *)__cil_tmp235);</data>
   <data key="startline">5261</data>
   <data key="startoffset">157171</data>
  </edge>
  <node id="N1789"/>
  <edge source="N1788" target="N1789">
   <data key="sourcecode">__cil_tmp237 = (int )__cil_tmp236;</data>
   <data key="startline">5262</data>
   <data key="startoffset">157192</data>
  </edge>
  <node id="N1790"/>
  <edge source="N1789" target="N1790">
   <data key="sourcecode">__cil_tmp238 = (unsigned long )reg_resource;</data>
   <data key="startline">5263</data>
   <data key="startoffset">157233</data>
  </edge>
  <node id="N1791"/>
  <edge source="N1790" target="N1791">
   <data key="sourcecode">__cil_tmp239 = __cil_tmp238 + 7;</data>
   <data key="startline">5264</data>
   <data key="startoffset">157284</data>
  </edge>
  <node id="N1792"/>
  <edge source="N1791" target="N1792">
   <data key="sourcecode">__cil_tmp240 = *((u64 *)__cil_tmp239);</data>
   <data key="startline">5265</data>
   <data key="startoffset">157323</data>
  </edge>
  <edge source="N1792" target="N1793">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___13, "probe: doorbell: space_id is %d, bit_width is %d, bit_offset is %d, access_width is %d, address is 0x%llx\n",
                         __cil_tmp228, __cil_tmp231, __cil_tmp234, __cil_tmp237, __cil_tmp240);</data>
   <data key="startline">5266</data>
   <data key="startoffset">157368</data>
  </edge>
  <node id="N1699"/>
  <edge source="N1697" target="N1699">
   <data key="sourcecode">[(tmp___25 == 0) == 0]</data>
   <data key="startline">5163</data>
   <data key="startoffset">153473</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1726"/>
  <edge source="N1697" target="N1726">
   <data key="sourcecode">[!((tmp___25 == 0) == 0)]</data>
   <data key="startline">5163</data>
   <data key="startoffset">153473</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1730"/>
  <edge source="N1726" target="N1730">
   <data key="sourcecode">__cil_tmp198 = 0 + 8;</data>
   <data key="startline">5200</data>
   <data key="startoffset">154970</data>
  </edge>
  <node id="N1731"/>
  <edge source="N1730" target="N1731">
   <data key="sourcecode">__cil_tmp199 = (unsigned long )out_obj;</data>
   <data key="startline">5201</data>
   <data key="startoffset">155009</data>
  </edge>
  <node id="N1732"/>
  <edge source="N1731" target="N1732">
   <data key="sourcecode">__cil_tmp200 = __cil_tmp199 + __cil_tmp198;</data>
   <data key="startline">5202</data>
   <data key="startoffset">155066</data>
  </edge>
  <node id="N1733"/>
  <edge source="N1732" target="N1733">
   <data key="sourcecode">__cil_tmp201 = *((union acpi_object **)__cil_tmp200);</data>
   <data key="startline">5203</data>
   <data key="startoffset">155121</data>
  </edge>
  <node id="N1734"/>
  <edge source="N1733" target="N1734">
   <data key="sourcecode">member = __cil_tmp201 + 1;</data>
   <data key="startline">5204</data>
   <data key="startoffset">155147</data>
  </edge>
  <node id="N1735"/>
  <edge source="N1734" target="N1735">
   <data key="sourcecode">__cil_tmp202 = *((acpi_object_type *)member);</data>
   <data key="startline">5206</data>
   <data key="startoffset">155208</data>
  </edge>
  <node id="N1737"/>
  <edge source="N1735" target="N1737">
   <data key="sourcecode">[__cil_tmp202 != 3U]</data>
   <data key="startline">5207</data>
   <data key="startoffset">155239</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1738"/>
  <edge source="N1735" target="N1738">
   <data key="sourcecode">[!(__cil_tmp202 != 3U)]</data>
   <data key="startline">5207</data>
   <data key="startoffset">155239</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1741"/>
  <edge source="N1738" target="N1741">
   <data key="sourcecode">__cil_tmp203 = 0 + 8;</data>
   <data key="startline">5214</data>
   <data key="startoffset">155302</data>
  </edge>
  <node id="N1742"/>
  <edge source="N1741" target="N1742">
   <data key="sourcecode">__cil_tmp204 = (unsigned long )member;</data>
   <data key="startline">5215</data>
   <data key="startoffset">155326</data>
  </edge>
  <node id="N1743"/>
  <edge source="N1742" target="N1743">
   <data key="sourcecode">__cil_tmp205 = __cil_tmp204 + __cil_tmp203;</data>
   <data key="startline">5216</data>
   <data key="startoffset">155367</data>
  </edge>
  <node id="N1744"/>
  <edge source="N1743" target="N1744">
   <data key="sourcecode">__cil_tmp206 = *((u8 **)__cil_tmp205);</data>
   <data key="startline">5217</data>
   <data key="startoffset">155413</data>
  </edge>
  <node id="N1745"/>
  <edge source="N1744" target="N1745">
   <data key="sourcecode">reg_resource = (struct pcc_register_resource *)__cil_tmp206;</data>
   <data key="startline">5218</data>
   <data key="startoffset">155469</data>
  </edge>
  <node id="N1746"/>
  <edge source="N1745" target="N1746">
   <data key="sourcecode">__cil_tmp207 = &amp; doorbell;</data>
   <data key="startline">5219</data>
   <data key="startoffset">155517</data>
  </edge>
  <node id="N1747"/>
  <edge source="N1746" target="N1747">
   <data key="sourcecode">__cil_tmp208 = (unsigned long )reg_resource;</data>
   <data key="startline">5220</data>
   <data key="startoffset">155561</data>
  </edge>
  <node id="N1748"/>
  <edge source="N1747" target="N1748">
   <data key="sourcecode">__cil_tmp209 = __cil_tmp208 + 3;</data>
   <data key="startline">5221</data>
   <data key="startoffset">155593</data>
  </edge>
  <node id="N1749"/>
  <edge source="N1748" target="N1749">
   <data key="sourcecode">*((u8 *)__cil_tmp207) = *((u8 *)__cil_tmp209);</data>
   <data key="startline">5222</data>
   <data key="startoffset">155630</data>
  </edge>
  <node id="N1750"/>
  <edge source="N1749" target="N1750">
   <data key="sourcecode">__cil_tmp210 = (unsigned long )(&amp; doorbell) + 1;</data>
   <data key="startline">5223</data>
   <data key="startoffset">155677</data>
  </edge>
  <node id="N1751"/>
  <edge source="N1750" target="N1751">
   <data key="sourcecode">__cil_tmp211 = (unsigned long )reg_resource;</data>
   <data key="startline">5224</data>
   <data key="startoffset">155728</data>
  </edge>
  <node id="N1752"/>
  <edge source="N1751" target="N1752">
   <data key="sourcecode">__cil_tmp212 = __cil_tmp211 + 4;</data>
   <data key="startline">5225</data>
   <data key="startoffset">155775</data>
  </edge>
  <node id="N1753"/>
  <edge source="N1752" target="N1753">
   <data key="sourcecode">*((u8 *)__cil_tmp210) = *((u8 *)__cil_tmp212);</data>
   <data key="startline">5226</data>
   <data key="startoffset">155836</data>
  </edge>
  <node id="N1754"/>
  <edge source="N1753" target="N1754">
   <data key="sourcecode">__cil_tmp213 = (unsigned long )(&amp; doorbell) + 2;</data>
   <data key="startline">5227</data>
   <data key="startoffset">155905</data>
  </edge>
  <node id="N1755"/>
  <edge source="N1754" target="N1755">
   <data key="sourcecode">__cil_tmp214 = (unsigned long )reg_resource;</data>
   <data key="startline">5228</data>
   <data key="startoffset">155910</data>
  </edge>
  <node id="N1756"/>
  <edge source="N1755" target="N1756">
   <data key="sourcecode">__cil_tmp215 = __cil_tmp214 + 5;</data>
   <data key="startline">5229</data>
   <data key="startoffset">155957</data>
  </edge>
  <node id="N1757"/>
  <edge source="N1756" target="N1757">
   <data key="sourcecode">*((u8 *)__cil_tmp213) = *((u8 *)__cil_tmp215);</data>
   <data key="startline">5230</data>
   <data key="startoffset">156016</data>
  </edge>
  <node id="N1758"/>
  <edge source="N1757" target="N1758">
   <data key="sourcecode">__cil_tmp216 = (unsigned long )(&amp; doorbell) + 3;</data>
   <data key="startline">5231</data>
   <data key="startoffset">156073</data>
  </edge>
  <node id="N1759"/>
  <edge source="N1758" target="N1759">
   <data key="sourcecode">*((u8 *)__cil_tmp216) = (u8 )64;</data>
   <data key="startline">5232</data>
   <data key="startoffset">156121</data>
  </edge>
  <node id="N1760"/>
  <edge source="N1759" target="N1760">
   <data key="sourcecode">__cil_tmp217 = (unsigned long )(&amp; doorbell) + 8;</data>
   <data key="startline">5233</data>
   <data key="startoffset">156161</data>
  </edge>
  <node id="N1761"/>
  <edge source="N1760" target="N1761">
   <data key="sourcecode">__cil_tmp218 = (unsigned long )reg_resource;</data>
   <data key="startline">5234</data>
   <data key="startoffset">156178</data>
  </edge>
  <node id="N1762"/>
  <edge source="N1761" target="N1762">
   <data key="sourcecode">__cil_tmp219 = __cil_tmp218 + 7;</data>
   <data key="startline">5235</data>
   <data key="startoffset">156255</data>
  </edge>
  <node id="N1763"/>
  <edge source="N1762" target="N1763">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">*((u64 *)__cil_tmp217) = *((u64 *)__cil_tmp219);</data>
   <data key="startline">5236</data>
   <data key="startoffset">156262</data>
  </edge>
  <node id="N1768"/>
  <edge source="N1763" target="N1768">
   <data key="sourcecode">__cil_tmp220 = &amp; descriptor___13;</data>
   <data key="startline">5241</data>
   <data key="startoffset">156394</data>
  </edge>
  <node id="N1769"/>
  <edge source="N1768" target="N1769">
   <data key="sourcecode">__cil_tmp221 = __cil_tmp220-&gt;flags;</data>
   <data key="startline">5242</data>
   <data key="startoffset">156432</data>
  </edge>
  <node id="N1770"/>
  <edge source="N1769" target="N1770">
   <data key="sourcecode">__cil_tmp222 = __cil_tmp221 &amp; 1U;</data>
   <data key="startline">5243</data>
   <data key="startoffset">156457</data>
  </edge>
  <node id="N1771"/>
  <edge source="N1770" target="N1771">
   <data key="sourcecode">__cil_tmp223 = ! __cil_tmp222;</data>
   <data key="startline">5244</data>
   <data key="startoffset">156495</data>
  </edge>
  <node id="N1772"/>
  <edge source="N1771" target="N1772">
   <data key="sourcecode">__cil_tmp224 = ! __cil_tmp223;</data>
   <data key="startline">5245</data>
   <data key="startoffset">156530</data>
  </edge>
  <node id="N1773"/>
  <edge source="N1772" target="N1773">
   <data key="sourcecode">__cil_tmp225 = (long )__cil_tmp224;</data>
   <data key="startline">5246</data>
   <data key="startoffset">156565</data>
  </edge>
  <edge source="N1773" target="N2284">
   <data key="sourcecode">tmp___26 = ldv__builtin_expect(__cil_tmp225, 0L);</data>
   <data key="startline">5247</data>
   <data key="startoffset">156605</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <edge source="N1737" target="N1850">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">5208</data>
   <data key="startoffset">155255</data>
  </edge>
  <node id="N1701"/>
  <edge source="N1699" target="N1701">
   <data key="sourcecode">__cil_tmp178 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5165</data>
   <data key="startoffset">153499</data>
  </edge>
  <node id="N1702"/>
  <edge source="N1701" target="N1702">
   <data key="sourcecode">__cil_tmp179 = __cil_tmp178 + 36;</data>
   <data key="startline">5166</data>
   <data key="startoffset">153546</data>
  </edge>
  <node id="N1703"/>
  <edge source="N1702" target="N1703">
   <data key="sourcecode">__cil_tmp180 = (u32 *)__cil_tmp179;</data>
   <data key="startline">5167</data>
   <data key="startoffset">153586</data>
  </edge>
  <node id="N1704"/>
  <edge source="N1703" target="N1704">
   <data key="sourcecode">__cil_tmp181 = (void *)__cil_tmp180;</data>
   <data key="startline">5168</data>
   <data key="startoffset">153628</data>
  </edge>
  <node id="N1705"/>
  <edge source="N1704" target="N1705">
   <data key="sourcecode">tmp___20 = ioread32(__cil_tmp181);</data>
   <data key="startline">5169</data>
   <data key="startoffset">153671</data>
  </edge>
  <node id="N1706"/>
  <edge source="N1705" target="N1706">
   <data key="sourcecode">__cil_tmp182 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5170</data>
   <data key="startoffset">153712</data>
  </edge>
  <node id="N1707"/>
  <edge source="N1706" target="N1707">
   <data key="sourcecode">__cil_tmp183 = __cil_tmp182 + 32;</data>
   <data key="startline">5171</data>
   <data key="startoffset">153759</data>
  </edge>
  <node id="N1708"/>
  <edge source="N1707" target="N1708">
   <data key="sourcecode">__cil_tmp184 = (u32 *)__cil_tmp183;</data>
   <data key="startline">5172</data>
   <data key="startoffset">153799</data>
  </edge>
  <node id="N1709"/>
  <edge source="N1708" target="N1709">
   <data key="sourcecode">__cil_tmp185 = (void *)__cil_tmp184;</data>
   <data key="startline">5173</data>
   <data key="startoffset">153841</data>
  </edge>
  <node id="N1710"/>
  <edge source="N1709" target="N1710">
   <data key="sourcecode">tmp___21 = ioread32(__cil_tmp185);</data>
   <data key="startline">5174</data>
   <data key="startoffset">153895</data>
  </edge>
  <node id="N1711"/>
  <edge source="N1710" target="N1711">
   <data key="sourcecode">__cil_tmp186 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5175</data>
   <data key="startoffset">153925</data>
  </edge>
  <node id="N1712"/>
  <edge source="N1711" target="N1712">
   <data key="sourcecode">__cil_tmp187 = __cil_tmp186 + 28;</data>
   <data key="startline">5176</data>
   <data key="startoffset">153972</data>
  </edge>
  <node id="N1713"/>
  <edge source="N1712" target="N1713">
   <data key="sourcecode">__cil_tmp188 = (u32 *)__cil_tmp187;</data>
   <data key="startline">5177</data>
   <data key="startoffset">154012</data>
  </edge>
  <node id="N1714"/>
  <edge source="N1713" target="N1714">
   <data key="sourcecode">__cil_tmp189 = (void *)__cil_tmp188;</data>
   <data key="startline">5178</data>
   <data key="startoffset">154077</data>
  </edge>
  <node id="N1715"/>
  <edge source="N1714" target="N1715">
   <data key="sourcecode">tmp___22 = ioread32(__cil_tmp189);</data>
   <data key="startline">5179</data>
   <data key="startoffset">154108</data>
  </edge>
  <node id="N1716"/>
  <edge source="N1715" target="N1716">
   <data key="sourcecode">__cil_tmp190 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5180</data>
   <data key="startoffset">154138</data>
  </edge>
  <node id="N1717"/>
  <edge source="N1716" target="N1717">
   <data key="sourcecode">__cil_tmp191 = __cil_tmp190 + 24;</data>
   <data key="startline">5181</data>
   <data key="startoffset">154200</data>
  </edge>
  <node id="N1718"/>
  <edge source="N1717" target="N1718">
   <data key="sourcecode">__cil_tmp192 = (u32 *)__cil_tmp191;</data>
   <data key="startline">5182</data>
   <data key="startoffset">154240</data>
  </edge>
  <node id="N1719"/>
  <edge source="N1718" target="N1719">
   <data key="sourcecode">__cil_tmp193 = (void *)__cil_tmp192;</data>
   <data key="startline">5183</data>
   <data key="startoffset">154267</data>
  </edge>
  <node id="N1720"/>
  <edge source="N1719" target="N1720">
   <data key="sourcecode">tmp___23 = ioread32(__cil_tmp193);</data>
   <data key="startline">5184</data>
   <data key="startoffset">154321</data>
  </edge>
  <node id="N1721"/>
  <edge source="N1720" target="N1721">
   <data key="sourcecode">__cil_tmp194 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5185</data>
   <data key="startoffset">154351</data>
  </edge>
  <node id="N1722"/>
  <edge source="N1721" target="N1722">
   <data key="sourcecode">__cil_tmp195 = __cil_tmp194 + 20;</data>
   <data key="startline">5186</data>
   <data key="startoffset">154398</data>
  </edge>
  <node id="N1723"/>
  <edge source="N1722" target="N1723">
   <data key="sourcecode">__cil_tmp196 = (u32 *)__cil_tmp195;</data>
   <data key="startline">5187</data>
   <data key="startoffset">154438</data>
  </edge>
  <node id="N1724"/>
  <edge source="N1723" target="N1724">
   <data key="sourcecode">__cil_tmp197 = (void *)__cil_tmp196;</data>
   <data key="startline">5188</data>
   <data key="startoffset">154480</data>
  </edge>
  <node id="N1725"/>
  <edge source="N1724" target="N1725">
   <data key="sourcecode">tmp___24 = ioread32(__cil_tmp197);</data>
   <data key="startline">5189</data>
   <data key="startoffset">154523</data>
  </edge>
  <edge source="N1725" target="N1726">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___12, "probe: min time between commands: %d us, max time between commands: %d us, nominal CPU frequency: %d MHz, minimum CPU frequency: %d MHz, minimum CPU frequency without throttling: %d MHz\n",
                         tmp___24, tmp___23, tmp___22, tmp___21, tmp___20);</data>
   <data key="startline">5190</data>
   <data key="startoffset">154602</data>
  </edge>
  <node id="N1640"/>
  <edge source="N1638" target="N1640">
   <data key="sourcecode">[(tmp___19 == 0) == 0]</data>
   <data key="startline">5097</data>
   <data key="startoffset">150861</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1683"/>
  <edge source="N1638" target="N1683">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[!((tmp___19 == 0) == 0)]</data>
   <data key="startline">5097</data>
   <data key="startoffset">150861</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1691"/>
  <edge source="N1683" target="N1691">
   <data key="sourcecode">__cil_tmp172 = &amp; descriptor___12;</data>
   <data key="startline">5155</data>
   <data key="startoffset">153198</data>
  </edge>
  <node id="N1692"/>
  <edge source="N1691" target="N1692">
   <data key="sourcecode">__cil_tmp173 = __cil_tmp172-&gt;flags;</data>
   <data key="startline">5156</data>
   <data key="startoffset">153221</data>
  </edge>
  <node id="N1693"/>
  <edge source="N1692" target="N1693">
   <data key="sourcecode">__cil_tmp174 = __cil_tmp173 &amp; 1U;</data>
   <data key="startline">5157</data>
   <data key="startoffset">153261</data>
  </edge>
  <node id="N1694"/>
  <edge source="N1693" target="N1694">
   <data key="sourcecode">__cil_tmp175 = ! __cil_tmp174;</data>
   <data key="startline">5158</data>
   <data key="startoffset">153316</data>
  </edge>
  <node id="N1695"/>
  <edge source="N1694" target="N1695">
   <data key="sourcecode">__cil_tmp176 = ! __cil_tmp175;</data>
   <data key="startline">5159</data>
   <data key="startoffset">153334</data>
  </edge>
  <node id="N1696"/>
  <edge source="N1695" target="N1696">
   <data key="sourcecode">__cil_tmp177 = (long )__cil_tmp176;</data>
   <data key="startline">5160</data>
   <data key="startoffset">153369</data>
  </edge>
  <edge source="N1696" target="N2284">
   <data key="sourcecode">tmp___25 = ldv__builtin_expect(__cil_tmp177, 0L);</data>
   <data key="startline">5161</data>
   <data key="startoffset">153409</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N1642"/>
  <edge source="N1640" target="N1642">
   <data key="sourcecode">__cil_tmp139 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5099</data>
   <data key="startoffset">150887</data>
  </edge>
  <node id="N1643"/>
  <edge source="N1642" target="N1643">
   <data key="sourcecode">__cil_tmp140 = __cil_tmp139 + 16;</data>
   <data key="startline">5100</data>
   <data key="startoffset">150964</data>
  </edge>
  <node id="N1644"/>
  <edge source="N1643" target="N1644">
   <data key="sourcecode">__cil_tmp141 = (u32 *)__cil_tmp140;</data>
   <data key="startline">5101</data>
   <data key="startoffset">150974</data>
  </edge>
  <node id="N1645"/>
  <edge source="N1644" target="N1645">
   <data key="sourcecode">__cil_tmp142 = (void *)__cil_tmp141;</data>
   <data key="startline">5102</data>
   <data key="startoffset">151016</data>
  </edge>
  <node id="N1646"/>
  <edge source="N1645" target="N1646">
   <data key="sourcecode">tmp___11 = ioread32(__cil_tmp142);</data>
   <data key="startline">5103</data>
   <data key="startoffset">151059</data>
  </edge>
  <node id="N1647"/>
  <edge source="N1646" target="N1647">
   <data key="sourcecode">__cil_tmp143 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5104</data>
   <data key="startoffset">151100</data>
  </edge>
  <node id="N1648"/>
  <edge source="N1647" target="N1648">
   <data key="sourcecode">__cil_tmp144 = __cil_tmp143 + 14;</data>
   <data key="startline">5105</data>
   <data key="startoffset">151177</data>
  </edge>
  <node id="N1649"/>
  <edge source="N1648" target="N1649">
   <data key="sourcecode">__cil_tmp145 = (u16 *)__cil_tmp144;</data>
   <data key="startline">5106</data>
   <data key="startoffset">151187</data>
  </edge>
  <node id="N1650"/>
  <edge source="N1649" target="N1650">
   <data key="sourcecode">__cil_tmp146 = (void *)__cil_tmp145;</data>
   <data key="startline">5107</data>
   <data key="startoffset">151229</data>
  </edge>
  <node id="N1651"/>
  <edge source="N1650" target="N1651">
   <data key="sourcecode">tmp___12 = ioread16(__cil_tmp146);</data>
   <data key="startline">5108</data>
   <data key="startoffset">151272</data>
  </edge>
  <node id="N1652"/>
  <edge source="N1651" target="N1652">
   <data key="sourcecode">__cil_tmp147 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5109</data>
   <data key="startoffset">151313</data>
  </edge>
  <node id="N1653"/>
  <edge source="N1652" target="N1653">
   <data key="sourcecode">__cil_tmp148 = __cil_tmp147 + 12;</data>
   <data key="startline">5110</data>
   <data key="startoffset">151360</data>
  </edge>
  <node id="N1654"/>
  <edge source="N1653" target="N1654">
   <data key="sourcecode">__cil_tmp149 = (u16 *)__cil_tmp148;</data>
   <data key="startline">5111</data>
   <data key="startoffset">151400</data>
  </edge>
  <node id="N1655"/>
  <edge source="N1654" target="N1655">
   <data key="sourcecode">__cil_tmp150 = (void *)__cil_tmp149;</data>
   <data key="startline">5112</data>
   <data key="startoffset">151442</data>
  </edge>
  <node id="N1656"/>
  <edge source="N1655" target="N1656">
   <data key="sourcecode">tmp___13 = ioread16(__cil_tmp150);</data>
   <data key="startline">5113</data>
   <data key="startoffset">151485</data>
  </edge>
  <node id="N1657"/>
  <edge source="N1656" target="N1657">
   <data key="sourcecode">__cil_tmp151 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5114</data>
   <data key="startoffset">151526</data>
  </edge>
  <node id="N1658"/>
  <edge source="N1657" target="N1658">
   <data key="sourcecode">__cil_tmp152 = __cil_tmp151 + 8;</data>
   <data key="startline">5115</data>
   <data key="startoffset">151573</data>
  </edge>
  <node id="N1659"/>
  <edge source="N1658" target="N1659">
   <data key="sourcecode">__cil_tmp153 = (u32 *)__cil_tmp152;</data>
   <data key="startline">5116</data>
   <data key="startoffset">151612</data>
  </edge>
  <node id="N1660"/>
  <edge source="N1659" target="N1660">
   <data key="sourcecode">__cil_tmp154 = (void *)__cil_tmp153;</data>
   <data key="startline">5117</data>
   <data key="startoffset">151654</data>
  </edge>
  <node id="N1661"/>
  <edge source="N1660" target="N1661">
   <data key="sourcecode">tmp___14 = ioread32(__cil_tmp154);</data>
   <data key="startline">5118</data>
   <data key="startoffset">151708</data>
  </edge>
  <node id="N1662"/>
  <edge source="N1661" target="N1662">
   <data key="sourcecode">__cil_tmp155 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5119</data>
   <data key="startoffset">151738</data>
  </edge>
  <node id="N1663"/>
  <edge source="N1662" target="N1663">
   <data key="sourcecode">__cil_tmp156 = __cil_tmp155 + 7;</data>
   <data key="startline">5120</data>
   <data key="startoffset">151785</data>
  </edge>
  <node id="N1664"/>
  <edge source="N1663" target="N1664">
   <data key="sourcecode">__cil_tmp157 = (u8 *)__cil_tmp156;</data>
   <data key="startline">5121</data>
   <data key="startoffset">151824</data>
  </edge>
  <node id="N1665"/>
  <edge source="N1664" target="N1665">
   <data key="sourcecode">__cil_tmp158 = (void *)__cil_tmp157;</data>
   <data key="startline">5122</data>
   <data key="startoffset">151865</data>
  </edge>
  <node id="N1666"/>
  <edge source="N1665" target="N1666">
   <data key="sourcecode">tmp___15 = ioread8(__cil_tmp158);</data>
   <data key="startline">5123</data>
   <data key="startoffset">151919</data>
  </edge>
  <node id="N1667"/>
  <edge source="N1666" target="N1667">
   <data key="sourcecode">__cil_tmp159 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5124</data>
   <data key="startoffset">151948</data>
  </edge>
  <node id="N1668"/>
  <edge source="N1667" target="N1668">
   <data key="sourcecode">__cil_tmp160 = __cil_tmp159 + 6;</data>
   <data key="startline">5125</data>
   <data key="startoffset">152025</data>
  </edge>
  <node id="N1669"/>
  <edge source="N1668" target="N1669">
   <data key="sourcecode">__cil_tmp161 = (u8 *)__cil_tmp160;</data>
   <data key="startline">5126</data>
   <data key="startoffset">152034</data>
  </edge>
  <node id="N1670"/>
  <edge source="N1669" target="N1670">
   <data key="sourcecode">__cil_tmp162 = (void *)__cil_tmp161;</data>
   <data key="startline">5127</data>
   <data key="startoffset">152090</data>
  </edge>
  <node id="N1671"/>
  <edge source="N1670" target="N1671">
   <data key="sourcecode">tmp___16 = ioread8(__cil_tmp162);</data>
   <data key="startline">5128</data>
   <data key="startoffset">152118</data>
  </edge>
  <node id="N1672"/>
  <edge source="N1671" target="N1672">
   <data key="sourcecode">__cil_tmp163 = (unsigned long )pcch_hdr;</data>
   <data key="startline">5129</data>
   <data key="startoffset">152158</data>
  </edge>
  <node id="N1673"/>
  <edge source="N1672" target="N1673">
   <data key="sourcecode">__cil_tmp164 = __cil_tmp163 + 4;</data>
   <data key="startline">5130</data>
   <data key="startoffset">152235</data>
  </edge>
  <node id="N1674"/>
  <edge source="N1673" target="N1674">
   <data key="sourcecode">__cil_tmp165 = (u16 *)__cil_tmp164;</data>
   <data key="startline">5131</data>
   <data key="startoffset">152244</data>
  </edge>
  <node id="N1675"/>
  <edge source="N1674" target="N1675">
   <data key="sourcecode">__cil_tmp166 = (void *)__cil_tmp165;</data>
   <data key="startline">5132</data>
   <data key="startoffset">152301</data>
  </edge>
  <node id="N1676"/>
  <edge source="N1675" target="N1676">
   <data key="sourcecode">tmp___17 = ioread16(__cil_tmp166);</data>
   <data key="startline">5133</data>
   <data key="startoffset">152349</data>
  </edge>
  <node id="N1677"/>
  <edge source="N1676" target="N1677">
   <data key="sourcecode">__cil_tmp167 = (u32 *)pcch_hdr;</data>
   <data key="startline">5134</data>
   <data key="startoffset">152370</data>
  </edge>
  <node id="N1678"/>
  <edge source="N1677" target="N1678">
   <data key="sourcecode">__cil_tmp168 = (void *)__cil_tmp167;</data>
   <data key="startline">5135</data>
   <data key="startoffset">152408</data>
  </edge>
  <node id="N1679"/>
  <edge source="N1678" target="N1679">
   <data key="sourcecode">tmp___18 = ioread32(__cil_tmp168);</data>
   <data key="startline">5136</data>
   <data key="startoffset">152462</data>
  </edge>
  <node id="N1680"/>
  <edge source="N1679" target="N1680">
   <data key="sourcecode">__cil_tmp169 = (unsigned long )mem_resource;</data>
   <data key="startline">5137</data>
   <data key="startoffset">152492</data>
  </edge>
  <node id="N1681"/>
  <edge source="N1680" target="N1681">
   <data key="sourcecode">__cil_tmp170 = __cil_tmp169 + 14;</data>
   <data key="startline">5138</data>
   <data key="startoffset">152573</data>
  </edge>
  <node id="N1682"/>
  <edge source="N1681" target="N1682">
   <data key="sourcecode">__cil_tmp171 = *((u64 *)__cil_tmp170);</data>
   <data key="startline">5139</data>
   <data key="startoffset">152583</data>
  </edge>
  <edge source="N1682" target="N1683">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___11, "probe: PCCH header is at physical address: 0x%llx, signature: 0x%x, length: %d bytes, major: %d, minor: %d, supported features: 0x%x, command field: 0x%x, status field: 0x%x, nominal latency: %d us\n",
                         __cil_tmp171, tmp___18, tmp___17, tmp___16, tmp___15, tmp___14,
                         tmp___13, tmp___12, tmp___11);</data>
   <data key="startline">5142</data>
   <data key="startoffset">152993</data>
  </edge>
  <node id="N1622"/>
  <edge source="N1620" target="N1622">
   <data key="sourcecode">[(tmp___10 == 0) == 0]</data>
   <data key="startline">5073</data>
   <data key="startoffset">150257</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1624"/>
  <edge source="N1620" target="N1624">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[!((tmp___10 == 0) == 0)]</data>
   <data key="startline">5073</data>
   <data key="startoffset">150257</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1632"/>
  <edge source="N1624" target="N1632">
   <data key="sourcecode">__cil_tmp133 = &amp; descriptor___11;</data>
   <data key="startline">5089</data>
   <data key="startoffset">150586</data>
  </edge>
  <node id="N1633"/>
  <edge source="N1632" target="N1633">
   <data key="sourcecode">__cil_tmp134 = __cil_tmp133-&gt;flags;</data>
   <data key="startline">5090</data>
   <data key="startoffset">150624</data>
  </edge>
  <node id="N1634"/>
  <edge source="N1633" target="N1634">
   <data key="sourcecode">__cil_tmp135 = __cil_tmp134 &amp; 1U;</data>
   <data key="startline">5091</data>
   <data key="startoffset">150679</data>
  </edge>
  <node id="N1635"/>
  <edge source="N1634" target="N1635">
   <data key="sourcecode">__cil_tmp136 = ! __cil_tmp135;</data>
   <data key="startline">5092</data>
   <data key="startoffset">150687</data>
  </edge>
  <node id="N1636"/>
  <edge source="N1635" target="N1636">
   <data key="sourcecode">__cil_tmp137 = ! __cil_tmp136;</data>
   <data key="startline">5093</data>
   <data key="startoffset">150722</data>
  </edge>
  <node id="N1637"/>
  <edge source="N1636" target="N1637">
   <data key="sourcecode">__cil_tmp138 = (long )__cil_tmp137;</data>
   <data key="startline">5094</data>
   <data key="startoffset">150757</data>
  </edge>
  <edge source="N1637" target="N2284">
   <data key="sourcecode">tmp___19 = ldv__builtin_expect(__cil_tmp138, 0L);</data>
   <data key="startline">5095</data>
   <data key="startoffset">150797</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <edge source="N1622" target="N1624">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___10, "probe: PCCH header (virtual) addr: 0x%p\n",
                         pcch_hdr);</data>
   <data key="startline">5075</data>
   <data key="startoffset">150304</data>
  </edge>
  <node id="N1602"/>
  <edge source="N1600" target="N1602">
   <data key="sourcecode">[(tmp___9 == 0) == 0]</data>
   <data key="startline">5044</data>
   <data key="startoffset">149584</data>
   <data key="control">condition-true</data>
  </edge>
  <edge source="N1600" target="N1870">
   <data key="sourcecode">[!((tmp___9 == 0) == 0)]</data>
   <data key="startline">5044</data>
   <data key="startoffset">149584</data>
   <data key="control">condition-false</data>
  </edge>
  <edge source="N1602" target="N1870">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___9, "probe: could not map shared mem region\n");</data>
   <data key="startline">5046</data>
   <data key="startoffset">149613</data>
  </edge>
  <node id="N1528"/>
  <edge source="N1526" target="N1528">
   <data key="sourcecode">[(tmp___8 == 0) == 0]</data>
   <data key="startline">4959</data>
   <data key="startoffset">146444</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1563"/>
  <edge source="N1526" target="N1563">
   <data key="sourcecode">[!((tmp___8 == 0) == 0)]</data>
   <data key="startline">4959</data>
   <data key="startoffset">146444</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1567"/>
  <edge source="N1563" target="N1567">
   <data key="sourcecode">__cil_tmp107 = (unsigned long )mem_resource;</data>
   <data key="startline">5006</data>
   <data key="startoffset">148429</data>
  </edge>
  <node id="N1568"/>
  <edge source="N1567" target="N1568">
   <data key="sourcecode">__cil_tmp108 = __cil_tmp107 + 3;</data>
   <data key="startline">5007</data>
   <data key="startoffset">148506</data>
  </edge>
  <node id="N1569"/>
  <edge source="N1568" target="N1569">
   <data key="sourcecode">__cil_tmp109 = *((u8 *)__cil_tmp108);</data>
   <data key="startline">5008</data>
   <data key="startoffset">148511</data>
  </edge>
  <node id="N1570"/>
  <edge source="N1569" target="N1570">
   <data key="sourcecode">__cil_tmp110 = (int )__cil_tmp109;</data>
   <data key="startline">5009</data>
   <data key="startoffset">148572</data>
  </edge>
  <node id="N1572"/>
  <edge source="N1570" target="N1572">
   <data key="sourcecode">[__cil_tmp110 != 0]</data>
   <data key="startline">5010</data>
   <data key="startoffset">148608</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1573"/>
  <edge source="N1570" target="N1573">
   <data key="sourcecode">[!(__cil_tmp110 != 0)]</data>
   <data key="startline">5010</data>
   <data key="startoffset">148608</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1576"/>
  <edge source="N1573" target="N1576">
   <data key="sourcecode">__cil_tmp111 = (unsigned long )mem_resource;</data>
   <data key="startline">5018</data>
   <data key="startoffset">148673</data>
  </edge>
  <node id="N1577"/>
  <edge source="N1576" target="N1577">
   <data key="sourcecode">__cil_tmp112 = __cil_tmp111 + 14;</data>
   <data key="startline">5019</data>
   <data key="startoffset">148720</data>
  </edge>
  <node id="N1578"/>
  <edge source="N1577" target="N1578">
   <data key="sourcecode">__cil_tmp113 = *((u64 *)__cil_tmp112);</data>
   <data key="startline">5020</data>
   <data key="startoffset">148756</data>
  </edge>
  <node id="N1579"/>
  <edge source="N1578" target="N1579">
   <data key="sourcecode">__cil_tmp114 = (unsigned long )mem_resource;</data>
   <data key="startline">5021</data>
   <data key="startoffset">148797</data>
  </edge>
  <node id="N1580"/>
  <edge source="N1579" target="N1580">
   <data key="sourcecode">__cil_tmp115 = __cil_tmp114 + 38;</data>
   <data key="startline">5022</data>
   <data key="startoffset">148844</data>
  </edge>
  <node id="N1581"/>
  <edge source="N1580" target="N1581">
   <data key="sourcecode">__cil_tmp116 = *((u64 *)__cil_tmp115);</data>
   <data key="startline">5023</data>
   <data key="startoffset">148880</data>
  </edge>
  <node id="N1582"/>
  <edge source="N1581" target="N1582">
   <data key="sourcecode">__cil_tmp117 = (unsigned long )__cil_tmp116;</data>
   <data key="startline">5024</data>
   <data key="startoffset">148921</data>
  </edge>
  <node id="N1583"/>
  <edge source="N1582" target="N1583">
   <data key="sourcecode">pcch_virt_addr = ioremap_nocache(__cil_tmp113, __cil_tmp117);</data>
   <data key="startline">5025</data>
   <data key="startoffset">148968</data>
  </edge>
  <node id="N1584"/>
  <edge source="N1583" target="N1584">
   <data key="sourcecode">__cil_tmp118 = (void *)0;</data>
   <data key="startline">5028</data>
   <data key="startoffset">149040</data>
  </edge>
  <node id="N1585"/>
  <edge source="N1584" target="N1585">
   <data key="sourcecode">__cil_tmp119 = (unsigned long )__cil_tmp118;</data>
   <data key="startline">5029</data>
   <data key="startoffset">149068</data>
  </edge>
  <node id="N1586"/>
  <edge source="N1585" target="N1586">
   <data key="sourcecode">__cil_tmp120 = (unsigned long )pcch_virt_addr;</data>
   <data key="startline">5030</data>
   <data key="startoffset">149130</data>
  </edge>
  <node id="N1588"/>
  <edge source="N1586" target="N1588">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[__cil_tmp120 == __cil_tmp119]</data>
   <data key="startline">5031</data>
   <data key="startoffset">149168</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1589"/>
  <edge source="N1586" target="N1589">
   <data key="sourcecode">[!(__cil_tmp120 == __cil_tmp119)]</data>
   <data key="startline">5031</data>
   <data key="startoffset">149168</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1609"/>
  <edge source="N1589" target="N1609">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">pcch_hdr = (struct pcc_header *)pcch_virt_addr;</data>
   <data key="startline">5060</data>
   <data key="startoffset">149849</data>
  </edge>
  <node id="N1614"/>
  <edge source="N1609" target="N1614">
   <data key="sourcecode">__cil_tmp127 = &amp; descriptor___10;</data>
   <data key="startline">5065</data>
   <data key="startoffset">149967</data>
  </edge>
  <node id="N1615"/>
  <edge source="N1614" target="N1615">
   <data key="sourcecode">__cil_tmp128 = __cil_tmp127-&gt;flags;</data>
   <data key="startline">5066</data>
   <data key="startoffset">150020</data>
  </edge>
  <node id="N1616"/>
  <edge source="N1615" target="N1616">
   <data key="sourcecode">__cil_tmp129 = __cil_tmp128 &amp; 1U;</data>
   <data key="startline">5067</data>
   <data key="startoffset">150045</data>
  </edge>
  <node id="N1617"/>
  <edge source="N1616" target="N1617">
   <data key="sourcecode">__cil_tmp130 = ! __cil_tmp129;</data>
   <data key="startline">5068</data>
   <data key="startoffset">150083</data>
  </edge>
  <node id="N1618"/>
  <edge source="N1617" target="N1618">
   <data key="sourcecode">__cil_tmp131 = ! __cil_tmp130;</data>
   <data key="startline">5069</data>
   <data key="startoffset">150118</data>
  </edge>
  <node id="N1619"/>
  <edge source="N1618" target="N1619">
   <data key="sourcecode">__cil_tmp132 = (long )__cil_tmp131;</data>
   <data key="startline">5070</data>
   <data key="startoffset">150153</data>
  </edge>
  <edge source="N1619" target="N2284">
   <data key="sourcecode">tmp___10 = ldv__builtin_expect(__cil_tmp132, 0L);</data>
   <data key="startline">5071</data>
   <data key="startoffset">150193</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <node id="N1594"/>
  <edge source="N1588" target="N1594">
   <data key="sourcecode">__cil_tmp121 = &amp; descriptor___9;</data>
   <data key="startline">5036</data>
   <data key="startoffset">149295</data>
  </edge>
  <node id="N1595"/>
  <edge source="N1594" target="N1595">
   <data key="sourcecode">__cil_tmp122 = __cil_tmp121-&gt;flags;</data>
   <data key="startline">5037</data>
   <data key="startoffset">149334</data>
  </edge>
  <node id="N1596"/>
  <edge source="N1595" target="N1596">
   <data key="sourcecode">__cil_tmp123 = __cil_tmp122 &amp; 1U;</data>
   <data key="startline">5038</data>
   <data key="startoffset">149391</data>
  </edge>
  <node id="N1597"/>
  <edge source="N1596" target="N1597">
   <data key="sourcecode">__cil_tmp124 = ! __cil_tmp123;</data>
   <data key="startline">5039</data>
   <data key="startoffset">149418</data>
  </edge>
  <node id="N1598"/>
  <edge source="N1597" target="N1598">
   <data key="sourcecode">__cil_tmp125 = ! __cil_tmp124;</data>
   <data key="startline">5040</data>
   <data key="startoffset">149455</data>
  </edge>
  <node id="N1599"/>
  <edge source="N1598" target="N1599">
   <data key="sourcecode">__cil_tmp126 = (long )__cil_tmp125;</data>
   <data key="startline">5041</data>
   <data key="startoffset">149497</data>
  </edge>
  <edge source="N1599" target="N2284">
   <data key="sourcecode">tmp___9 = ldv__builtin_expect(__cil_tmp126, 0L);</data>
   <data key="startline">5042</data>
   <data key="startoffset">149547</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <edge source="N1572" target="N1870">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">5011</data>
   <data key="startoffset">148617</data>
  </edge>
  <node id="N1530"/>
  <edge source="N1528" target="N1530">
   <data key="sourcecode">__cil_tmp74 = *((u8 *)mem_resource);</data>
   <data key="startline">4961</data>
   <data key="startoffset">146469</data>
  </edge>
  <node id="N1531"/>
  <edge source="N1530" target="N1531">
   <data key="sourcecode">__cil_tmp75 = (int )__cil_tmp74;</data>
   <data key="startline">4962</data>
   <data key="startoffset">146532</data>
  </edge>
  <node id="N1532"/>
  <edge source="N1531" target="N1532">
   <data key="sourcecode">__cil_tmp76 = (unsigned long )mem_resource;</data>
   <data key="startline">4963</data>
   <data key="startoffset">146551</data>
  </edge>
  <node id="N1533"/>
  <edge source="N1532" target="N1533">
   <data key="sourcecode">__cil_tmp77 = __cil_tmp76 + 1;</data>
   <data key="startline">4964</data>
   <data key="startoffset">146601</data>
  </edge>
  <node id="N1534"/>
  <edge source="N1533" target="N1534">
   <data key="sourcecode">__cil_tmp78 = *((u16 *)__cil_tmp77);</data>
   <data key="startline">4965</data>
   <data key="startoffset">146638</data>
  </edge>
  <node id="N1535"/>
  <edge source="N1534" target="N1535">
   <data key="sourcecode">__cil_tmp79 = (int )__cil_tmp78;</data>
   <data key="startline">4966</data>
   <data key="startoffset">146695</data>
  </edge>
  <node id="N1536"/>
  <edge source="N1535" target="N1536">
   <data key="sourcecode">__cil_tmp80 = (unsigned long )mem_resource;</data>
   <data key="startline">4967</data>
   <data key="startoffset">146720</data>
  </edge>
  <node id="N1537"/>
  <edge source="N1536" target="N1537">
   <data key="sourcecode">__cil_tmp81 = __cil_tmp80 + 3;</data>
   <data key="startline">4968</data>
   <data key="startoffset">146798</data>
  </edge>
  <node id="N1538"/>
  <edge source="N1537" target="N1538">
   <data key="sourcecode">__cil_tmp82 = *((u8 *)__cil_tmp81);</data>
   <data key="startline">4969</data>
   <data key="startoffset">146829</data>
  </edge>
  <node id="N1539"/>
  <edge source="N1538" target="N1539">
   <data key="sourcecode">__cil_tmp83 = (int )__cil_tmp82;</data>
   <data key="startline">4970</data>
   <data key="startoffset">146849</data>
  </edge>
  <node id="N1540"/>
  <edge source="N1539" target="N1540">
   <data key="sourcecode">__cil_tmp84 = (unsigned long )mem_resource;</data>
   <data key="startline">4971</data>
   <data key="startoffset">146902</data>
  </edge>
  <node id="N1541"/>
  <edge source="N1540" target="N1541">
   <data key="sourcecode">__cil_tmp85 = __cil_tmp84 + 4;</data>
   <data key="startline">4972</data>
   <data key="startoffset">146938</data>
  </edge>
  <node id="N1542"/>
  <edge source="N1541" target="N1542">
   <data key="sourcecode">__cil_tmp86 = *((u8 *)__cil_tmp85);</data>
   <data key="startline">4973</data>
   <data key="startoffset">146975</data>
  </edge>
  <node id="N1543"/>
  <edge source="N1542" target="N1543">
   <data key="sourcecode">__cil_tmp87 = (int )__cil_tmp86;</data>
   <data key="startline">4974</data>
   <data key="startoffset">147031</data>
  </edge>
  <node id="N1544"/>
  <edge source="N1543" target="N1544">
   <data key="sourcecode">__cil_tmp88 = (unsigned long )mem_resource;</data>
   <data key="startline">4975</data>
   <data key="startoffset">147056</data>
  </edge>
  <node id="N1545"/>
  <edge source="N1544" target="N1545">
   <data key="sourcecode">__cil_tmp89 = __cil_tmp88 + 5;</data>
   <data key="startline">4976</data>
   <data key="startoffset">147134</data>
  </edge>
  <node id="N1546"/>
  <edge source="N1545" target="N1546">
   <data key="sourcecode">__cil_tmp90 = *((u8 *)__cil_tmp89);</data>
   <data key="startline">4977</data>
   <data key="startoffset">147165</data>
  </edge>
  <node id="N1547"/>
  <edge source="N1546" target="N1547">
   <data key="sourcecode">__cil_tmp91 = (int )__cil_tmp90;</data>
   <data key="startline">4978</data>
   <data key="startoffset">147185</data>
  </edge>
  <node id="N1548"/>
  <edge source="N1547" target="N1548">
   <data key="sourcecode">__cil_tmp92 = (unsigned long )mem_resource;</data>
   <data key="startline">4979</data>
   <data key="startoffset">147238</data>
  </edge>
  <node id="N1549"/>
  <edge source="N1548" target="N1549">
   <data key="sourcecode">__cil_tmp93 = __cil_tmp92 + 6;</data>
   <data key="startline">4980</data>
   <data key="startoffset">147274</data>
  </edge>
  <node id="N1550"/>
  <edge source="N1549" target="N1550">
   <data key="sourcecode">__cil_tmp94 = *((u64 *)__cil_tmp93);</data>
   <data key="startline">4981</data>
   <data key="startoffset">147311</data>
  </edge>
  <node id="N1551"/>
  <edge source="N1550" target="N1551">
   <data key="sourcecode">__cil_tmp95 = (unsigned long )mem_resource;</data>
   <data key="startline">4982</data>
   <data key="startoffset">147354</data>
  </edge>
  <node id="N1552"/>
  <edge source="N1551" target="N1552">
   <data key="sourcecode">__cil_tmp96 = __cil_tmp95 + 14;</data>
   <data key="startline">4983</data>
   <data key="startoffset">147432</data>
  </edge>
  <node id="N1553"/>
  <edge source="N1552" target="N1553">
   <data key="sourcecode">__cil_tmp97 = *((u64 *)__cil_tmp96);</data>
   <data key="startline">4984</data>
   <data key="startoffset">147442</data>
  </edge>
  <node id="N1554"/>
  <edge source="N1553" target="N1554">
   <data key="sourcecode">__cil_tmp98 = (unsigned long )mem_resource;</data>
   <data key="startline">4985</data>
   <data key="startoffset">147499</data>
  </edge>
  <node id="N1555"/>
  <edge source="N1554" target="N1555">
   <data key="sourcecode">__cil_tmp99 = __cil_tmp98 + 22;</data>
   <data key="startline">4986</data>
   <data key="startoffset">147535</data>
  </edge>
  <node id="N1556"/>
  <edge source="N1555" target="N1556">
   <data key="sourcecode">__cil_tmp100 = *((u64 *)__cil_tmp99);</data>
   <data key="startline">4987</data>
   <data key="startoffset">147573</data>
  </edge>
  <node id="N1557"/>
  <edge source="N1556" target="N1557">
   <data key="sourcecode">__cil_tmp101 = (unsigned long )mem_resource;</data>
   <data key="startline">4988</data>
   <data key="startoffset">147617</data>
  </edge>
  <node id="N1558"/>
  <edge source="N1557" target="N1558">
   <data key="sourcecode">__cil_tmp102 = __cil_tmp101 + 30;</data>
   <data key="startline">4989</data>
   <data key="startoffset">147698</data>
  </edge>
  <node id="N1559"/>
  <edge source="N1558" target="N1559">
   <data key="sourcecode">__cil_tmp103 = *((u64 *)__cil_tmp102);</data>
   <data key="startline">4990</data>
   <data key="startoffset">147723</data>
  </edge>
  <node id="N1560"/>
  <edge source="N1559" target="N1560">
   <data key="sourcecode">__cil_tmp104 = (unsigned long )mem_resource;</data>
   <data key="startline">4991</data>
   <data key="startoffset">147753</data>
  </edge>
  <node id="N1561"/>
  <edge source="N1560" target="N1561">
   <data key="sourcecode">__cil_tmp105 = __cil_tmp104 + 38;</data>
   <data key="startline">4992</data>
   <data key="startoffset">147804</data>
  </edge>
  <node id="N1562"/>
  <edge source="N1561" target="N1562">
   <data key="sourcecode">__cil_tmp106 = *((u64 *)__cil_tmp105);</data>
   <data key="startline">4993</data>
   <data key="startoffset">147868</data>
  </edge>
  <edge source="N1562" target="N1563">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___8, "probe: mem_resource descriptor: 0x%x, length: %d, space_id: %d, resource_usage: %d, type_specific: %d, granularity: 0x%llx, minimum: 0x%llx, maximum: 0x%llx, translation_offset: 0x%llx, address_length: 0x%llx\n",
                         __cil_tmp75, __cil_tmp79, __cil_tmp83, __cil_tmp87, __cil_tmp91,
                         __cil_tmp94, __cil_tmp97, __cil_tmp100, __cil_tmp103, __cil_tmp106);</data>
   <data key="startline">4994</data>
   <data key="startoffset">147908</data>
  </edge>
  <node id="N1474"/>
  <edge source="N1472" target="N1474">
   <data key="sourcecode">[(tmp___7 == 0) == 0]</data>
   <data key="startline">4885</data>
   <data key="startoffset">144704</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1476"/>
  <edge source="N1472" target="N1476">
   <data key="sourcecode">[!((tmp___7 == 0) == 0)]</data>
   <data key="startline">4885</data>
   <data key="startoffset">144704</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1480"/>
  <edge source="N1476" target="N1480">
   <data key="sourcecode">ret = 0;</data>
   <data key="startline">4899</data>
   <data key="startoffset">144962</data>
  </edge>
  <node id="N1481"/>
  <edge source="N1480" target="N1481">
   <data key="sourcecode">__cil_tmp51 = &amp; handle;</data>
   <data key="startline">4904</data>
   <data key="startoffset">144993</data>
  </edge>
  <node id="N1482"/>
  <edge source="N1481" target="N1482">
   <data key="sourcecode">__cil_tmp52 = *__cil_tmp51;</data>
   <data key="startline">4905</data>
   <data key="startoffset">145033</data>
  </edge>
  <node id="N1483"/>
  <edge source="N1482" target="N1483">
   <data key="sourcecode">__cil_tmp53 = (acpi_string )"PCCH";</data>
   <data key="startline">4906</data>
   <data key="startoffset">145049</data>
  </edge>
  <node id="N1484"/>
  <edge source="N1483" target="N1484">
   <data key="sourcecode">__cil_tmp54 = (void *)0;</data>
   <data key="startline">4907</data>
   <data key="startoffset">145087</data>
  </edge>
  <node id="N1485"/>
  <edge source="N1484" target="N1485">
   <data key="sourcecode">__cil_tmp55 = (struct acpi_object_list *)__cil_tmp54;</data>
   <data key="startline">4908</data>
   <data key="startoffset">145114</data>
  </edge>
  <node id="N1486"/>
  <edge source="N1485" target="N1486">
   <data key="sourcecode">status = acpi_evaluate_object(__cil_tmp52, __cil_tmp53, __cil_tmp55, &amp; output);</data>
   <data key="startline">4909</data>
   <data key="startoffset">145170</data>
  </edge>
  <node id="N1488"/>
  <edge source="N1486" target="N1488">
   <data key="sourcecode">[(status == 0) == 0]</data>
   <data key="startline">4911</data>
   <data key="startoffset">145260</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1489"/>
  <edge source="N1486" target="N1489">
   <data key="sourcecode">[!((status == 0) == 0)]</data>
   <data key="startline">4911</data>
   <data key="startoffset">145260</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1491"/>
  <edge source="N1489" target="N1491">
   <data key="sourcecode">__cil_tmp56 = (unsigned long )(&amp; output) + 8;</data>
   <data key="startline">4916</data>
   <data key="startoffset">145339</data>
  </edge>
  <node id="N1492"/>
  <edge source="N1491" target="N1492">
   <data key="sourcecode">__cil_tmp57 = *((void **)__cil_tmp56);</data>
   <data key="startline">4917</data>
   <data key="startoffset">145379</data>
  </edge>
  <node id="N1493"/>
  <edge source="N1492" target="N1493">
   <data key="sourcecode">out_obj = (union acpi_object *)__cil_tmp57;</data>
   <data key="startline">4918</data>
   <data key="startoffset">145395</data>
  </edge>
  <node id="N1494"/>
  <edge source="N1493" target="N1494">
   <data key="sourcecode">__cil_tmp58 = *((acpi_object_type *)out_obj);</data>
   <data key="startline">4920</data>
   <data key="startoffset">145459</data>
  </edge>
  <node id="N1496"/>
  <edge source="N1494" target="N1496">
   <data key="sourcecode">[__cil_tmp58 != 4U]</data>
   <data key="startline">4921</data>
   <data key="startoffset">145497</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1497"/>
  <edge source="N1494" target="N1497">
   <data key="sourcecode">[!(__cil_tmp58 != 4U)]</data>
   <data key="startline">4921</data>
   <data key="startoffset">145497</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1500"/>
  <edge source="N1497" target="N1500">
   <data key="sourcecode">__cil_tmp59 = 0 + 8;</data>
   <data key="startline">4928</data>
   <data key="startoffset">145574</data>
  </edge>
  <node id="N1501"/>
  <edge source="N1500" target="N1501">
   <data key="sourcecode">__cil_tmp60 = (unsigned long )out_obj;</data>
   <data key="startline">4929</data>
   <data key="startoffset">145597</data>
  </edge>
  <node id="N1502"/>
  <edge source="N1501" target="N1502">
   <data key="sourcecode">__cil_tmp61 = __cil_tmp60 + __cil_tmp59;</data>
   <data key="startline">4930</data>
   <data key="startoffset">145638</data>
  </edge>
  <node id="N1503"/>
  <edge source="N1502" target="N1503">
   <data key="sourcecode">__cil_tmp62 = *((union acpi_object **)__cil_tmp61);</data>
   <data key="startline">4931</data>
   <data key="startoffset">145681</data>
  </edge>
  <node id="N1504"/>
  <edge source="N1503" target="N1504">
   <data key="sourcecode">member = __cil_tmp62 + 0;</data>
   <data key="startline">4932</data>
   <data key="startoffset">145735</data>
  </edge>
  <node id="N1505"/>
  <edge source="N1504" target="N1505">
   <data key="sourcecode">__cil_tmp63 = *((acpi_object_type *)member);</data>
   <data key="startline">4934</data>
   <data key="startoffset">145767</data>
  </edge>
  <node id="N1507"/>
  <edge source="N1505" target="N1507">
   <data key="sourcecode">[__cil_tmp63 != 3U]</data>
   <data key="startline">4935</data>
   <data key="startoffset">145818</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1508"/>
  <edge source="N1505" target="N1508">
   <data key="sourcecode">[!(__cil_tmp63 != 3U)]</data>
   <data key="startline">4935</data>
   <data key="startoffset">145818</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1511"/>
  <edge source="N1508" target="N1511">
   <data key="sourcecode">__cil_tmp64 = 0 + 8;</data>
   <data key="startline">4942</data>
   <data key="startoffset">145895</data>
  </edge>
  <node id="N1512"/>
  <edge source="N1511" target="N1512">
   <data key="sourcecode">__cil_tmp65 = (unsigned long )member;</data>
   <data key="startline">4943</data>
   <data key="startoffset">145918</data>
  </edge>
  <node id="N1513"/>
  <edge source="N1512" target="N1513">
   <data key="sourcecode">__cil_tmp66 = __cil_tmp65 + __cil_tmp64;</data>
   <data key="startline">4944</data>
   <data key="startoffset">145986</data>
  </edge>
  <node id="N1514"/>
  <edge source="N1513" target="N1514">
   <data key="sourcecode">__cil_tmp67 = *((u8 **)__cil_tmp66);</data>
   <data key="startline">4945</data>
   <data key="startoffset">146001</data>
  </edge>
  <node id="N1515"/>
  <edge source="N1514" target="N1515">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">mem_resource = (struct pcc_memory_resource *)__cil_tmp67;</data>
   <data key="startline">4946</data>
   <data key="startoffset">146085</data>
  </edge>
  <node id="N1520"/>
  <edge source="N1515" target="N1520">
   <data key="sourcecode">__cil_tmp68 = &amp; descriptor___8;</data>
   <data key="startline">4951</data>
   <data key="startoffset">146168</data>
  </edge>
  <node id="N1521"/>
  <edge source="N1520" target="N1521">
   <data key="sourcecode">__cil_tmp69 = __cil_tmp68-&gt;flags;</data>
   <data key="startline">4952</data>
   <data key="startoffset">146204</data>
  </edge>
  <node id="N1522"/>
  <edge source="N1521" target="N1522">
   <data key="sourcecode">__cil_tmp70 = __cil_tmp69 &amp; 1U;</data>
   <data key="startline">4953</data>
   <data key="startoffset">146256</data>
  </edge>
  <node id="N1523"/>
  <edge source="N1522" target="N1523">
   <data key="sourcecode">__cil_tmp71 = ! __cil_tmp70;</data>
   <data key="startline">4954</data>
   <data key="startoffset">146278</data>
  </edge>
  <node id="N1524"/>
  <edge source="N1523" target="N1524">
   <data key="sourcecode">__cil_tmp72 = ! __cil_tmp71;</data>
   <data key="startline">4955</data>
   <data key="startoffset">146311</data>
  </edge>
  <node id="N1525"/>
  <edge source="N1524" target="N1525">
   <data key="sourcecode">__cil_tmp73 = (long )__cil_tmp72;</data>
   <data key="startline">4956</data>
   <data key="startoffset">146365</data>
  </edge>
  <edge source="N1525" target="N2284">
   <data key="sourcecode">tmp___8 = ldv__builtin_expect(__cil_tmp73, 0L);</data>
   <data key="startline">4957</data>
   <data key="startoffset">146392</data>
   <data key="enterFunction">ldv__builtin_expect</data>
  </edge>
  <edge source="N1507" target="N1870">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">4936</data>
   <data key="startoffset">145843</data>
  </edge>
  <edge source="N1496" target="N1870">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">4922</data>
   <data key="startoffset">145522</data>
  </edge>
  <edge source="N1488" target="N1152">
   <data key="sourcecode">return (-19);</data>
   <data key="startline">4912</data>
   <data key="startoffset">145274</data>
   <data key="returnFrom">pcc_cpufreq_probe</data>
  </edge>
  <edge source="N1474" target="N1476">
   <data key="sourcecode">__dynamic_pr_debug(&amp; descriptor___7, "probe: _OSC evaluation did not succeed\n");</data>
   <data key="startline">4887</data>
   <data key="startoffset">144756</data>
  </edge>
  <node id="N175"/>
  <edge source="N173" target="N175">
   <data key="sourcecode">__cil_tmp1 = (void volatile   *)pcch_virt_addr;</data>
   <data key="startline">3371</data>
   <data key="startoffset">95938</data>
  </edge>
  <edge source="N175" target="N176">
   <data key="sourcecode">iounmap(__cil_tmp1);</data>
   <data key="startline">3372</data>
   <data key="startoffset">95990</data>
  </edge>
  <node id="N2137"/>
  <edge source="N2134" target="N2137">
   <data key="sourcecode">tmp___7 = __VERIFIER_nondet_int();</data>
   <data key="startline">5770</data>
   <data key="startoffset">174762</data>
  </edge>
  <node id="N2139"/>
  <edge source="N2137" target="N2139">
   <data key="sourcecode">[tmp___7 == 0]</data>
   <data key="startline">5772</data>
   <data key="startoffset">174801</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2140"/>
  <edge source="N2137" target="N2140">
   <data key="sourcecode">[!(tmp___7 == 0)]</data>
   <data key="startline">5772</data>
   <data key="startoffset">174801</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2143"/>
  <edge source="N2140" target="N2143">
   <data key="sourcecode">[tmp___7 == 1]</data>
   <data key="startline">5775</data>
   <data key="startoffset">174855</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2144"/>
  <edge source="N2140" target="N2144">
   <data key="sourcecode">[!(tmp___7 == 1)]</data>
   <data key="startline">5775</data>
   <data key="startoffset">174855</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2147"/>
  <edge source="N2144" target="N2147">
   <data key="sourcecode">[tmp___7 == 2]</data>
   <data key="startline">5778</data>
   <data key="startoffset">174909</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2148"/>
  <edge source="N2144" target="N2148">
   <data key="sourcecode">[!(tmp___7 == 2)]</data>
   <data key="startline">5778</data>
   <data key="startoffset">174909</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2151"/>
  <edge source="N2148" target="N2151">
   <data key="sourcecode">[tmp___7 == 3]</data>
   <data key="startline">5781</data>
   <data key="startoffset">174974</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N2152"/>
  <edge source="N2148" target="N2152">
   <data key="sourcecode">[!(tmp___7 == 3)]</data>
   <data key="startline">5781</data>
   <data key="startoffset">174974</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2155"/>
  <edge source="N2152" target="N2155">
   <data key="sourcecode">[tmp___7 == 4]</data>
   <data key="startline">5784</data>
   <data key="startoffset">175028</data>
   <data key="control">condition-true</data>
  </edge>
  <edge source="N2152" target="N2180">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">[!(tmp___7 == 4)]</data>
   <data key="startline">5784</data>
   <data key="startoffset">175028</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N2054"/>
  <edge source="N2155" target="N2054">
   <data key="sourcecode">pcc_cpufreq_cpu_exit(var_group1);</data>
   <data key="startline">5812</data>
   <data key="startoffset">175711</data>
   <data key="enterFunction">pcc_cpufreq_cpu_exit</data>
  </edge>
  <node id="N2053"/>
  <edge source="N2054" target="N2053">
   <data key="sourcecode">return (0);</data>
   <data key="startline">5598</data>
   <data key="startoffset">167441</data>
   <data key="returnFrom">pcc_cpufreq_cpu_exit</data>
  </edge>
  <edge source="N2053" target="N2180">
   <data key="enterLoopHead">true</data>
   <data key="startline">5812</data>
   <data key="startoffset">175711</data>
  </edge>
  <node id="N1878"/>
  <edge source="N2151" target="N1878">
   <data key="sourcecode">pcc_cpufreq_cpu_init(var_group1);</data>
   <data key="startline">5807</data>
   <data key="startoffset">175589</data>
   <data key="enterFunction">pcc_cpufreq_cpu_init</data>
  </edge>
  <node id="N1880"/>
  <edge source="N1878" target="N1880">
   <data key="sourcecode">unsigned int cpu ;</data>
   <data key="startline">5392</data>
   <data key="startoffset">161965</data>
  </edge>
  <node id="N1881"/>
  <edge source="N1880" target="N1881">
   <data key="sourcecode">unsigned int result ;</data>
   <data key="startline">5393</data>
   <data key="startoffset">161986</data>
  </edge>
  <node id="N1882"/>
  <edge source="N1881" target="N1882">
   <data key="sourcecode">int tmp___7 ;</data>
   <data key="startline">5394</data>
   <data key="startoffset">162010</data>
  </edge>
  <node id="N1883"/>
  <edge source="N1882" target="N1883">
   <data key="sourcecode">long tmp___8 ;</data>
   <data key="startline">5395</data>
   <data key="startoffset">162026</data>
  </edge>
  <node id="N1884"/>
  <edge source="N1883" target="N1884">
   <data key="sourcecode">unsigned int tmp___9 ;</data>
   <data key="startline">5396</data>
   <data key="startoffset">162043</data>
  </edge>
  <node id="N1885"/>
  <edge source="N1884" target="N1885">
   <data key="sourcecode">unsigned int tmp___10 ;</data>
   <data key="startline">5397</data>
   <data key="startoffset">162068</data>
  </edge>
  <node id="N1886"/>
  <edge source="N1885" target="N1886">
   <data key="sourcecode">unsigned int tmp___11 ;</data>
   <data key="startline">5398</data>
   <data key="startoffset">162094</data>
  </edge>
  <node id="N1887"/>
  <edge source="N1886" target="N1887">
   <data key="sourcecode">unsigned int tmp___12 ;</data>
   <data key="startline">5399</data>
   <data key="startoffset">162120</data>
  </edge>
  <node id="N1888"/>
  <edge source="N1887" target="N1888">
   <data key="sourcecode">long tmp___13 ;</data>
   <data key="startline">5400</data>
   <data key="startoffset">162146</data>
  </edge>
  <node id="N1889"/>
  <edge source="N1888" target="N1889">
   <data key="sourcecode">long tmp___14 ;</data>
   <data key="startline">5401</data>
   <data key="startoffset">162164</data>
  </edge>
  <node id="N1890"/>
  <edge source="N1889" target="N1890">
   <data key="sourcecode">unsigned long __cil_tmp12 ;</data>
   <data key="startline">5402</data>
   <data key="startoffset">162182</data>
  </edge>
  <node id="N1891"/>
  <edge source="N1890" target="N1891">
   <data key="sourcecode">unsigned long __cil_tmp13 ;</data>
   <data key="startline">5403</data>
   <data key="startoffset">162212</data>
  </edge>
  <node id="N1892"/>
  <edge source="N1891" target="N1892">
   <data key="sourcecode">int __cil_tmp14 ;</data>
   <data key="startline">5404</data>
   <data key="startoffset">162242</data>
  </edge>
  <node id="N1893"/>
  <edge source="N1892" target="N1893">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp15 ;</data>
   <data key="startline">5405</data>
   <data key="startoffset">162262</data>
  </edge>
  <node id="N1894"/>
  <edge source="N1893" target="N1894">
   <data key="sourcecode">unsigned int __cil_tmp16 ;</data>
   <data key="startline">5406</data>
   <data key="startoffset">162327</data>
  </edge>
  <node id="N1895"/>
  <edge source="N1894" target="N1895">
   <data key="sourcecode">unsigned int __cil_tmp17 ;</data>
   <data key="startline">5407</data>
   <data key="startoffset">162356</data>
  </edge>
  <node id="N1896"/>
  <edge source="N1895" target="N1896">
   <data key="sourcecode">int __cil_tmp18 ;</data>
   <data key="startline">5408</data>
   <data key="startoffset">162385</data>
  </edge>
  <node id="N1897"/>
  <edge source="N1896" target="N1897">
   <data key="sourcecode">int __cil_tmp19 ;</data>
   <data key="startline">5409</data>
   <data key="startoffset">162405</data>
  </edge>
  <node id="N1898"/>
  <edge source="N1897" target="N1898">
   <data key="sourcecode">long __cil_tmp20 ;</data>
   <data key="startline">5410</data>
   <data key="startoffset">162425</data>
  </edge>
  <node id="N1899"/>
  <edge source="N1898" target="N1899">
   <data key="sourcecode">unsigned long __cil_tmp21 ;</data>
   <data key="startline">5411</data>
   <data key="startoffset">162446</data>
  </edge>
  <node id="N1900"/>
  <edge source="N1899" target="N1900">
   <data key="sourcecode">unsigned long __cil_tmp22 ;</data>
   <data key="startline">5412</data>
   <data key="startoffset">162476</data>
  </edge>
  <node id="N1901"/>
  <edge source="N1900" target="N1901">
   <data key="sourcecode">u32 *__cil_tmp23 ;</data>
   <data key="startline">5413</data>
   <data key="startoffset">162506</data>
  </edge>
  <node id="N1902"/>
  <edge source="N1901" target="N1902">
   <data key="sourcecode">void *__cil_tmp24 ;</data>
   <data key="startline">5414</data>
   <data key="startoffset">162527</data>
  </edge>
  <node id="N1903"/>
  <edge source="N1902" target="N1903">
   <data key="sourcecode">unsigned long __cil_tmp25 ;</data>
   <data key="startline">5415</data>
   <data key="startoffset">162549</data>
  </edge>
  <node id="N1904"/>
  <edge source="N1903" target="N1904">
   <data key="sourcecode">unsigned long __cil_tmp26 ;</data>
   <data key="startline">5416</data>
   <data key="startoffset">162579</data>
  </edge>
  <node id="N1905"/>
  <edge source="N1904" target="N1905">
   <data key="sourcecode">unsigned long __cil_tmp27 ;</data>
   <data key="startline">5417</data>
   <data key="startoffset">162609</data>
  </edge>
  <node id="N1906"/>
  <edge source="N1905" target="N1906">
   <data key="sourcecode">unsigned long __cil_tmp28 ;</data>
   <data key="startline">5418</data>
   <data key="startoffset">162639</data>
  </edge>
  <node id="N1907"/>
  <edge source="N1906" target="N1907">
   <data key="sourcecode">unsigned long __cil_tmp29 ;</data>
   <data key="startline">5419</data>
   <data key="startoffset">162669</data>
  </edge>
  <node id="N1908"/>
  <edge source="N1907" target="N1908">
   <data key="sourcecode">unsigned long __cil_tmp30 ;</data>
   <data key="startline">5420</data>
   <data key="startoffset">162699</data>
  </edge>
  <node id="N1909"/>
  <edge source="N1908" target="N1909">
   <data key="sourcecode">u32 *__cil_tmp31 ;</data>
   <data key="startline">5421</data>
   <data key="startoffset">162729</data>
  </edge>
  <node id="N1910"/>
  <edge source="N1909" target="N1910">
   <data key="sourcecode">void *__cil_tmp32 ;</data>
   <data key="startline">5422</data>
   <data key="startoffset">162750</data>
  </edge>
  <node id="N1911"/>
  <edge source="N1910" target="N1911">
   <data key="sourcecode">unsigned long __cil_tmp33 ;</data>
   <data key="startline">5423</data>
   <data key="startoffset">162772</data>
  </edge>
  <node id="N1912"/>
  <edge source="N1911" target="N1912">
   <data key="sourcecode">unsigned long __cil_tmp34 ;</data>
   <data key="startline">5424</data>
   <data key="startoffset">162802</data>
  </edge>
  <node id="N1913"/>
  <edge source="N1912" target="N1913">
   <data key="sourcecode">unsigned long __cil_tmp35 ;</data>
   <data key="startline">5425</data>
   <data key="startoffset">162832</data>
  </edge>
  <node id="N1914"/>
  <edge source="N1913" target="N1914">
   <data key="sourcecode">unsigned long __cil_tmp36 ;</data>
   <data key="startline">5426</data>
   <data key="startoffset">162862</data>
  </edge>
  <node id="N1915"/>
  <edge source="N1914" target="N1915">
   <data key="sourcecode">unsigned long __cil_tmp37 ;</data>
   <data key="startline">5427</data>
   <data key="startoffset">162892</data>
  </edge>
  <node id="N1916"/>
  <edge source="N1915" target="N1916">
   <data key="sourcecode">unsigned long __cil_tmp38 ;</data>
   <data key="startline">5428</data>
   <data key="startoffset">162922</data>
  </edge>
  <node id="N1917"/>
  <edge source="N1916" target="N1917">
   <data key="sourcecode">unsigned long __cil_tmp39 ;</data>
   <data key="startline">5429</data>
   <data key="startoffset">162952</data>
  </edge>
  <node id="N1918"/>
  <edge source="N1917" target="N1918">
   <data key="sourcecode">unsigned long __cil_tmp40 ;</data>
   <data key="startline">5430</data>
   <data key="startoffset">162982</data>
  </edge>
  <node id="N1919"/>
  <edge source="N1918" target="N1919">
   <data key="sourcecode">unsigned long __cil_tmp41 ;</data>
   <data key="startline">5431</data>
   <data key="startoffset">163012</data>
  </edge>
  <node id="N1920"/>
  <edge source="N1919" target="N1920">
   <data key="sourcecode">unsigned int __cil_tmp42 ;</data>
   <data key="startline">5432</data>
   <data key="startoffset">163042</data>
  </edge>
  <node id="N1921"/>
  <edge source="N1920" target="N1921">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp43 ;</data>
   <data key="startline">5433</data>
   <data key="startoffset">163071</data>
  </edge>
  <node id="N1922"/>
  <edge source="N1921" target="N1922">
   <data key="sourcecode">unsigned int __cil_tmp44 ;</data>
   <data key="startline">5434</data>
   <data key="startoffset">163136</data>
  </edge>
  <node id="N1923"/>
  <edge source="N1922" target="N1923">
   <data key="sourcecode">unsigned int __cil_tmp45 ;</data>
   <data key="startline">5435</data>
   <data key="startoffset">163165</data>
  </edge>
  <node id="N1924"/>
  <edge source="N1923" target="N1924">
   <data key="sourcecode">int __cil_tmp46 ;</data>
   <data key="startline">5436</data>
   <data key="startoffset">163194</data>
  </edge>
  <node id="N1925"/>
  <edge source="N1924" target="N1925">
   <data key="sourcecode">int __cil_tmp47 ;</data>
   <data key="startline">5437</data>
   <data key="startoffset">163214</data>
  </edge>
  <node id="N1926"/>
  <edge source="N1925" target="N1926">
   <data key="sourcecode">long __cil_tmp48 ;</data>
   <data key="startline">5438</data>
   <data key="startoffset">163234</data>
  </edge>
  <node id="N1927"/>
  <edge source="N1926" target="N1927">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp49 ;</data>
   <data key="startline">5439</data>
   <data key="startoffset">163255</data>
  </edge>
  <node id="N1928"/>
  <edge source="N1927" target="N1928">
   <data key="sourcecode">unsigned int __cil_tmp50 ;</data>
   <data key="startline">5440</data>
   <data key="startoffset">163320</data>
  </edge>
  <node id="N1929"/>
  <edge source="N1928" target="N1929">
   <data key="sourcecode">unsigned int __cil_tmp51 ;</data>
   <data key="startline">5441</data>
   <data key="startoffset">163349</data>
  </edge>
  <node id="N1930"/>
  <edge source="N1929" target="N1930">
   <data key="sourcecode">int __cil_tmp52 ;</data>
   <data key="startline">5442</data>
   <data key="startoffset">163378</data>
  </edge>
  <node id="N1931"/>
  <edge source="N1930" target="N1931">
   <data key="sourcecode">int __cil_tmp53 ;</data>
   <data key="startline">5443</data>
   <data key="startoffset">163398</data>
  </edge>
  <node id="N1932"/>
  <edge source="N1931" target="N1932">
   <data key="sourcecode">long __cil_tmp54 ;</data>
   <data key="startline">5444</data>
   <data key="startoffset">163418</data>
  </edge>
  <node id="N1933"/>
  <edge source="N1932" target="N1933">
   <data key="sourcecode">unsigned long __cil_tmp55 ;</data>
   <data key="startline">5445</data>
   <data key="startoffset">163439</data>
  </edge>
  <node id="N1934"/>
  <edge source="N1933" target="N1934">
   <data key="sourcecode">unsigned long __cil_tmp56 ;</data>
   <data key="startline">5446</data>
   <data key="startoffset">163469</data>
  </edge>
  <node id="N1935"/>
  <edge source="N1934" target="N1935">
   <data key="sourcecode">unsigned int __cil_tmp57 ;</data>
   <data key="startline">5447</data>
   <data key="startoffset">163499</data>
  </edge>
  <node id="N1936"/>
  <edge source="N1935" target="N1936">
   <data key="sourcecode">unsigned long __cil_tmp58 ;</data>
   <data key="startline">5448</data>
   <data key="startoffset">163528</data>
  </edge>
  <node id="N1937"/>
  <edge source="N1936" target="N1937">
   <data key="sourcecode">unsigned long __cil_tmp59 ;</data>
   <data key="startline">5449</data>
   <data key="startoffset">163558</data>
  </edge>
  <node id="N1938"/>
  <edge source="N1937" target="N1938">
   <data key="sourcecode">unsigned int __cil_tmp60 ;</data>
   <data key="startline">5450</data>
   <data key="startoffset">163588</data>
  </edge>
  <node id="N1939"/>
  <edge source="N1938" target="N1939">
   <data key="sourcecode">__cil_tmp12 = (unsigned long )policy;</data>
   <data key="startline">5453</data>
   <data key="startoffset">163636</data>
  </edge>
  <node id="N1940"/>
  <edge source="N1939" target="N1940">
   <data key="sourcecode">__cil_tmp13 = __cil_tmp12 + 20;</data>
   <data key="startline">5454</data>
   <data key="startoffset">163662</data>
  </edge>
  <node id="N1941"/>
  <edge source="N1940" target="N1941">
   <data key="sourcecode">cpu = *((unsigned int *)__cil_tmp13);</data>
   <data key="startline">5455</data>
   <data key="startoffset">163702</data>
  </edge>
  <node id="N1942"/>
  <edge source="N1941" target="N1942">
   <data key="sourcecode">result = 0U;</data>
   <data key="startline">5456</data>
   <data key="startoffset">163745</data>
  </edge>
  <node id="N1944"/>
  <edge source="N1942" target="N1944">
   <data key="sourcecode">[pcch_virt_addr == 0]</data>
   <data key="startline">5457</data>
   <data key="startoffset">163757</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N1945"/>
  <edge source="N1942" target="N1945">
   <data key="sourcecode">[!(pcch_virt_addr == 0)]</data>
   <data key="startline">5457</data>
   <data key="startoffset">163757</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N1948"/>
  <edge source="N1945" target="N1948">
   <data key="sourcecode">__cil_tmp14 = (int )cpu;</data>
   <data key="startline">5464</data>
   <data key="startoffset">163857</data>
  </edge>
  <node id="N647"/>
  <edge source="N1948" target="N647">
   <data key="sourcecode">tmp___7 = pcc_get_offset(__cil_tmp14);</data>
   <data key="startline">5465</data>
   <data key="startoffset">163864</data>
   <data key="enterFunction">pcc_get_offset</data>
  </edge>
  <node id="N649"/>
  <edge source="N647" target="N649">
   <data key="sourcecode">acpi_status status ;</data>
   <data key="startline">3958</data>
   <data key="startoffset">115052</data>
  </edge>
  <node id="N650"/>
  <edge source="N649" target="N650">
   <data key="sourcecode">struct acpi_buffer buffer ;</data>
   <data key="startline">3959</data>
   <data key="startoffset">115075</data>
  </edge>
  <node id="N651"/>
  <edge source="N650" target="N651">
   <data key="sourcecode">union acpi_object *pccp ;</data>
   <data key="startline">3960</data>
   <data key="startoffset">115105</data>
  </edge>
  <node id="N652"/>
  <edge source="N651" target="N652">
   <data key="sourcecode">union acpi_object *offset ;</data>
   <data key="startline">3961</data>
   <data key="startoffset">115133</data>
  </edge>
  <node id="N653"/>
  <edge source="N652" target="N653">
   <data key="sourcecode">struct pcc_cpu *pcc_cpu_data ;</data>
   <data key="startline">3962</data>
   <data key="startoffset">115163</data>
  </edge>
  <node id="N654"/>
  <edge source="N653" target="N654">
   <data key="sourcecode">struct acpi_processor *pr ;</data>
   <data key="startline">3963</data>
   <data key="startoffset">115196</data>
  </edge>
  <node id="N655"/>
  <edge source="N654" target="N655">
   <data key="sourcecode">int ret ;</data>
   <data key="startline">3964</data>
   <data key="startoffset">115226</data>
  </edge>
  <node id="N656"/>
  <edge source="N655" target="N656">
   <data key="sourcecode">void const   *__vpp_verify ;</data>
   <data key="startline">3965</data>
   <data key="startoffset">115238</data>
  </edge>
  <node id="N657"/>
  <edge source="N656" target="N657">
   <data key="sourcecode">unsigned long __ptr ;</data>
   <data key="startline">3966</data>
   <data key="startoffset">115269</data>
  </edge>
  <node id="N658"/>
  <edge source="N657" target="N658">
   <data key="sourcecode">void const   *__vpp_verify___0 ;</data>
   <data key="startline">3967</data>
   <data key="startoffset">115293</data>
  </edge>
  <node id="N659"/>
  <edge source="N658" target="N659">
   <data key="sourcecode">unsigned long __ptr___0 ;</data>
   <data key="startline">3968</data>
   <data key="startoffset">115328</data>
  </edge>
  <node id="N660"/>
  <edge source="N659" target="N660">
   <data key="sourcecode">long tmp___7 ;</data>
   <data key="startline">3969</data>
   <data key="startoffset">115356</data>
  </edge>
  <node id="N661"/>
  <edge source="N660" target="N661">
   <data key="sourcecode">struct acpi_buffer *__cil_tmp14 ;</data>
   <data key="startline">3970</data>
   <data key="startoffset">115373</data>
  </edge>
  <node id="N662"/>
  <edge source="N661" target="N662">
   <data key="sourcecode">unsigned long __cil_tmp15 ;</data>
   <data key="startline">3971</data>
   <data key="startoffset">115409</data>
  </edge>
  <node id="N663"/>
  <edge source="N662" target="N663">
   <data key="sourcecode">void *__cil_tmp16 ;</data>
   <data key="startline">3972</data>
   <data key="startoffset">115439</data>
  </edge>
  <node id="N664"/>
  <edge source="N663" target="N664">
   <data key="sourcecode">struct acpi_processor **__cil_tmp17 ;</data>
   <data key="startline">3973</data>
   <data key="startoffset">115461</data>
  </edge>
  <node id="N665"/>
  <edge source="N664" target="N665">
   <data key="sourcecode">unsigned long __cil_tmp18 ;</data>
   <data key="startline">3974</data>
   <data key="startoffset">115501</data>
  </edge>
  <node id="N666"/>
  <edge source="N665" target="N666">
   <data key="sourcecode">unsigned long __cil_tmp19 ;</data>
   <data key="startline">3975</data>
   <data key="startoffset">115531</data>
  </edge>
  <node id="N667"/>
  <edge source="N666" target="N667">
   <data key="sourcecode">unsigned long __cil_tmp20 ;</data>
   <data key="startline">3976</data>
   <data key="startoffset">115561</data>
  </edge>
  <node id="N668"/>
  <edge source="N667" target="N668">
   <data key="sourcecode">unsigned long __cil_tmp21 ;</data>
   <data key="startline">3977</data>
   <data key="startoffset">115591</data>
  </edge>
  <node id="N669"/>
  <edge source="N668" target="N669">
   <data key="sourcecode">struct acpi_processor **__cil_tmp22 ;</data>
   <data key="startline">3978</data>
   <data key="startoffset">115621</data>
  </edge>
  <node id="N670"/>
  <edge source="N669" target="N670">
   <data key="sourcecode">void *__cil_tmp23 ;</data>
   <data key="startline">3979</data>
   <data key="startoffset">115661</data>
  </edge>
  <node id="N671"/>
  <edge source="N670" target="N671">
   <data key="sourcecode">struct pcc_cpu *__cil_tmp24 ;</data>
   <data key="startline">3980</data>
   <data key="startoffset">115683</data>
  </edge>
  <node id="N672"/>
  <edge source="N671" target="N672">
   <data key="sourcecode">unsigned long __cil_tmp25 ;</data>
   <data key="startline">3981</data>
   <data key="startoffset">115715</data>
  </edge>
  <node id="N673"/>
  <edge source="N672" target="N673">
   <data key="sourcecode">unsigned long __cil_tmp26 ;</data>
   <data key="startline">3982</data>
   <data key="startoffset">115745</data>
  </edge>
  <node id="N674"/>
  <edge source="N673" target="N674">
   <data key="sourcecode">unsigned long __cil_tmp27 ;</data>
   <data key="startline">3983</data>
   <data key="startoffset">115775</data>
  </edge>
  <node id="N675"/>
  <edge source="N674" target="N675">
   <data key="sourcecode">unsigned long __cil_tmp28 ;</data>
   <data key="startline">3984</data>
   <data key="startoffset">115805</data>
  </edge>
  <node id="N676"/>
  <edge source="N675" target="N676">
   <data key="sourcecode">acpi_handle __cil_tmp29 ;</data>
   <data key="startline">3985</data>
   <data key="startoffset">115835</data>
  </edge>
  <node id="N677"/>
  <edge source="N676" target="N677">
   <data key="sourcecode">acpi_string __cil_tmp30 ;</data>
   <data key="startline">3986</data>
   <data key="startoffset">115863</data>
  </edge>
  <node id="N678"/>
  <edge source="N677" target="N678">
   <data key="sourcecode">void *__cil_tmp31 ;</data>
   <data key="startline">3987</data>
   <data key="startoffset">115891</data>
  </edge>
  <node id="N679"/>
  <edge source="N678" target="N679">
   <data key="sourcecode">struct acpi_object_list *__cil_tmp32 ;</data>
   <data key="startline">3988</data>
   <data key="startoffset">115913</data>
  </edge>
  <node id="N680"/>
  <edge source="N679" target="N680">
   <data key="sourcecode">unsigned long __cil_tmp33 ;</data>
   <data key="startline">3989</data>
   <data key="startoffset">115954</data>
  </edge>
  <node id="N681"/>
  <edge source="N680" target="N681">
   <data key="sourcecode">void *__cil_tmp34 ;</data>
   <data key="startline">3990</data>
   <data key="startoffset">115984</data>
  </edge>
  <node id="N682"/>
  <edge source="N681" target="N682">
   <data key="sourcecode">acpi_object_type __cil_tmp35 ;</data>
   <data key="startline">3991</data>
   <data key="startoffset">116006</data>
  </edge>
  <node id="N683"/>
  <edge source="N682" target="N683">
   <data key="sourcecode">unsigned long __cil_tmp36 ;</data>
   <data key="startline">3992</data>
   <data key="startoffset">116039</data>
  </edge>
  <node id="N684"/>
  <edge source="N683" target="N684">
   <data key="sourcecode">unsigned long __cil_tmp37 ;</data>
   <data key="startline">3993</data>
   <data key="startoffset">116069</data>
  </edge>
  <node id="N685"/>
  <edge source="N684" target="N685">
   <data key="sourcecode">unsigned long __cil_tmp38 ;</data>
   <data key="startline">3994</data>
   <data key="startoffset">116099</data>
  </edge>
  <node id="N686"/>
  <edge source="N685" target="N686">
   <data key="sourcecode">union acpi_object *__cil_tmp39 ;</data>
   <data key="startline">3995</data>
   <data key="startoffset">116129</data>
  </edge>
  <node id="N687"/>
  <edge source="N686" target="N687">
   <data key="sourcecode">acpi_object_type __cil_tmp40 ;</data>
   <data key="startline">3996</data>
   <data key="startoffset">116164</data>
  </edge>
  <node id="N688"/>
  <edge source="N687" target="N688">
   <data key="sourcecode">unsigned long __cil_tmp41 ;</data>
   <data key="startline">3997</data>
   <data key="startoffset">116197</data>
  </edge>
  <node id="N689"/>
  <edge source="N688" target="N689">
   <data key="sourcecode">unsigned long __cil_tmp42 ;</data>
   <data key="startline">3998</data>
   <data key="startoffset">116227</data>
  </edge>
  <node id="N690"/>
  <edge source="N689" target="N690">
   <data key="sourcecode">unsigned long __cil_tmp43 ;</data>
   <data key="startline">3999</data>
   <data key="startoffset">116257</data>
  </edge>
  <node id="N691"/>
  <edge source="N690" target="N691">
   <data key="sourcecode">u64 __cil_tmp44 ;</data>
   <data key="startline">4000</data>
   <data key="startoffset">116287</data>
  </edge>
  <node id="N692"/>
  <edge source="N691" target="N692">
   <data key="sourcecode">unsigned long __cil_tmp45 ;</data>
   <data key="startline">4001</data>
   <data key="startoffset">116307</data>
  </edge>
  <node id="N693"/>
  <edge source="N692" target="N693">
   <data key="sourcecode">unsigned long __cil_tmp46 ;</data>
   <data key="startline">4002</data>
   <data key="startoffset">116337</data>
  </edge>
  <node id="N694"/>
  <edge source="N693" target="N694">
   <data key="sourcecode">unsigned long __cil_tmp47 ;</data>
   <data key="startline">4003</data>
   <data key="startoffset">116367</data>
  </edge>
  <node id="N695"/>
  <edge source="N694" target="N695">
   <data key="sourcecode">union acpi_object *__cil_tmp48 ;</data>
   <data key="startline">4004</data>
   <data key="startoffset">116397</data>
  </edge>
  <node id="N696"/>
  <edge source="N695" target="N696">
   <data key="sourcecode">acpi_object_type __cil_tmp49 ;</data>
   <data key="startline">4005</data>
   <data key="startoffset">116432</data>
  </edge>
  <node id="N697"/>
  <edge source="N696" target="N697">
   <data key="sourcecode">unsigned long __cil_tmp50 ;</data>
   <data key="startline">4006</data>
   <data key="startoffset">116465</data>
  </edge>
  <node id="N698"/>
  <edge source="N697" target="N698">
   <data key="sourcecode">unsigned long __cil_tmp51 ;</data>
   <data key="startline">4007</data>
   <data key="startoffset">116495</data>
  </edge>
  <node id="N699"/>
  <edge source="N698" target="N699">
   <data key="sourcecode">unsigned long __cil_tmp52 ;</data>
   <data key="startline">4008</data>
   <data key="startoffset">116525</data>
  </edge>
  <node id="N700"/>
  <edge source="N699" target="N700">
   <data key="sourcecode">unsigned long __cil_tmp53 ;</data>
   <data key="startline">4009</data>
   <data key="startoffset">116555</data>
  </edge>
  <node id="N701"/>
  <edge source="N700" target="N701">
   <data key="sourcecode">unsigned long __cil_tmp54 ;</data>
   <data key="startline">4010</data>
   <data key="startoffset">116585</data>
  </edge>
  <node id="N702"/>
  <edge source="N701" target="N702">
   <data key="sourcecode">u64 __cil_tmp55 ;</data>
   <data key="startline">4011</data>
   <data key="startoffset">116615</data>
  </edge>
  <node id="N703"/>
  <edge source="N702" target="N703">
   <data key="sourcecode">u32 __cil_tmp56 ;</data>
   <data key="startline">4012</data>
   <data key="startoffset">116635</data>
  </edge>
  <node id="N704"/>
  <edge source="N703" target="N704">
   <data key="sourcecode">void *__cil_tmp57 ;</data>
   <data key="startline">4013</data>
   <data key="startoffset">116655</data>
  </edge>
  <node id="N705"/>
  <edge source="N704" target="N705">
   <data key="sourcecode">void volatile   *__cil_tmp58 ;</data>
   <data key="startline">4014</data>
   <data key="startoffset">116677</data>
  </edge>
  <node id="N706"/>
  <edge source="N705" target="N706">
   <data key="sourcecode">size_t __cil_tmp59 ;</data>
   <data key="startline">4015</data>
   <data key="startoffset">116710</data>
  </edge>
  <node id="N707"/>
  <edge source="N706" target="N707">
   <data key="sourcecode">unsigned long __cil_tmp60 ;</data>
   <data key="startline">4016</data>
   <data key="startoffset">116733</data>
  </edge>
  <node id="N708"/>
  <edge source="N707" target="N708">
   <data key="sourcecode">unsigned long __cil_tmp61 ;</data>
   <data key="startline">4017</data>
   <data key="startoffset">116763</data>
  </edge>
  <node id="N709"/>
  <edge source="N708" target="N709">
   <data key="sourcecode">u32 __cil_tmp62 ;</data>
   <data key="startline">4018</data>
   <data key="startoffset">116793</data>
  </edge>
  <node id="N710"/>
  <edge source="N709" target="N710">
   <data key="sourcecode">void *__cil_tmp63 ;</data>
   <data key="startline">4019</data>
   <data key="startoffset">116813</data>
  </edge>
  <node id="N711"/>
  <edge source="N710" target="N711">
   <data key="sourcecode">void volatile   *__cil_tmp64 ;</data>
   <data key="startline">4020</data>
   <data key="startoffset">116835</data>
  </edge>
  <node id="N712"/>
  <edge source="N711" target="N712">
   <data key="sourcecode">size_t __cil_tmp65 ;</data>
   <data key="startline">4021</data>
   <data key="startoffset">116868</data>
  </edge>
  <node id="N713"/>
  <edge source="N712" target="N713">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp66 ;</data>
   <data key="startline">4022</data>
   <data key="startoffset">116891</data>
  </edge>
  <node id="N714"/>
  <edge source="N713" target="N714">
   <data key="sourcecode">unsigned int __cil_tmp67 ;</data>
   <data key="startline">4023</data>
   <data key="startoffset">116956</data>
  </edge>
  <node id="N715"/>
  <edge source="N714" target="N715">
   <data key="sourcecode">unsigned int __cil_tmp68 ;</data>
   <data key="startline">4024</data>
   <data key="startoffset">116985</data>
  </edge>
  <node id="N716"/>
  <edge source="N715" target="N716">
   <data key="sourcecode">int __cil_tmp69 ;</data>
   <data key="startline">4025</data>
   <data key="startoffset">117014</data>
  </edge>
  <node id="N717"/>
  <edge source="N716" target="N717">
   <data key="sourcecode">int __cil_tmp70 ;</data>
   <data key="startline">4026</data>
   <data key="startoffset">117034</data>
  </edge>
  <node id="N718"/>
  <edge source="N717" target="N718">
   <data key="sourcecode">long __cil_tmp71 ;</data>
   <data key="startline">4027</data>
   <data key="startoffset">117054</data>
  </edge>
  <node id="N719"/>
  <edge source="N718" target="N719">
   <data key="sourcecode">u32 __cil_tmp72 ;</data>
   <data key="startline">4028</data>
   <data key="startoffset">117075</data>
  </edge>
  <node id="N720"/>
  <edge source="N719" target="N720">
   <data key="sourcecode">unsigned long __cil_tmp73 ;</data>
   <data key="startline">4029</data>
   <data key="startoffset">117095</data>
  </edge>
  <node id="N721"/>
  <edge source="N720" target="N721">
   <data key="sourcecode">unsigned long __cil_tmp74 ;</data>
   <data key="startline">4030</data>
   <data key="startoffset">117125</data>
  </edge>
  <node id="N722"/>
  <edge source="N721" target="N722">
   <data key="sourcecode">u32 __cil_tmp75 ;</data>
   <data key="startline">4031</data>
   <data key="startoffset">117155</data>
  </edge>
  <node id="N723"/>
  <edge source="N722" target="N723">
   <data key="sourcecode">unsigned long __cil_tmp76 ;</data>
   <data key="startline">4032</data>
   <data key="startoffset">117175</data>
  </edge>
  <node id="N724"/>
  <edge source="N723" target="N724">
   <data key="sourcecode">void *__cil_tmp77 ;</data>
   <data key="startline">4033</data>
   <data key="startoffset">117205</data>
  </edge>
  <node id="N725"/>
  <edge source="N724" target="N725">
   <data key="sourcecode">void const   *__cil_tmp78 ;</data>
   <data key="startline">4034</data>
   <data key="startoffset">117227</data>
  </edge>
  <node id="N726"/>
  <edge source="N725" target="N726">
   <data key="sourcecode">__cil_tmp14 = &amp; buffer;</data>
   <data key="startline">4037</data>
   <data key="startoffset">117262</data>
  </edge>
  <node id="N727"/>
  <edge source="N726" target="N727">
   <data key="sourcecode">*((acpi_size *)__cil_tmp14) = (acpi_size )-1;</data>
   <data key="startline">4038</data>
   <data key="startoffset">117288</data>
  </edge>
  <node id="N728"/>
  <edge source="N727" target="N728">
   <data key="sourcecode">__cil_tmp15 = (unsigned long )(&amp; buffer) + 8;</data>
   <data key="startline">4039</data>
   <data key="startoffset">117367</data>
  </edge>
  <node id="N729"/>
  <edge source="N728" target="N729">
   <data key="sourcecode">*((void **)__cil_tmp15) = (void *)0;</data>
   <data key="startline">4040</data>
   <data key="startoffset">117384</data>
  </edge>
  <node id="N730"/>
  <edge source="N729" target="N730">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">ret = 0;</data>
   <data key="startline">4041</data>
   <data key="startoffset">117423</data>
  </edge>
  <node id="N735"/>
  <edge source="N730" target="N735">
   <data key="sourcecode">__cil_tmp16 = (void *)0;</data>
   <data key="startline">4045</data>
   <data key="startoffset">117492</data>
  </edge>
  <node id="N736"/>
  <edge source="N735" target="N736">
   <data key="sourcecode">__cil_tmp17 = (struct acpi_processor **)__cil_tmp16;</data>
   <data key="startline">4046</data>
   <data key="startoffset">117535</data>
  </edge>
  <node id="N737"/>
  <edge source="N736" target="N737">
   <data key="sourcecode">__vpp_verify = (void const   *)__cil_tmp17;</data>
   <data key="startline">4047</data>
   <data key="startoffset">117578</data>
  </edge>
  <node id="N742"/>
  <edge source="N737" target="N742">
   <data key="sourcecode">__cil_tmp18 = cpu * 8UL;</data>
   <data key="startline">4053</data>
   <data key="startoffset">117752</data>
  </edge>
  <node id="N743"/>
  <edge source="N742" target="N743">
   <data key="sourcecode">__cil_tmp19 = (unsigned long )(__per_cpu_offset) + __cil_tmp18;</data>
   <data key="startline">4054</data>
   <data key="startoffset">117765</data>
  </edge>
  <node id="N744"/>
  <edge source="N743" target="N744">
   <data key="sourcecode">__cil_tmp20 = *((unsigned long *)__cil_tmp19);</data>
   <data key="startline">4055</data>
   <data key="startoffset">117864</data>
  </edge>
  <node id="N745"/>
  <edge source="N744" target="N745">
   <data key="sourcecode">__cil_tmp21 = __ptr + __cil_tmp20;</data>
   <data key="startline">4056</data>
   <data key="startoffset">117894</data>
  </edge>
  <node id="N746"/>
  <edge source="N745" target="N746">
   <data key="sourcecode">__cil_tmp22 = (struct acpi_processor **)__cil_tmp21;</data>
   <data key="startline">4057</data>
   <data key="startoffset">117917</data>
  </edge>
  <node id="N747"/>
  <edge source="N746" target="N747">
   <data key="enterLoopHead">true</data>
   <data key="sourcecode">pr = *__cil_tmp22;</data>
   <data key="startline">4058</data>
   <data key="startoffset">117972</data>
  </edge>
  <node id="N752"/>
  <edge source="N747" target="N752">
   <data key="sourcecode">__cil_tmp23 = (void *)0;</data>
   <data key="startline">4062</data>
   <data key="startoffset">118055</data>
  </edge>
  <node id="N753"/>
  <edge source="N752" target="N753">
   <data key="sourcecode">__cil_tmp24 = (struct pcc_cpu *)__cil_tmp23;</data>
   <data key="startline">4063</data>
   <data key="startoffset">118084</data>
  </edge>
  <node id="N754"/>
  <edge source="N753" target="N754">
   <data key="sourcecode">__vpp_verify___0 = (void const   *)__cil_tmp24;</data>
   <data key="startline">4064</data>
   <data key="startoffset">118133</data>
  </edge>
  <node id="N759"/>
  <edge source="N754" target="N759">
   <data key="sourcecode">__cil_tmp25 = cpu * 8UL;</data>
   <data key="startline">4070</data>
   <data key="startoffset">118329</data>
  </edge>
  <node id="N760"/>
  <edge source="N759" target="N760">
   <data key="sourcecode">__cil_tmp26 = (unsigned long )(__per_cpu_offset) + __cil_tmp25;</data>
   <data key="startline">4071</data>
   <data key="startoffset">118350</data>
  </edge>
  <node id="N761"/>
  <edge source="N760" target="N761">
   <data key="sourcecode">__cil_tmp27 = *((unsigned long *)__cil_tmp26);</data>
   <data key="startline">4072</data>
   <data key="startoffset">118435</data>
  </edge>
  <node id="N762"/>
  <edge source="N761" target="N762">
   <data key="sourcecode">__cil_tmp28 = __ptr___0 + __cil_tmp27;</data>
   <data key="startline">4073</data>
   <data key="startoffset">118477</data>
  </edge>
  <node id="N763"/>
  <edge source="N762" target="N763">
   <data key="sourcecode">pcc_cpu_data = (struct pcc_cpu *)__cil_tmp28;</data>
   <data key="startline">4074</data>
   <data key="startoffset">118507</data>
  </edge>
  <node id="N765"/>
  <edge source="N763" target="N765">
   <data key="sourcecode">[pr == 0]</data>
   <data key="startline">4075</data>
   <data key="startoffset">118546</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N766"/>
  <edge source="N763" target="N766">
   <data key="sourcecode">[!(pr == 0)]</data>
   <data key="startline">4075</data>
   <data key="startoffset">118546</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N768"/>
  <edge source="N766" target="N768">
   <data key="sourcecode">__cil_tmp29 = *((acpi_handle *)pr);</data>
   <data key="startline">4081</data>
   <data key="startoffset">118592</data>
  </edge>
  <node id="N769"/>
  <edge source="N768" target="N769">
   <data key="sourcecode">__cil_tmp30 = (acpi_string )"PCCP";</data>
   <data key="startline">4082</data>
   <data key="startoffset">118630</data>
  </edge>
  <node id="N770"/>
  <edge source="N769" target="N770">
   <data key="sourcecode">__cil_tmp31 = (void *)0;</data>
   <data key="startline">4083</data>
   <data key="startoffset">118668</data>
  </edge>
  <node id="N771"/>
  <edge source="N770" target="N771">
   <data key="sourcecode">__cil_tmp32 = (struct acpi_object_list *)__cil_tmp31;</data>
   <data key="startline">4084</data>
   <data key="startoffset">118695</data>
  </edge>
  <node id="N772"/>
  <edge source="N771" target="N772">
   <data key="sourcecode">status = acpi_evaluate_object(__cil_tmp29, __cil_tmp30, __cil_tmp32, &amp; buffer);</data>
   <data key="startline">4085</data>
   <data key="startoffset">118751</data>
  </edge>
  <node id="N774"/>
  <edge source="N772" target="N774">
   <data key="sourcecode">[(status == 0) == 0]</data>
   <data key="startline">4087</data>
   <data key="startoffset">118841</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N775"/>
  <edge source="N772" target="N775">
   <data key="sourcecode">[!((status == 0) == 0)]</data>
   <data key="startline">4087</data>
   <data key="startoffset">118841</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N777"/>
  <edge source="N775" target="N777">
   <data key="sourcecode">__cil_tmp33 = (unsigned long )(&amp; buffer) + 8;</data>
   <data key="startline">4092</data>
   <data key="startoffset">118887</data>
  </edge>
  <node id="N778"/>
  <edge source="N777" target="N778">
   <data key="sourcecode">__cil_tmp34 = *((void **)__cil_tmp33);</data>
   <data key="startline">4093</data>
   <data key="startoffset">118935</data>
  </edge>
  <node id="N779"/>
  <edge source="N778" target="N779">
   <data key="sourcecode">pccp = (union acpi_object *)__cil_tmp34;</data>
   <data key="startline">4094</data>
   <data key="startoffset">118983</data>
  </edge>
  <node id="N781"/>
  <edge source="N779" target="N781">
   <data key="sourcecode">[pccp == 0]</data>
   <data key="startline">4095</data>
   <data key="startoffset">119025</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N782"/>
  <edge source="N779" target="N782">
   <data key="sourcecode">[!(pccp == 0)]</data>
   <data key="startline">4095</data>
   <data key="startoffset">119025</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N785"/>
  <edge source="N782" target="N785">
   <data key="sourcecode">__cil_tmp35 = *((acpi_object_type *)pccp);</data>
   <data key="startline">4100</data>
   <data key="startoffset">119104</data>
  </edge>
  <node id="N787"/>
  <edge source="N785" target="N787">
   <data key="sourcecode">[__cil_tmp35 != 4U]</data>
   <data key="startline">4101</data>
   <data key="startoffset">119154</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N788"/>
  <edge source="N785" target="N788">
   <data key="sourcecode">[!(__cil_tmp35 != 4U)]</data>
   <data key="startline">4101</data>
   <data key="startoffset">119154</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N791"/>
  <edge source="N788" target="N791">
   <data key="sourcecode">__cil_tmp36 = 0 + 8;</data>
   <data key="startline">4109</data>
   <data key="startoffset">119230</data>
  </edge>
  <node id="N792"/>
  <edge source="N791" target="N792">
   <data key="sourcecode">__cil_tmp37 = (unsigned long )pccp;</data>
   <data key="startline">4110</data>
   <data key="startoffset">119253</data>
  </edge>
  <node id="N793"/>
  <edge source="N792" target="N793">
   <data key="sourcecode">__cil_tmp38 = __cil_tmp37 + __cil_tmp36;</data>
   <data key="startline">4111</data>
   <data key="startoffset">119319</data>
  </edge>
  <node id="N794"/>
  <edge source="N793" target="N794">
   <data key="sourcecode">__cil_tmp39 = *((union acpi_object **)__cil_tmp38);</data>
   <data key="startline">4112</data>
   <data key="startoffset">119334</data>
  </edge>
  <node id="N795"/>
  <edge source="N794" target="N795">
   <data key="sourcecode">offset = __cil_tmp39 + 0;</data>
   <data key="startline">4113</data>
   <data key="startoffset">119397</data>
  </edge>
  <node id="N797"/>
  <edge source="N795" target="N797">
   <data key="sourcecode">[offset == 0]</data>
   <data key="startline">4114</data>
   <data key="startoffset">119422</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N798"/>
  <edge source="N795" target="N798">
   <data key="sourcecode">[!(offset == 0)]</data>
   <data key="startline">4114</data>
   <data key="startoffset">119422</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N801"/>
  <edge source="N798" target="N801">
   <data key="sourcecode">__cil_tmp40 = *((acpi_object_type *)offset);</data>
   <data key="startline">4119</data>
   <data key="startoffset">119523</data>
  </edge>
  <node id="N803"/>
  <edge source="N801" target="N803">
   <data key="sourcecode">[__cil_tmp40 != 1U]</data>
   <data key="startline">4120</data>
   <data key="startoffset">119540</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N804"/>
  <edge source="N801" target="N804">
   <data key="sourcecode">[!(__cil_tmp40 != 1U)]</data>
   <data key="startline">4120</data>
   <data key="startoffset">119540</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N807"/>
  <edge source="N804" target="N807">
   <data key="sourcecode">__cil_tmp41 = 0 + 8;</data>
   <data key="startline">4128</data>
   <data key="startoffset">119631</data>
  </edge>
  <node id="N808"/>
  <edge source="N807" target="N808">
   <data key="sourcecode">__cil_tmp42 = (unsigned long )offset;</data>
   <data key="startline">4129</data>
   <data key="startoffset">119654</data>
  </edge>
  <node id="N809"/>
  <edge source="N808" target="N809">
   <data key="sourcecode">__cil_tmp43 = __cil_tmp42 + __cil_tmp41;</data>
   <data key="startline">4130</data>
   <data key="startoffset">119708</data>
  </edge>
  <node id="N810"/>
  <edge source="N809" target="N810">
   <data key="sourcecode">__cil_tmp44 = *((u64 *)__cil_tmp43);</data>
   <data key="startline">4131</data>
   <data key="startoffset">119760</data>
  </edge>
  <node id="N811"/>
  <edge source="N810" target="N811">
   <data key="sourcecode">*((u32 *)pcc_cpu_data) = (u32 )__cil_tmp44;</data>
   <data key="startline">4132</data>
   <data key="startoffset">119801</data>
  </edge>
  <node id="N812"/>
  <edge source="N811" target="N812">
   <data key="sourcecode">__cil_tmp45 = 0 + 8;</data>
   <data key="startline">4133</data>
   <data key="startoffset">119822</data>
  </edge>
  <node id="N813"/>
  <edge source="N812" target="N813">
   <data key="sourcecode">__cil_tmp46 = (unsigned long )pccp;</data>
   <data key="startline">4134</data>
   <data key="startoffset">119845</data>
  </edge>
  <node id="N814"/>
  <edge source="N813" target="N814">
   <data key="sourcecode">__cil_tmp47 = __cil_tmp46 + __cil_tmp45;</data>
   <data key="startline">4135</data>
   <data key="startoffset">119883</data>
  </edge>
  <node id="N815"/>
  <edge source="N814" target="N815">
   <data key="sourcecode">__cil_tmp48 = *((union acpi_object **)__cil_tmp47);</data>
   <data key="startline">4136</data>
   <data key="startoffset">119926</data>
  </edge>
  <node id="N816"/>
  <edge source="N815" target="N816">
   <data key="sourcecode">offset = __cil_tmp48 + 1;</data>
   <data key="startline">4137</data>
   <data key="startoffset">119989</data>
  </edge>
  <node id="N818"/>
  <edge source="N816" target="N818">
   <data key="sourcecode">[offset == 0]</data>
   <data key="startline">4138</data>
   <data key="startoffset">120014</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N819"/>
  <edge source="N816" target="N819">
   <data key="sourcecode">[!(offset == 0)]</data>
   <data key="startline">4138</data>
   <data key="startoffset">120014</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N822"/>
  <edge source="N819" target="N822">
   <data key="sourcecode">__cil_tmp49 = *((acpi_object_type *)offset);</data>
   <data key="startline">4143</data>
   <data key="startoffset">120079</data>
  </edge>
  <node id="N824"/>
  <edge source="N822" target="N824">
   <data key="sourcecode">[__cil_tmp49 != 1U]</data>
   <data key="startline">4144</data>
   <data key="startoffset">120132</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N825"/>
  <edge source="N822" target="N825">
   <data key="sourcecode">[!(__cil_tmp49 != 1U)]</data>
   <data key="startline">4144</data>
   <data key="startoffset">120132</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N828"/>
  <edge source="N825" target="N828">
   <data key="sourcecode">__cil_tmp50 = (unsigned long )pcc_cpu_data;</data>
   <data key="startline">4153</data>
   <data key="startoffset">120257</data>
  </edge>
  <node id="N829"/>
  <edge source="N828" target="N829">
   <data key="sourcecode">__cil_tmp51 = __cil_tmp50 + 4;</data>
   <data key="startline">4154</data>
   <data key="startoffset">120301</data>
  </edge>
  <node id="N830"/>
  <edge source="N829" target="N830">
   <data key="sourcecode">__cil_tmp52 = 0 + 8;</data>
   <data key="startline">4155</data>
   <data key="startoffset">120320</data>
  </edge>
  <node id="N831"/>
  <edge source="N830" target="N831">
   <data key="sourcecode">__cil_tmp53 = (unsigned long )offset;</data>
   <data key="startline">4156</data>
   <data key="startoffset">120329</data>
  </edge>
  <node id="N832"/>
  <edge source="N831" target="N832">
   <data key="sourcecode">__cil_tmp54 = __cil_tmp53 + __cil_tmp52;</data>
   <data key="startline">4157</data>
   <data key="startoffset">120369</data>
  </edge>
  <node id="N833"/>
  <edge source="N832" target="N833">
   <data key="sourcecode">__cil_tmp55 = *((u64 *)__cil_tmp54);</data>
   <data key="startline">4158</data>
   <data key="startoffset">120412</data>
  </edge>
  <node id="N834"/>
  <edge source="N833" target="N834">
   <data key="sourcecode">*((u32 *)__cil_tmp51) = (u32 )__cil_tmp55;</data>
   <data key="startline">4159</data>
   <data key="startoffset">120453</data>
  </edge>
  <node id="N835"/>
  <edge source="N834" target="N835">
   <data key="sourcecode">__cil_tmp56 = *((u32 *)pcc_cpu_data);</data>
   <data key="startline">4160</data>
   <data key="startoffset">120496</data>
  </edge>
  <node id="N836"/>
  <edge source="N835" target="N836">
   <data key="sourcecode">__cil_tmp57 = pcch_virt_addr + __cil_tmp56;</data>
   <data key="startline">4161</data>
   <data key="startoffset">120567</data>
  </edge>
  <node id="N837"/>
  <edge source="N836" target="N837">
   <data key="sourcecode">__cil_tmp58 = (void volatile   *)__cil_tmp57;</data>
   <data key="startline">4162</data>
   <data key="startoffset">120615</data>
  </edge>
  <node id="N838"/>
  <edge source="N837" target="N838">
   <data key="sourcecode">__cil_tmp59 = (size_t )4;</data>
   <data key="startline">4163</data>
   <data key="startoffset">120630</data>
  </edge>
  <edge source="N838" target="N15">
   <data key="sourcecode">memset_io(__cil_tmp58, (unsigned char)0, __cil_tmp59);</data>
   <data key="startline">4164</data>
   <data key="startoffset">120668</data>
   <data key="enterFunction">memset_io</data>
  </edge>
  <edge source="N824" target="N865">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">4145</data>
   <data key="startoffset">120159</data>
  </edge>
  <edge source="N818" target="N865">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">4139</data>
   <data key="startoffset">120028</data>
  </edge>
  <edge source="N803" target="N865">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">4121</data>
   <data key="startoffset">119567</data>
  </edge>
  <edge source="N797" target="N865">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">4115</data>
   <data key="startoffset">119436</data>
  </edge>
  <edge source="N787" target="N865">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">4102</data>
   <data key="startoffset">119166</data>
  </edge>
  <edge source="N781" target="N865">
   <data key="sourcecode">ret = -19;</data>
   <data key="startline">4096</data>
   <data key="startoffset">119037</data>
  </edge>
  <edge source="N774" target="N646">
   <data key="sourcecode">return (-19);</data>
   <data key="startline">4088</data>
   <data key="startoffset">118863</data>
   <data key="returnFrom">pcc_get_offset</data>
  </edge>
  <edge source="N765" target="N646">
   <data key="sourcecode">return (-19);</data>
   <data key="startline">4076</data>
   <data key="startoffset">118556</data>
   <data key="returnFrom">pcc_get_offset</data>
  </edge>
  <edge source="N1944" target="N2047">
   <data key="sourcecode">result = 4294967295U;</data>
   <data key="startline">5458</data>
   <data key="startoffset">163788</data>
  </edge>
  <node id="N428"/>
  <edge source="N2147" target="N428">
   <data key="sourcecode">pcc_cpufreq_target(var_group1, var_pcc_cpufreq_target_4_p1, var_pcc_cpufreq_target_4_p2);</data>
   <data key="startline">5802</data>
   <data key="startoffset">175430</data>
   <data key="enterFunction">pcc_cpufreq_target</data>
  </edge>
  <node id="N430"/>
  <edge source="N428" target="N430">
   <data key="sourcecode">struct pcc_cpu *pcc_cpu_data ;</data>
   <data key="startline">3702</data>
   <data key="startoffset">107654</data>
  </edge>
  <node id="N431"/>
  <edge source="N430" target="N431">
   <data key="sourcecode">struct cpufreq_freqs freqs ;</data>
   <data key="startline">3703</data>
   <data key="startoffset">107687</data>
  </edge>
  <node id="N432"/>
  <edge source="N431" target="N432">
   <data key="sourcecode">u16 status ;</data>
   <data key="startline">3704</data>
   <data key="startoffset">107718</data>
  </edge>
  <node id="N433"/>
  <edge source="N432" target="N433">
   <data key="sourcecode">u32 input_buffer ;</data>
   <data key="startline">3705</data>
   <data key="startoffset">107733</data>
  </edge>
  <node id="N434"/>
  <edge source="N433" target="N434">
   <data key="sourcecode">int cpu ;</data>
   <data key="startline">3706</data>
   <data key="startoffset">107754</data>
  </edge>
  <node id="N435"/>
  <edge source="N434" target="N435">
   <data key="sourcecode">void const   *__vpp_verify ;</data>
   <data key="startline">3707</data>
   <data key="startoffset">107766</data>
  </edge>
  <node id="N436"/>
  <edge source="N435" target="N436">
   <data key="sourcecode">unsigned long __ptr ;</data>
   <data key="startline">3708</data>
   <data key="startoffset">107797</data>
  </edge>
  <node id="N437"/>
  <edge source="N436" target="N437">
   <data key="sourcecode">long tmp___7 ;</data>
   <data key="startline">3709</data>
   <data key="startoffset">107821</data>
  </edge>
  <node id="N438"/>
  <edge source="N437" target="N438">
   <data key="sourcecode">unsigned int tmp___8 ;</data>
   <data key="startline">3710</data>
   <data key="startoffset">107838</data>
  </edge>
  <node id="N439"/>
  <edge source="N438" target="N439">
   <data key="sourcecode">unsigned int tmp___9 ;</data>
   <data key="startline">3711</data>
   <data key="startoffset">107863</data>
  </edge>
  <node id="N440"/>
  <edge source="N439" target="N440">
   <data key="sourcecode">long tmp___10 ;</data>
   <data key="startline">3712</data>
   <data key="startoffset">107888</data>
  </edge>
  <node id="N441"/>
  <edge source="N440" target="N441">
   <data key="sourcecode">long tmp___11 ;</data>
   <data key="startline">3713</data>
   <data key="startoffset">107906</data>
  </edge>
  <node id="N442"/>
  <edge source="N441" target="N442">
   <data key="sourcecode">unsigned long __cil_tmp16 ;</data>
   <data key="startline">3714</data>
   <data key="startoffset">107924</data>
  </edge>
  <node id="N443"/>
  <edge source="N442" target="N443">
   <data key="sourcecode">unsigned long __cil_tmp17 ;</data>
   <data key="startline">3715</data>
   <data key="startoffset">107954</data>
  </edge>
  <node id="N444"/>
  <edge source="N443" target="N444">
   <data key="sourcecode">unsigned int __cil_tmp18 ;</data>
   <data key="startline">3716</data>
   <data key="startoffset">107984</data>
  </edge>
  <node id="N445"/>
  <edge source="N444" target="N445">
   <data key="sourcecode">void *__cil_tmp19 ;</data>
   <data key="startline">3717</data>
   <data key="startoffset">108013</data>
  </edge>
  <node id="N446"/>
  <edge source="N445" target="N446">
   <data key="sourcecode">struct pcc_cpu *__cil_tmp20 ;</data>
   <data key="startline">3718</data>
   <data key="startoffset">108035</data>
  </edge>
  <node id="N447"/>
  <edge source="N446" target="N447">
   <data key="sourcecode">unsigned long __cil_tmp21 ;</data>
   <data key="startline">3719</data>
   <data key="startoffset">108067</data>
  </edge>
  <node id="N448"/>
  <edge source="N447" target="N448">
   <data key="sourcecode">unsigned long __cil_tmp22 ;</data>
   <data key="startline">3720</data>
   <data key="startoffset">108097</data>
  </edge>
  <node id="N449"/>
  <edge source="N448" target="N449">
   <data key="sourcecode">unsigned long __cil_tmp23 ;</data>
   <data key="startline">3721</data>
   <data key="startoffset">108127</data>
  </edge>
  <node id="N450"/>
  <edge source="N449" target="N450">
   <data key="sourcecode">unsigned long __cil_tmp24 ;</data>
   <data key="startline">3722</data>
   <data key="startoffset">108157</data>
  </edge>
  <node id="N451"/>
  <edge source="N450" target="N451">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp25 ;</data>
   <data key="startline">3723</data>
   <data key="startoffset">108187</data>
  </edge>
  <node id="N452"/>
  <edge source="N451" target="N452">
   <data key="sourcecode">unsigned int __cil_tmp26 ;</data>
   <data key="startline">3724</data>
   <data key="startoffset">108252</data>
  </edge>
  <node id="N453"/>
  <edge source="N452" target="N453">
   <data key="sourcecode">unsigned int __cil_tmp27 ;</data>
   <data key="startline">3725</data>
   <data key="startoffset">108281</data>
  </edge>
  <node id="N454"/>
  <edge source="N453" target="N454">
   <data key="sourcecode">int __cil_tmp28 ;</data>
   <data key="startline">3726</data>
   <data key="startoffset">108310</data>
  </edge>
  <node id="N455"/>
  <edge source="N454" target="N455">
   <data key="sourcecode">int __cil_tmp29 ;</data>
   <data key="startline">3727</data>
   <data key="startoffset">108330</data>
  </edge>
  <node id="N456"/>
  <edge source="N455" target="N456">
   <data key="sourcecode">long __cil_tmp30 ;</data>
   <data key="startline">3728</data>
   <data key="startoffset">108350</data>
  </edge>
  <node id="N457"/>
  <edge source="N456" target="N457">
   <data key="sourcecode">u32 __cil_tmp31 ;</data>
   <data key="startline">3729</data>
   <data key="startoffset">108371</data>
  </edge>
  <node id="N458"/>
  <edge source="N457" target="N458">
   <data key="sourcecode">void *__cil_tmp32 ;</data>
   <data key="startline">3730</data>
   <data key="startoffset">108391</data>
  </edge>
  <node id="N459"/>
  <edge source="N458" target="N459">
   <data key="sourcecode">unsigned long __cil_tmp33 ;</data>
   <data key="startline">3731</data>
   <data key="startoffset">108413</data>
  </edge>
  <node id="N460"/>
  <edge source="N459" target="N460">
   <data key="sourcecode">struct cpufreq_freqs *__cil_tmp34 ;</data>
   <data key="startline">3732</data>
   <data key="startoffset">108443</data>
  </edge>
  <node id="N461"/>
  <edge source="N460" target="N461">
   <data key="sourcecode">unsigned long __cil_tmp35 ;</data>
   <data key="startline">3733</data>
   <data key="startoffset">108481</data>
  </edge>
  <node id="N462"/>
  <edge source="N461" target="N462">
   <data key="sourcecode">unsigned long __cil_tmp36 ;</data>
   <data key="startline">3734</data>
   <data key="startoffset">108511</data>
  </edge>
  <node id="N463"/>
  <edge source="N462" target="N463">
   <data key="sourcecode">u32 *__cil_tmp37 ;</data>
   <data key="startline">3735</data>
   <data key="startoffset">108541</data>
  </edge>
  <node id="N464"/>
  <edge source="N463" target="N464">
   <data key="sourcecode">void *__cil_tmp38 ;</data>
   <data key="startline">3736</data>
   <data key="startoffset">108562</data>
  </edge>
  <node id="N465"/>
  <edge source="N464" target="N465">
   <data key="sourcecode">unsigned int __cil_tmp39 ;</data>
   <data key="startline">3737</data>
   <data key="startoffset">108584</data>
  </edge>
  <node id="N466"/>
  <edge source="N465" target="N466">
   <data key="sourcecode">unsigned int __cil_tmp40 ;</data>
   <data key="startline">3738</data>
   <data key="startoffset">108613</data>
  </edge>
  <node id="N467"/>
  <edge source="N466" target="N467">
   <data key="sourcecode">unsigned int __cil_tmp41 ;</data>
   <data key="startline">3739</data>
   <data key="startoffset">108642</data>
  </edge>
  <node id="N468"/>
  <edge source="N467" target="N468">
   <data key="sourcecode">unsigned int __cil_tmp42 ;</data>
   <data key="startline">3740</data>
   <data key="startoffset">108671</data>
  </edge>
  <node id="N469"/>
  <edge source="N468" target="N469">
   <data key="sourcecode">u32 __cil_tmp43 ;</data>
   <data key="startline">3741</data>
   <data key="startoffset">108700</data>
  </edge>
  <node id="N470"/>
  <edge source="N469" target="N470">
   <data key="sourcecode">void *__cil_tmp44 ;</data>
   <data key="startline">3742</data>
   <data key="startoffset">108720</data>
  </edge>
  <node id="N471"/>
  <edge source="N470" target="N471">
   <data key="sourcecode">u16 __cil_tmp45 ;</data>
   <data key="startline">3743</data>
   <data key="startoffset">108742</data>
  </edge>
  <node id="N472"/>
  <edge source="N471" target="N472">
   <data key="sourcecode">unsigned long __cil_tmp46 ;</data>
   <data key="startline">3744</data>
   <data key="startoffset">108762</data>
  </edge>
  <node id="N473"/>
  <edge source="N472" target="N473">
   <data key="sourcecode">unsigned long __cil_tmp47 ;</data>
   <data key="startline">3745</data>
   <data key="startoffset">108792</data>
  </edge>
  <node id="N474"/>
  <edge source="N473" target="N474">
   <data key="sourcecode">u16 *__cil_tmp48 ;</data>
   <data key="startline">3746</data>
   <data key="startoffset">108822</data>
  </edge>
  <node id="N475"/>
  <edge source="N474" target="N475">
   <data key="sourcecode">void *__cil_tmp49 ;</data>
   <data key="startline">3747</data>
   <data key="startoffset">108843</data>
  </edge>
  <node id="N476"/>
  <edge source="N475" target="N476">
   <data key="sourcecode">u32 __cil_tmp50 ;</data>
   <data key="startline">3748</data>
   <data key="startoffset">108865</data>
  </edge>
  <node id="N477"/>
  <edge source="N476" target="N477">
   <data key="sourcecode">void *__cil_tmp51 ;</data>
   <data key="startline">3749</data>
   <data key="startoffset">108885</data>
  </edge>
  <node id="N478"/>
  <edge source="N477" target="N478">
   <data key="sourcecode">void volatile   *__cil_tmp52 ;</data>
   <data key="startline">3750</data>
   <data key="startoffset">108907</data>
  </edge>
  <node id="N479"/>
  <edge source="N478" target="N479">
   <data key="sourcecode">size_t __cil_tmp53 ;</data>
   <data key="startline">3751</data>
   <data key="startoffset">108940</data>
  </edge>
  <node id="N480"/>
  <edge source="N479" target="N480">
   <data key="sourcecode">unsigned long __cil_tmp54 ;</data>
   <data key="startline">3752</data>
   <data key="startoffset">108963</data>
  </edge>
  <node id="N481"/>
  <edge source="N480" target="N481">
   <data key="sourcecode">unsigned long __cil_tmp55 ;</data>
   <data key="startline">3753</data>
   <data key="startoffset">108993</data>
  </edge>
  <node id="N482"/>
  <edge source="N481" target="N482">
   <data key="sourcecode">u16 *__cil_tmp56 ;</data>
   <data key="startline">3754</data>
   <data key="startoffset">109023</data>
  </edge>
  <node id="N483"/>
  <edge source="N482" target="N483">
   <data key="sourcecode">void *__cil_tmp57 ;</data>
   <data key="startline">3755</data>
   <data key="startoffset">109044</data>
  </edge>
  <node id="N484"/>
  <edge source="N483" target="N484">
   <data key="sourcecode">int __cil_tmp58 ;</data>
   <data key="startline">3756</data>
   <data key="startoffset">109066</data>
  </edge>
  <node id="N485"/>
  <edge source="N484" target="N485">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp59 ;</data>
   <data key="startline">3757</data>
   <data key="startoffset">109086</data>
  </edge>
  <node id="N486"/>
  <edge source="N485" target="N486">
   <data key="sourcecode">unsigned int __cil_tmp60 ;</data>
   <data key="startline">3758</data>
   <data key="startoffset">109151</data>
  </edge>
  <node id="N487"/>
  <edge source="N486" target="N487">
   <data key="sourcecode">unsigned int __cil_tmp61 ;</data>
   <data key="startline">3759</data>
   <data key="startoffset">109180</data>
  </edge>
  <node id="N488"/>
  <edge source="N487" target="N488">
   <data key="sourcecode">int __cil_tmp62 ;</data>
   <data key="startline">3760</data>
   <data key="startoffset">109209</data>
  </edge>
  <node id="N489"/>
  <edge source="N488" target="N489">
   <data key="sourcecode">int __cil_tmp63 ;</data>
   <data key="startline">3761</data>
   <data key="startoffset">109229</data>
  </edge>
  <node id="N490"/>
  <edge source="N489" target="N490">
   <data key="sourcecode">long __cil_tmp64 ;</data>
   <data key="startline">3762</data>
   <data key="startoffset">109249</data>
  </edge>
  <node id="N491"/>
  <edge source="N490" target="N491">
   <data key="sourcecode">int __cil_tmp65 ;</data>
   <data key="startline">3763</data>
   <data key="startoffset">109270</data>
  </edge>
  <node id="N492"/>
  <edge source="N491" target="N492">
   <data key="sourcecode">u16 __cil_tmp66 ;</data>
   <data key="startline">3764</data>
   <data key="startoffset">109290</data>
  </edge>
  <node id="N493"/>
  <edge source="N492" target="N493">
   <data key="sourcecode">unsigned long __cil_tmp67 ;</data>
   <data key="startline">3765</data>
   <data key="startoffset">109310</data>
  </edge>
  <node id="N494"/>
  <edge source="N493" target="N494">
   <data key="sourcecode">unsigned long __cil_tmp68 ;</data>
   <data key="startline">3766</data>
   <data key="startoffset">109340</data>
  </edge>
  <node id="N495"/>
  <edge source="N494" target="N495">
   <data key="sourcecode">u16 *__cil_tmp69 ;</data>
   <data key="startline">3767</data>
   <data key="startoffset">109370</data>
  </edge>
  <node id="N496"/>
  <edge source="N495" target="N496">
   <data key="sourcecode">void *__cil_tmp70 ;</data>
   <data key="startline">3768</data>
   <data key="startoffset">109391</data>
  </edge>
  <node id="N497"/>
  <edge source="N496" target="N497">
   <data key="sourcecode">struct _ddebug  __attribute__((__aligned__(8))) *__cil_tmp71 ;</data>
   <data key="startline">3769</data>
   <data key="startoffset">109413</data>
  </edge>
  <node id="N498"/>
  <edge source="N497" target="N498">
   <data key="sourcecode">unsigned int __cil_tmp72 ;</data>
   <data key="startline">3770</data>
   <data key="startoffset">109478</data>
  </edge>
  <node id="N499"/>
  <edge source="N498" target="N499">
   <data key="sourcecode">unsigned int __cil_tmp73 ;</data>
   <data key="startline">3771</data>
   <data key="startoffset">109507</data>
  </edge>
  <node id="N500"/>
  <edge source="N499" target="N500">
   <data key="sourcecode">int __cil_tmp74 ;</data>
   <data key="startline">3772</data>
   <data key="startoffset">109536</data>
  </edge>
  <node id="N501"/>
  <edge source="N500" target="N501">
   <data key="sourcecode">int __cil_tmp75 ;</data>
   <data key="startline">3773</data>
   <data key="startoffset">109556</data>
  </edge>
  <node id="N502"/>
  <edge source="N501" target="N502">
   <data key="sourcecode">long __cil_tmp76 ;</data>
   <data key="startline">3774</data>
   <data key="startoffset">109576</data>
  </edge>
  <node id="N503"/>
  <edge source="N502" target="N503">
   <data key="sourcecode">u16 __cil_tmp77 ;</data>
   <data key="startline">3775</data>
   <data key="startoffset">109597</data>
  </edge>
  <node id="N504"/>
  <edge source="N503" target="N504">
   <data key="sourcecode">unsigned long __cil_tmp78 ;</data>
   <data key="startline">3776</data>
   <data key="startoffset">109617</data>
  </edge>
  <node id="N505"/>
  <edge source="N504" target="N505">
   <data key="sourcecode">unsigned long __cil_tmp79 ;</data>
   <data key="startline">3777</data>
   <data key="startoffset">109647</data>
  </edge>
  <node id="N506"/>
  <edge source="N505" target="N506">
   <data key="sourcecode">u16 *__cil_tmp80 ;</data>
   <data key="startline">3778</data>
   <data key="startoffset">109677</data>
  </edge>
  <node id="N507"/>
  <edge source="N506" target="N507">
   <data key="sourcecode">void *__cil_tmp81 ;</data>
   <data key="startline">3779</data>
   <data key="startoffset">109698</data>
  </edge>
  <edge source="N507" target="N1">
   <data key="sourcecode">spin_lock(&amp; pcc_lock);</data>
   <data key="startline">3783</data>
   <data key="startoffset">109729</data>
   <data key="enterFunction">spin_lock</data>
  </edge>
  <node id="N108"/>
  <edge source="N2143" target="N108">
   <data key="sourcecode">pcc_cpufreq_verify(var_group1);</data>
   <data key="startline">5797</data>
   <data key="startoffset">175310</data>
   <data key="enterFunction">pcc_cpufreq_verify</data>
  </edge>
  <node id="N110"/>
  <edge source="N108" target="N110">
   <data key="sourcecode">unsigned long __cil_tmp2 ;</data>
   <data key="startline">3291</data>
   <data key="startoffset">94072</data>
  </edge>
  <node id="N111"/>
  <edge source="N110" target="N111">
   <data key="sourcecode">unsigned long __cil_tmp3 ;</data>
   <data key="startline">3292</data>
   <data key="startoffset">94101</data>
  </edge>
  <node id="N112"/>
  <edge source="N111" target="N112">
   <data key="sourcecode">unsigned long __cil_tmp4 ;</data>
   <data key="startline">3293</data>
   <data key="startoffset">94130</data>
  </edge>
  <node id="N113"/>
  <edge source="N112" target="N113">
   <data key="sourcecode">unsigned int __cil_tmp5 ;</data>
   <data key="startline">3294</data>
   <data key="startoffset">94159</data>
  </edge>
  <node id="N114"/>
  <edge source="N113" target="N114">
   <data key="sourcecode">unsigned long __cil_tmp6 ;</data>
   <data key="startline">3295</data>
   <data key="startoffset">94187</data>
  </edge>
  <node id="N115"/>
  <edge source="N114" target="N115">
   <data key="sourcecode">unsigned long __cil_tmp7 ;</data>
   <data key="startline">3296</data>
   <data key="startoffset">94216</data>
  </edge>
  <node id="N116"/>
  <edge source="N115" target="N116">
   <data key="sourcecode">unsigned int __cil_tmp8 ;</data>
   <data key="startline">3297</data>
   <data key="startoffset">94245</data>
  </edge>
  <node id="N117"/>
  <edge source="N116" target="N117">
   <data key="sourcecode">__cil_tmp2 = 24 + 4;</data>
   <data key="startline">3301</data>
   <data key="startoffset">94295</data>
  </edge>
  <node id="N118"/>
  <edge source="N117" target="N118">
   <data key="sourcecode">__cil_tmp3 = (unsigned long )policy;</data>
   <data key="startline">3302</data>
   <data key="startoffset">94318</data>
  </edge>
  <node id="N119"/>
  <edge source="N118" target="N119">
   <data key="sourcecode">__cil_tmp4 = __cil_tmp3 + __cil_tmp2;</data>
   <data key="startline">3303</data>
   <data key="startoffset">94357</data>
  </edge>
  <node id="N120"/>
  <edge source="N119" target="N120">
   <data key="sourcecode">__cil_tmp5 = *((unsigned int *)__cil_tmp4);</data>
   <data key="startline">3304</data>
   <data key="startoffset">94397</data>
  </edge>
  <node id="N121"/>
  <edge source="N120" target="N121">
   <data key="sourcecode">__cil_tmp6 = (unsigned long )policy;</data>
   <data key="startline">3305</data>
   <data key="startoffset">94443</data>
  </edge>
  <node id="N122"/>
  <edge source="N121" target="N122">
   <data key="sourcecode">__cil_tmp7 = __cil_tmp6 + 24;</data>
   <data key="startline">3306</data>
   <data key="startoffset">94469</data>
  </edge>
  <node id="N123"/>
  <edge source="N122" target="N123">
   <data key="sourcecode">__cil_tmp8 = *((unsigned int *)__cil_tmp7);</data>
   <data key="startline">3307</data>
   <data key="startoffset">94501</data>
  </edge>
  <node id="N24"/>
  <edge source="N123" target="N24">
   <data key="sourcecode">cpufreq_verify_within_limits(policy, __cil_tmp5, __cil_tmp8);</data>
   <data key="startline">3308</data>
   <data key="startoffset">94547</data>
   <data key="enterFunction">cpufreq_verify_within_limits</data>
  </edge>
  <node id="N26"/>
  <edge source="N24" target="N26">
   <data key="sourcecode">unsigned long __cil_tmp4 ;</data>
   <data key="startline">3169</data>
   <data key="startoffset">90123</data>
  </edge>
  <node id="N27"/>
  <edge source="N26" target="N27">
   <data key="sourcecode">unsigned long __cil_tmp5 ;</data>
   <data key="startline">3170</data>
   <data key="startoffset">90152</data>
  </edge>
  <node id="N28"/>
  <edge source="N27" target="N28">
   <data key="sourcecode">unsigned int __cil_tmp6 ;</data>
   <data key="startline">3171</data>
   <data key="startoffset">90181</data>
  </edge>
  <node id="N29"/>
  <edge source="N28" target="N29">
   <data key="sourcecode">unsigned long __cil_tmp7 ;</data>
   <data key="startline">3172</data>
   <data key="startoffset">90209</data>
  </edge>
  <node id="N30"/>
  <edge source="N29" target="N30">
   <data key="sourcecode">unsigned long __cil_tmp8 ;</data>
   <data key="startline">3173</data>
   <data key="startoffset">90238</data>
  </edge>
  <node id="N31"/>
  <edge source="N30" target="N31">
   <data key="sourcecode">unsigned long __cil_tmp9 ;</data>
   <data key="startline">3174</data>
   <data key="startoffset">90267</data>
  </edge>
  <node id="N32"/>
  <edge source="N31" target="N32">
   <data key="sourcecode">unsigned long __cil_tmp10 ;</data>
   <data key="startline">3175</data>
   <data key="startoffset">90296</data>
  </edge>
  <node id="N33"/>
  <edge source="N32" target="N33">
   <data key="sourcecode">unsigned int __cil_tmp11 ;</data>
   <data key="startline">3176</data>
   <data key="startoffset">90326</data>
  </edge>
  <node id="N34"/>
  <edge source="N33" target="N34">
   <data key="sourcecode">unsigned long __cil_tmp12 ;</data>
   <data key="startline">3177</data>
   <data key="startoffset">90355</data>
  </edge>
  <node id="N35"/>
  <edge source="N34" target="N35">
   <data key="sourcecode">unsigned long __cil_tmp13 ;</data>
   <data key="startline">3178</data>
   <data key="startoffset">90385</data>
  </edge>
  <node id="N36"/>
  <edge source="N35" target="N36">
   <data key="sourcecode">unsigned long __cil_tmp14 ;</data>
   <data key="startline">3179</data>
   <data key="startoffset">90415</data>
  </edge>
  <node id="N37"/>
  <edge source="N36" target="N37">
   <data key="sourcecode">unsigned long __cil_tmp15 ;</data>
   <data key="startline">3180</data>
   <data key="startoffset">90445</data>
  </edge>
  <node id="N38"/>
  <edge source="N37" target="N38">
   <data key="sourcecode">unsigned int __cil_tmp16 ;</data>
   <data key="startline">3181</data>
   <data key="startoffset">90475</data>
  </edge>
  <node id="N39"/>
  <edge source="N38" target="N39">
   <data key="sourcecode">unsigned long __cil_tmp17 ;</data>
   <data key="startline">3182</data>
   <data key="startoffset">90504</data>
  </edge>
  <node id="N40"/>
  <edge source="N39" target="N40">
   <data key="sourcecode">unsigned long __cil_tmp18 ;</data>
   <data key="startline">3183</data>
   <data key="startoffset">90534</data>
  </edge>
  <node id="N41"/>
  <edge source="N40" target="N41">
   <data key="sourcecode">unsigned long __cil_tmp19 ;</data>
   <data key="startline">3184</data>
   <data key="startoffset">90564</data>
  </edge>
  <node id="N42"/>
  <edge source="N41" target="N42">
   <data key="sourcecode">unsigned long __cil_tmp20 ;</data>
   <data key="startline">3185</data>
   <data key="startoffset">90594</data>
  </edge>
  <node id="N43"/>
  <edge source="N42" target="N43">
   <data key="sourcecode">unsigned int __cil_tmp21 ;</data>
   <data key="startline">3186</data>
   <data key="startoffset">90624</data>
  </edge>
  <node id="N44"/>
  <edge source="N43" target="N44">
   <data key="sourcecode">unsigned long __cil_tmp22 ;</data>
   <data key="startline">3187</data>
   <data key="startoffset">90653</data>
  </edge>
  <node id="N45"/>
  <edge source="N44" target="N45">
   <data key="sourcecode">unsigned long __cil_tmp23 ;</data>
   <data key="startline">3188</data>
   <data key="startoffset">90683</data>
  </edge>
  <node id="N46"/>
  <edge source="N45" target="N46">
   <data key="sourcecode">unsigned long __cil_tmp24 ;</data>
   <data key="startline">3189</data>
   <data key="startoffset">90713</data>
  </edge>
  <node id="N47"/>
  <edge source="N46" target="N47">
   <data key="sourcecode">unsigned long __cil_tmp25 ;</data>
   <data key="startline">3190</data>
   <data key="startoffset">90743</data>
  </edge>
  <node id="N48"/>
  <edge source="N47" target="N48">
   <data key="sourcecode">unsigned int __cil_tmp26 ;</data>
   <data key="startline">3191</data>
   <data key="startoffset">90773</data>
  </edge>
  <node id="N49"/>
  <edge source="N48" target="N49">
   <data key="sourcecode">unsigned long __cil_tmp27 ;</data>
   <data key="startline">3192</data>
   <data key="startoffset">90802</data>
  </edge>
  <node id="N50"/>
  <edge source="N49" target="N50">
   <data key="sourcecode">unsigned long __cil_tmp28 ;</data>
   <data key="startline">3193</data>
   <data key="startoffset">90832</data>
  </edge>
  <node id="N51"/>
  <edge source="N50" target="N51">
   <data key="sourcecode">unsigned int __cil_tmp29 ;</data>
   <data key="startline">3194</data>
   <data key="startoffset">90862</data>
  </edge>
  <node id="N52"/>
  <edge source="N51" target="N52">
   <data key="sourcecode">unsigned long __cil_tmp30 ;</data>
   <data key="startline">3195</data>
   <data key="startoffset">90891</data>
  </edge>
  <node id="N53"/>
  <edge source="N52" target="N53">
   <data key="sourcecode">unsigned long __cil_tmp31 ;</data>
   <data key="startline">3196</data>
   <data key="startoffset">90921</data>
  </edge>
  <node id="N54"/>
  <edge source="N53" target="N54">
   <data key="sourcecode">unsigned long __cil_tmp32 ;</data>
   <data key="startline">3197</data>
   <data key="startoffset">90951</data>
  </edge>
  <node id="N55"/>
  <edge source="N54" target="N55">
   <data key="sourcecode">unsigned long __cil_tmp33 ;</data>
   <data key="startline">3198</data>
   <data key="startoffset">90981</data>
  </edge>
  <node id="N56"/>
  <edge source="N55" target="N56">
   <data key="sourcecode">__cil_tmp4 = (unsigned long )policy;</data>
   <data key="startline">3202</data>
   <data key="startoffset">91020</data>
  </edge>
  <node id="N57"/>
  <edge source="N56" target="N57">
   <data key="sourcecode">__cil_tmp5 = __cil_tmp4 + 36;</data>
   <data key="startline">3203</data>
   <data key="startoffset">91059</data>
  </edge>
  <node id="N58"/>
  <edge source="N57" target="N58">
   <data key="sourcecode">__cil_tmp6 = *((unsigned int *)__cil_tmp5);</data>
   <data key="startline">3204</data>
   <data key="startoffset">91091</data>
  </edge>
  <node id="N60"/>
  <edge source="N58" target="N60">
   <data key="sourcecode">[__cil_tmp6 &lt; min]</data>
   <data key="startline">3205</data>
   <data key="startoffset">91154</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N64"/>
  <edge source="N58" target="N64">
   <data key="sourcecode">[!(__cil_tmp6 &lt; min)]</data>
   <data key="startline">3205</data>
   <data key="startoffset">91154</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N65"/>
  <edge source="N64" target="N65">
   <data key="sourcecode">__cil_tmp9 = (unsigned long )policy;</data>
   <data key="startline">3214</data>
   <data key="startoffset">91303</data>
  </edge>
  <node id="N66"/>
  <edge source="N65" target="N66">
   <data key="sourcecode">__cil_tmp10 = __cil_tmp9 + 40;</data>
   <data key="startline">3215</data>
   <data key="startoffset">91369</data>
  </edge>
  <node id="N67"/>
  <edge source="N66" target="N67">
   <data key="sourcecode">__cil_tmp11 = *((unsigned int *)__cil_tmp10);</data>
   <data key="startline">3216</data>
   <data key="startoffset">91389</data>
  </edge>
  <node id="N69"/>
  <edge source="N67" target="N69">
   <data key="sourcecode">[__cil_tmp11 &lt; min]</data>
   <data key="startline">3217</data>
   <data key="startoffset">91441</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N73"/>
  <edge source="N67" target="N73">
   <data key="sourcecode">[!(__cil_tmp11 &lt; min)]</data>
   <data key="startline">3217</data>
   <data key="startoffset">91441</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N74"/>
  <edge source="N73" target="N74">
   <data key="sourcecode">__cil_tmp14 = (unsigned long )policy;</data>
   <data key="startline">3226</data>
   <data key="startoffset">91608</data>
  </edge>
  <node id="N75"/>
  <edge source="N74" target="N75">
   <data key="sourcecode">__cil_tmp15 = __cil_tmp14 + 36;</data>
   <data key="startline">3227</data>
   <data key="startoffset">91648</data>
  </edge>
  <node id="N76"/>
  <edge source="N75" target="N76">
   <data key="sourcecode">__cil_tmp16 = *((unsigned int *)__cil_tmp15);</data>
   <data key="startline">3228</data>
   <data key="startoffset">91668</data>
  </edge>
  <node id="N78"/>
  <edge source="N76" target="N78">
   <data key="sourcecode">[__cil_tmp16 &gt; max]</data>
   <data key="startline">3229</data>
   <data key="startoffset">91720</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N82"/>
  <edge source="N76" target="N82">
   <data key="sourcecode">[!(__cil_tmp16 &gt; max)]</data>
   <data key="startline">3229</data>
   <data key="startoffset">91720</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N83"/>
  <edge source="N82" target="N83">
   <data key="sourcecode">__cil_tmp19 = (unsigned long )policy;</data>
   <data key="startline">3238</data>
   <data key="startoffset">91887</data>
  </edge>
  <node id="N84"/>
  <edge source="N83" target="N84">
   <data key="sourcecode">__cil_tmp20 = __cil_tmp19 + 40;</data>
   <data key="startline">3239</data>
   <data key="startoffset">91955</data>
  </edge>
  <node id="N85"/>
  <edge source="N84" target="N85">
   <data key="sourcecode">__cil_tmp21 = *((unsigned int *)__cil_tmp20);</data>
   <data key="startline">3240</data>
   <data key="startoffset">91975</data>
  </edge>
  <node id="N87"/>
  <edge source="N85" target="N87">
   <data key="sourcecode">[__cil_tmp21 &gt; max]</data>
   <data key="startline">3241</data>
   <data key="startoffset">92013</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N91"/>
  <edge source="N85" target="N91">
   <data key="sourcecode">[!(__cil_tmp21 &gt; max)]</data>
   <data key="startline">3241</data>
   <data key="startoffset">92013</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N92"/>
  <edge source="N91" target="N92">
   <data key="sourcecode">__cil_tmp24 = (unsigned long )policy;</data>
   <data key="startline">3250</data>
   <data key="startoffset">92180</data>
  </edge>
  <node id="N93"/>
  <edge source="N92" target="N93">
   <data key="sourcecode">__cil_tmp25 = __cil_tmp24 + 40;</data>
   <data key="startline">3251</data>
   <data key="startoffset">92220</data>
  </edge>
  <node id="N94"/>
  <edge source="N93" target="N94">
   <data key="sourcecode">__cil_tmp26 = *((unsigned int *)__cil_tmp25);</data>
   <data key="startline">3252</data>
   <data key="startoffset">92254</data>
  </edge>
  <node id="N95"/>
  <edge source="N94" target="N95">
   <data key="sourcecode">__cil_tmp27 = (unsigned long )policy;</data>
   <data key="startline">3253</data>
   <data key="startoffset">92302</data>
  </edge>
  <node id="N96"/>
  <edge source="N95" target="N96">
   <data key="sourcecode">__cil_tmp28 = __cil_tmp27 + 36;</data>
   <data key="startline">3254</data>
   <data key="startoffset">92370</data>
  </edge>
  <node id="N97"/>
  <edge source="N96" target="N97">
   <data key="sourcecode">__cil_tmp29 = *((unsigned int *)__cil_tmp28);</data>
   <data key="startline">3255</data>
   <data key="startoffset">92376</data>
  </edge>
  <node id="N105"/>
  <edge source="N97" target="N105">
   <data key="sourcecode">[!(__cil_tmp29 &gt; __cil_tmp26)]</data>
   <data key="startline">3256</data>
   <data key="startoffset">92428</data>
   <data key="control">condition-false</data>
  </edge>
  <node id="N99"/>
  <edge source="N97" target="N99">
   <data key="sourcecode">[__cil_tmp29 &gt; __cil_tmp26]</data>
   <data key="startline">3256</data>
   <data key="startoffset">92428</data>
   <data key="control">condition-true</data>
  </edge>
  <node id="N101"/>
  <edge source="N99" target="N101">
   <data key="sourcecode">__cil_tmp30 = (unsigned long )policy;</data>
   <data key="startline">3257</data>
   <data key="startoffset">92461</data>
  </edge>
  <node id="N102"/>
  <edge source="N101" target="N102">
   <data key="sourcecode">__cil_tmp31 = __cil_tmp30 + 36;</data>
   <data key="startline">3258</data>
   <data key="startoffset">92503</data>
  </edge>
  <node id="N103"/>
  <edge source="N102" target="N103">
   <data key="sourcecode">__cil_tmp32 = (unsigned long )policy;</data>
   <data key="startline">3259</data>
   <data key="startoffset">92553</data>
  </edge>
  <node id="N104"/>
  <edge source="N103" target="N104">
   <data key="sourcecode">__cil_tmp33 = __cil_tmp32 + 40;</data>
   <data key="startline">3260</data>
   <data key="startoffset">92581</data>
  </edge>
  <edge source="N104" target="N105">
   <data key="sourcecode">*((unsigned int *)__cil_tmp31) = *((unsigned int *)__cil_tmp33);</data>
   <data key="startline">3261</data>
   <data key="startoffset">92617</data>
  </edge>
  <node id="N23"/>
  <edge source="N105" target="N23">
   <data key="sourcecode">return;</data>
   <data key="startline">3266</data>
   <data key="startoffset">92704</data>
   <data key="returnFrom">cpufreq_verify_within_limits</data>
  </edge>
  <node id="N124"/>
  <edge source="N23" target="N124">
   <data key="startline">3308</data>
   <data key="startoffset">94547</data>
  </edge>
  <node id="N107"/>
  <edge source="N124" target="N107">
   <data key="sourcecode">return (0);</data>
   <data key="startline">3310</data>
   <data key="startoffset">94615</data>
   <data key="returnFrom">pcc_cpufreq_verify</data>
  </edge>
  <edge source="N107" target="N2180">
   <data key="enterLoopHead">true</data>
   <data key="startline">5797</data>
   <data key="startoffset">175291</data>
  </edge>
  <node id="N89"/>
  <edge source="N87" target="N89">
   <data key="sourcecode">__cil_tmp22 = (unsigned long )policy;</data>
   <data key="startline">3242</data>
   <data key="startoffset">92038</data>
  </edge>
  <node id="N90"/>
  <edge source="N89" target="N90">
   <data key="sourcecode">__cil_tmp23 = __cil_tmp22 + 40;</data>
   <data key="startline">3243</data>
   <data key="startoffset">92080</data>
  </edge>
  <edge source="N90" target="N91">
   <data key="sourcecode">*((unsigned int *)__cil_tmp23) = max;</data>
   <data key="startline">3244</data>
   <data key="startoffset">92116</data>
  </edge>
  <node id="N80"/>
  <edge source="N78" target="N80">
   <data key="sourcecode">__cil_tmp17 = (unsigned long )policy;</data>
   <data key="startline">3230</data>
   <data key="startoffset">91745</data>
  </edge>
  <node id="N81"/>
  <edge source="N80" target="N81">
   <data key="sourcecode">__cil_tmp18 = __cil_tmp17 + 36;</data>
   <data key="startline">3231</data>
   <data key="startoffset">91815</data>
  </edge>
  <edge source="N81" target="N82">
   <data key="sourcecode">*((unsigned int *)__cil_tmp18) = max;</data>
   <data key="startline">3232</data>
   <data key="startoffset">91823</data>
  </edge>
  <node id="N71"/>
  <edge source="N69" target="N71">
   <data key="sourcecode">__cil_tmp12 = (unsigned long )policy;</data>
   <data key="startline">3218</data>
   <data key="startoffset">91452</data>
  </edge>
  <node id="N72"/>
  <edge source="N71" target="N72">
   <data key="sourcecode">__cil_tmp13 = __cil_tmp12 + 40;</data>
   <data key="startline">3219</data>
   <data key="startoffset">91494</data>
  </edge>
  <edge source="N72" target="N73">
   <data key="sourcecode">*((unsigned int *)__cil_tmp13) = min;</data>
   <data key="startline">3220</data>
   <data key="startoffset">91563</data>
  </edge>
  <node id="N62"/>
  <edge source="N60" target="N62">
   <data key="sourcecode">__cil_tmp7 = (unsigned long )policy;</data>
   <data key="startline">3206</data>
   <data key="startoffset">91165</data>
  </edge>
  <node id="N63"/>
  <edge source="N62" target="N63">
   <data key="sourcecode">__cil_tmp8 = __cil_tmp7 + 36;</data>
   <data key="startline">3207</data>
   <data key="startoffset">91219</data>
  </edge>
  <edge source="N63" target="N64">
   <data key="sourcecode">*((unsigned int *)__cil_tmp8) = min;</data>
   <data key="startline">3208</data>
   <data key="startoffset">91240</data>
  </edge>
  <edge source="N2139" target="N180">
   <data key="sourcecode">pcc_get_freq(var_pcc_get_freq_3_p0);</data>
   <data key="startline">5792</data>
   <data key="startoffset">175179</data>
   <data key="enterFunction">pcc_get_freq</data>
  </edge>
 </graph>
</graphml>
