###############################################################################
#
# IAR ANSI C/C++ Compiler V8.11.2.13589/W32 for ARM       28/Jun/2017  11:27:25
# Copyright 1999-2017 IAR Systems AB.
#
#    Cpu mode     =  thumb
#    Endian       =  little
#    Source file  =  
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\driver\chip\mt7687\src\common\hal_lp.c
#    Command line =  
#        -f C:\Users\leo\AppData\Local\Temp\EW764D.tmp
#        (C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\driver\chip\mt7687\src\common\hal_lp.c
#        -D MTK_LOAD_MAC_ADDR_FROM_EFUSE -D MTK_PING_OUT_ENABLE -D
#        MTK_WIFI_PROFILE_ENABLE -D PCFG_OS=2 -D _REENT_SMALL -D
#        MTK_MINISUPP_ENABLE -D MTK_MINICLI_ENABLE -D MTK_BSPEXT_ENABLE -D
#        MTK_HAL_LOWPOWER_ENABLE -D MTK_LWIP_ENABLE -D
#        MTK_HTTPCLIENT_SSL_ENABLE -D MTK_IPERF_ENABLE -D PRODUCT_VERSION=7697
#        -D MTK_FLASH_DIRECT_DL -D MTK_PATCH_DL_ENABLE -D MTK_SMTCN_V5_ENABLE
#        -D MTK_CLI_TEST_MODE_ENABLE -D MTK_WIFI_REPEATER_ENABLE -D
#        CONFIG_REPEATER -D MTK_DEBUG_LEVEL_INFO -D MTK_DEBUG_LEVEL_WARNING -D
#        MTK_DEBUG_LEVEL_ERROR -D configOVERRIDE_DEFAULT_TICK_CONFIGURATION -D
#        CFG_SUPPORT_SMNT_PROTO=2 -D BT_DEBUG -D MTK_BLE_CLI_ENABLE -D
#        MTK_BLE_BQB_CLI_ENABLE -D MTK_HCI_CONSOLE_MIX_ENABLE -D
#        MTK_BLE_BQB_TEST_ENABLE -D MTK_BLE_SMTCN_ENABLE -D
#        MBEDTLS_CONFIG_FILE=<config-mtk-md5.h> -D MTK_NVDM_ENABLE -D
#        MTK_WIFI_PRIVILEGE_ENABLE -D __BT_DEBUG__ -lcN
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\out_iar\mt7697_hdk\iot_sdk\Debug\List
#        -lA
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\out_iar\mt7697_hdk\iot_sdk\Debug\List
#        --diag_suppress Pa050,Ta022,Ta023 --diag_error Pe606 -o
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\out_iar\mt7697_hdk\iot_sdk\Debug\Obj
#        --no_unroll --no_inline --no_tbaa --no_scheduling --debug
#        --endian=little --cpu=Cortex-M4 -e --fpu=VFPv4_sp --dlib_config
#        "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        8.0_2\arm\INC\c\DLib_Config_Full.h" -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\kernel\service\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\kernel\rtos\FreeRTOS\Source\include\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\kernel\rtos\FreeRTOS\Source\portable\IAR\ARM_CM4F\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\kernel\rtos\FreeRTOS\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\driver\CMSIS\Device\MTK\mt7687\Include\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\driver\CMSIS\Include\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\third_party\lwip\src\include\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\third_party\lwip\ports\include\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\driver\chip\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\driver\chip\mt7687\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\wifi_service\combo\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\dhcpd\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\minicli\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\minisupp\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\prebuilt\middleware\MTK\minisupp\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\driver\chip\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\driver\chip\mt7687\src\common\include\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\third_party\lwip\src\include\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\third_party\lwip\ports\include\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\third_party\lwip\src\include\lwip\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\project\common\bsp_ex\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\nvdm\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\third_party\ping\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\smtcn\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\smtcn\inc\internal\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\iperf\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\project\mt7697_hdk\apps\iot_sdk\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\driver\chip\mt7687\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\driver\board\mt76x7_hdk\util\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\wifi_service\combo\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\bluetooth\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\prebuilt\middleware\MTK\bluetooth\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\project\mt7697_hdk\apps\iot_sdk\src\ut_app\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\driver\board\mt76x7_hdk\ept\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\third_party\mbedtls\include\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\third_party\mbedtls\configs\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\driver\board\mt76x7_hdk\external_flash\inc\
#        -I
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\project\mt7697_hdk\apps\iot_sdk\EWARM\..\..\..\..\..\middleware\MTK\connsys\inc\
#        -Om -I "C:\Program Files (x86)\IAR Systems\Embedded Workbench
#        8.0_2\arm\CMSIS\Include\")
#    Locale       =  C
#    List file    =  
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\out_iar\mt7697_hdk\iot_sdk\Debug\List\hal_lp.lst
#    Object file  =  
#        C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\out_iar\mt7697_hdk\iot_sdk\Debug\Obj\hal_lp.o
#
###############################################################################

C:\LEO\myGit\MTK-IOT\SDK_V4.3.0\driver\chip\mt7687\src\common\hal_lp.c
      1          /* Copyright Statement:
      2           *
      3           * (C) 2005-2016  MediaTek Inc. All rights reserved.
      4           *
      5           * This software/firmware and related documentation ("MediaTek Software") are
      6           * protected under relevant copyright laws. The information contained herein
      7           * is confidential and proprietary to MediaTek Inc. ("MediaTek") and/or its licensors.
      8           * Without the prior written permission of MediaTek and/or its licensors,
      9           * any reproduction, modification, use or disclosure of MediaTek Software,
     10           * and information contained herein, in whole or in part, shall be strictly prohibited.
     11           * You may only use, reproduce, modify, or distribute (as applicable) MediaTek Software
     12           * if you have agreed to and been bound by the applicable license agreement with
     13           * MediaTek ("License Agreement") and been granted explicit permission to do so within
     14           * the License Agreement ("Permitted User").  If you are not a Permitted User,
     15           * please cease any access or use of MediaTek Software immediately.
     16           * BY OPENING THIS FILE, RECEIVER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
     17           * THAT MEDIATEK SOFTWARE RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES
     18           * ARE PROVIDED TO RECEIVER ON AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL
     19           * WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
     20           * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
     21           * NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
     22           * SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
     23           * SUPPLIED WITH MEDIATEK SOFTWARE, AND RECEIVER AGREES TO LOOK ONLY TO SUCH
     24           * THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. RECEIVER EXPRESSLY ACKNOWLEDGES
     25           * THAT IT IS RECEIVER'S SOLE RESPONSIBILITY TO OBTAIN FROM ANY THIRD PARTY ALL PROPER LICENSES
     26           * CONTAINED IN MEDIATEK SOFTWARE. MEDIATEK SHALL ALSO NOT BE RESPONSIBLE FOR ANY MEDIATEK
     27           * SOFTWARE RELEASES MADE TO RECEIVER'S SPECIFICATION OR TO CONFORM TO A PARTICULAR
     28           * STANDARD OR OPEN FORUM. RECEIVER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND
     29           * CUMULATIVE LIABILITY WITH RESPECT TO MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
     30           * AT MEDIATEK'S OPTION, TO REVISE OR REPLACE MEDIATEK SOFTWARE AT ISSUE,
     31           * OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY RECEIVER TO
     32           * MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
     33           */
     34          
     35          /*
     36          ** $Log: low_hal_lp.c $
     37          **
     38          **
     39          **
     40          **
     41          */
     42          
     43          /*******************************************************************************
     44          *                         C O M P I L E R   F L A G S
     45          ********************************************************************************
     46          */
     47          
     48          
     49          /*******************************************************************************
     50          *                    E X T E R N A L   R E F E R E N C E S
     51          ********************************************************************************
     52          */
     53          #include "mt7687.h"
     54          #include "hal_nvic.h"
     55          #include "hal_lp.h"
     56          #include "mt7687_cm4_hw_memmap.h"
     57          #include "connsys_driver.h"
     58          #include "connsys_bus.h"
     59          #include <stdio.h>
     60          
     61          /*******************************************************************************
     62          *                              C O N S T A N T S
     63          ********************************************************************************
     64          */
     65          
     66          /*******************************************************************************
     67          *                             D A T A   T Y P E S
     68          ********************************************************************************
     69          */
     70          
     71          static uint8_t hal_lp_wic_wakeup = 0;
     72          
     73          /*******************************************************************************
     74          *                            P U B L I C   D A T A
     75          ********************************************************************************
     76          */
     77          
     78          int8_t (*ptr_lp_connsys_get_own_enable_int)(void) = NULL;
     79          int8_t (*ptr_lp_connsys_give_n9_own)(void) = NULL;
     80          uint8_t (*ptr_connsys_get_ownership)(void) = NULL;
     81          
     82          static void hal_lp_cm4_hclk_switch(lhal_lp_cm4_hclk_t cm4_hclk)
     83          {
     84              UINT32  cr_value = 0;
     85              UINT8   set_value = 0;
     86          
     87              /*
     88                  CM4_HCLK_SW
     89                      XTAL (HW default)   1.set cr_cm4_hclk_sel[2:0]=0    CM4_TOPCFGAON + 0x1B0[2:0]  3'd0
     90                      F32K                1.set cr_cm4_hclk_sel[2:0]=1    CM4_TOPCFGAON + 0x1B0[2:0]  3'd1
     91                      PLL1_64M            1.set cr_cm4_hclk_sel[2:0]=2    CM4_TOPCFGAON + 0x1B0[2:0]  3'd2
     92                      PLL_CK              1.set cr_cm4_hclk_sel[2:0]=4    CM4_TOPCFGAON + 0x1B0[2:0]  3'd4
     93              */
     94              switch (cm4_hclk) {
     95                  case LHAL_LP_CM4_HCLK_XTAL:
     96                      set_value = 0;
     97                      break;
     98                  case LHAL_LP_CM4_HCLK_F32K:
     99                      set_value = 1;
    100                      break;
    101                  case LHAL_LP_CM4_HCLK_PLL1_64M:
    102                      set_value = 2;
    103                      break;
    104                  case LHAL_LP_CM4_HCLK_PLL_CK:
    105                      set_value = 4;
    106                      break;
    107                  default:
    108                      break;
    109              }
    110              cr_value = HAL_REG_32(TOP_AON_CM4_CKGEN0) & (~CM4_CKGEN0_CM4_HCLK_SEL_MASK);
    111              cr_value |= (set_value << CM4_CKGEN0_CM4_HCLK_SEL_OFFSET);
    112              HAL_REG_32(TOP_AON_CM4_CKGEN0) = cr_value;
    113          }
    114          
    115          
    116          int8_t hal_lp_connsys_get_own_enable_int()
    117          {
    118              if (ptr_lp_connsys_get_own_enable_int != NULL) {
    119                  return ptr_lp_connsys_get_own_enable_int();
    120              }
    121          
    122              return 0;
    123          }
    124          
    125          
    126          int8_t hal_lp_connsys_give_n9_own()
    127          {
    128              if (ptr_lp_connsys_give_n9_own != NULL) {
    129                  return ptr_lp_connsys_give_n9_own();
    130              }
    131          
    132              return 0;
    133          }
    134          
    135          
    136          int8_t hal_lp_connsys_get_ownership()
    137          {
    138              if (ptr_connsys_get_ownership != NULL) {
    139                  return ptr_connsys_get_ownership();
    140              }
    141          
    142              return TRUE;
    143          }
    144          
    145          void hal_lp_deep_sleep_set_rgu()
    146          {
    147              /* Deep Sleep RGU control for Memory */
    148          
    149              /* ROM_CODE        (arx) : ORIGIN = 0x0,            LENGTH = 0x00005000  20k  */
    150              /* TCMRAM          (arw) : ORIGIN = 0x00100000,     LENGTH = 0x00010000  64k  */
    151              /* XIP_LOADER_CODE (arx) : ORIGIN = 0x10000000,     LENGTH = 0x00008000  32k  */
    152              /* XIP_CODE        (arx) : ORIGIN = 0x1006C000,     LENGTH = 0x00040000  256k */
    153              /* SYSRAM          (arw) : ORIGIN = 0x20000000,     LENGTH = 0x00040000  256k */
    154          
    155              P_IOT_CM4_RGU_MEM_CTRL_TypeDef pIOTCM4RGUMemCtrlTypeDef = (P_IOT_CM4_RGU_MEM_CTRL_TypeDef)(CM4_TOPRGU_BASE + 0x17C);
    156          
    157              /* set IDLM ROM PD to HW control        CM4_TOPRGU + 0x1C0 */
    158              /* Power Down ROM */
    159              /* 1bit for 16KB memory, total 64K */
    160              (pIOTCM4RGUMemCtrlTypeDef->CM4_ROM_PD_EN) = 0xF;
    161          
    162              /* CM4_MEM0_PDN_EN and CM4_MEM0_SLP_EN corresponding bits can NOT both be 0 */
    163              /*
    164                  0x83009190  CM4_MEM0_PDN_EN
    165                      31  16  CM4_RAMD_HWCTL_PDN  "1bit for 16KB memory       (SYSRAM)"
    166                      15  8   CM4_RAMC_HWCTL_PDN  "1bit for 8KB memory        (TCM)"
    167                      7   4   CM4_RAMB_HWCTL_PDN  "1bit for 8KB memory        (CACHE)"
    168                      3   0   CM4_RAMA_HWCTL_PDN  "1bit for 1 Memory Macro    (HSP)"
    169               */
    170              /*
    171                  0x83009194  CM4_MEM1_PDN_EN
    172                      7   4   CM4_RAM_AUDIO_HWCTL_PDN "1bit for 1 Memory Macro    (AUDIO)"
    173                      3   0   CM4_RAME_HWCTL_PDN      "1bit for 1 Memory Macro    (L1CACHE)"
    174               */
    175          
    176              /* Power Down SYSRAM except last bank */
    177              /* 1bit for 16KB memory */
    178              /* set IDLM RAM PD to HW control        CM4_TOPRGU + 0x190, 0x194 */
    179              (pIOTCM4RGUMemCtrlTypeDef->CM4_MEM0_PDN_EN) = 0x7FFFFFFF;
    180              (pIOTCM4RGUMemCtrlTypeDef->CM4_MEM1_PDN_EN) = 0x00FF; /* [7:4] Audio RAM, [3:0] L1 Cache */
    181          
    182              /* set IDLM RAM SLEEP to HW control     CM4_TOPRGU + 0x198, 0x19C */
    183              (pIOTCM4RGUMemCtrlTypeDef->CM4_MEM0_SLP_EN) = 0x80000000;
    184              (pIOTCM4RGUMemCtrlTypeDef->CM4_MEM1_SLP_EN) = 0x0; /* [7:4] Audio RAM, [3:0] L1 Cache */
    185          
    186          }
    187          
    188          void hal_lp_legacy_sleep_set_rgu()
    189          {
    190              /* Deep Sleep RGU control for Memory */
    191          
    192              /* ROM_CODE        (arx) : ORIGIN = 0x0,            LENGTH = 0x00005000  20k  */
    193              /* TCMRAM          (arw) : ORIGIN = 0x00100000,     LENGTH = 0x00010000  64k  */
    194              /* XIP_LOADER_CODE (arx) : ORIGIN = 0x10000000,     LENGTH = 0x00008000  32k  */
    195              /* XIP_CODE        (arx) : ORIGIN = 0x1006C000,     LENGTH = 0x00040000  256k */
    196              /* SYSRAM          (arw) : ORIGIN = 0x20000000,     LENGTH = 0x00040000  256k */
    197          
    198              P_IOT_CM4_RGU_MEM_CTRL_TypeDef pIOTCM4RGUMemCtrlTypeDef = (P_IOT_CM4_RGU_MEM_CTRL_TypeDef)(CM4_TOPRGU_BASE + 0x17C);
    199          
    200          
    201              /* set IDLM ROM PD to HW control        CM4_TOPRGU + 0x1C0 */
    202              /* Power Down ROM */
    203              /* 1bit for 16KB memory, total 64K */
    204              (pIOTCM4RGUMemCtrlTypeDef->CM4_ROM_PD_EN) = 0xF;
    205          
    206          
    207              /* CM4_MEM0_PDN_EN and CM4_MEM0_SLP_EN corresponding bits can NOT both be 0 */
    208              /*
    209                  0x83009190  CM4_MEM0_PDN_EN
    210                      31  16  CM4_RAMD_HWCTL_PDN  "1bit for 16KB memory       (SYSRAM)"
    211                      15  8   CM4_RAMC_HWCTL_PDN  "1bit for 8KB memory        (TCM)"
    212                      7   4   CM4_RAMB_HWCTL_PDN  "1bit for 8KB memory        (CACHE)"
    213                      3   0   CM4_RAMA_HWCTL_PDN  "1bit for 1 Memory Macro    (HSP)"
    214               */
    215              /*
    216                  0x83009194  CM4_MEM1_PDN_EN
    217                      7   4   CM4_RAM_AUDIO_HWCTL_PDN "1bit for 1 Memory Macro    (AUDIO)"
    218                      3   0   CM4_RAME_HWCTL_PDN      "1bit for 1 Memory Macro    (L1CACHE)"
    219               */
    220          
    221              /* Sleep all SYSRAM */
    222              /* 1bit for 16KB memory */
    223              /* set IDLM RAM PD to HW control        CM4_TOPRGU + 0x190, 0x194 */
    224              (pIOTCM4RGUMemCtrlTypeDef->CM4_MEM0_PDN_EN) = 0x0;
    225              (pIOTCM4RGUMemCtrlTypeDef->CM4_MEM1_PDN_EN) = 0x0; /* [7:4] Audio RAM, [3:0] L1 Cache */
    226          
    227              /* set IDLM RAM SLEEP to HW control     CM4_TOPRGU + 0x198, 0x19C */
    228              (pIOTCM4RGUMemCtrlTypeDef->CM4_MEM0_SLP_EN) = 0xFFFFFFFF;
    229              (pIOTCM4RGUMemCtrlTypeDef->CM4_MEM1_SLP_EN) = 0x00FF; /* [7:4] Audio RAM, [3:0] L1 Cache */
    230          
    231          }
    232          
    233          void hal_lp_deep_sleep()
    234          {
    235              P_IOT_CM4_RGU_MEM_CTRL_TypeDef pIOTCM4RGUMemCtrlTypeDef = (P_IOT_CM4_RGU_MEM_CTRL_TypeDef)(CM4_TOPRGU_BASE + 0x17C);
    236          
    237              /* enable RGU top_hwctl    CM4_TOPRGU + 0x180[31]  1'b1    1: deep sleep, MTCMOS power off */
    238              (pIOTCM4RGUMemCtrlTypeDef->CM4_POS_S_EN) |= (BIT(31));
    239          
    240              hal_lp_cm4_hclk_switch(LHAL_LP_CM4_HCLK_XTAL);
    241              hal_lp_deep_sleep_set_rgu();
    242          
    243              /* set HW_CONTROL   CM4_TOPCFGAON + 0x1B8[31:30]    2'b11 */
    244              HAL_REG_32(CM4_TOPCFGAON_BASE + 0x1B8) |= (BITS(30, 31));
    245          
    246              /* Can not in XIP, due to flash need AHB which should be controlled by HW instead of SW force */
    247              /* set AHB_STOP=1, MCUSYS_STOP=1    CM4_CONFG + 0x104[2:0]  3'b111 */
    248              /* HAL_REG_32(CM4_CONFIG_BASE + 0x104) |= (BITS(0, 2)); */
    249          
    250              /* enable CM4 System Control Register SleepDeep bit    0xE000ED10[2]   1'b1 */
    251              HAL_REG_32(MCU_CFG_NVIC_BASE + 0xD10) |= BIT(2);
    252          
    253              /* set CM4 code "__wfi();" */
    254              /* Could be called outside to increase flexibility */
    255          
    256              __asm volatile("dsb");
    257          
    258              __asm volatile("nop");
    259              __asm volatile("nop");
    260              __asm volatile("nop");
    261              __asm volatile("nop");
    262              __asm volatile("nop");
    263              __asm volatile("nop");
    264              __asm volatile("nop");
    265              __asm volatile("nop");
    266              __asm volatile("nop");
    267              __asm volatile("nop");
    268              __asm volatile("nop");
    269              __asm volatile("nop");
    270              __asm volatile("nop");
    271              __asm volatile("nop");
    272              __asm volatile("nop");
    273              __asm volatile("nop");
    274              __asm volatile("nop");
    275              __asm volatile("nop");
    276              __asm volatile("nop");
    277              __asm volatile("nop");
    278              __asm volatile("nop");
    279              __asm volatile("nop");
    280              __asm volatile("nop");
    281              __asm volatile("nop");
    282              __asm volatile("nop");
    283              __asm volatile("nop");
    284              __asm volatile("nop");
    285              __asm volatile("nop");
    286              __asm volatile("nop");
    287              __asm volatile("nop");
    288              __asm volatile("nop");
    289              __asm volatile("nop");
    290          
    291              __asm volatile("wfi");
    292          
    293              __asm volatile("nop");
    294              __asm volatile("nop");
    295              __asm volatile("nop");
    296              __asm volatile("nop");
    297              __asm volatile("nop");
    298              __asm volatile("nop");
    299              __asm volatile("nop");
    300              __asm volatile("nop");
    301              __asm volatile("nop");
    302              __asm volatile("nop");
    303              __asm volatile("nop");
    304              __asm volatile("nop");
    305              __asm volatile("nop");
    306              __asm volatile("nop");
    307              __asm volatile("nop");
    308              __asm volatile("nop");
    309              __asm volatile("nop");
    310              __asm volatile("nop");
    311              __asm volatile("nop");
    312              __asm volatile("nop");
    313              __asm volatile("nop");
    314              __asm volatile("nop");
    315              __asm volatile("nop");
    316              __asm volatile("nop");
    317              __asm volatile("nop");
    318              __asm volatile("nop");
    319              __asm volatile("nop");
    320              __asm volatile("nop");
    321              __asm volatile("nop");
    322              __asm volatile("nop");
    323              __asm volatile("nop");
    324              __asm volatile("nop");
    325          
    326              __asm volatile("isb");
    327          
    328              HAL_REG_32(MCU_CFG_NVIC_BASE + 0xD10) &= ~(BIT(2));
    329          }
    330          
    331          
    332          void hal_lp_legacy_sleep()
    333          {
    334              P_IOT_CM4_RGU_MEM_CTRL_TypeDef pIOTCM4RGUMemCtrlTypeDef = (P_IOT_CM4_RGU_MEM_CTRL_TypeDef)(CM4_TOPRGU_BASE + 0x17C);
    335          
    336              /* disable RGU top_hwctl   CM4_TOPRGU + 0x180[31]  1'b0    0: legacy sleep, keep MTCMOS power on */
    337              (pIOTCM4RGUMemCtrlTypeDef->CM4_POS_S_EN) &= (~BIT(31));
    338          
    339              hal_lp_cm4_hclk_switch(LHAL_LP_CM4_HCLK_XTAL);
    340              hal_lp_legacy_sleep_set_rgu();
    341          
    342              /* set HW_CONTROL   CM4_TOPCFGAON + 0x1B8[31:30]    2'b11 */
    343              HAL_REG_32(CM4_TOPCFGAON_BASE + 0x1B8) |= (BITS(30, 31));
    344          
    345              /* Can not in XIP, due to flash need AHB which should be controlled by HW instead of SW force */
    346              /* set AHB_STOP=1, MCUSYS_STOP=1    CM4_CONFG + 0x104[2:0]  3'b111 */
    347              /* HAL_REG_32(CM4_CONFIG_BASE + 0x104) |= (BITS(0, 2)); */
    348          
    349              /* enable CM4 System Control Register SleepDeep bit    0xE000ED10[2]   1'b1 */
    350              HAL_REG_32(MCU_CFG_NVIC_BASE + 0xD10) |= BIT(2);
    351          
    352              /* set CM4 code "__wfi();" */
    353              /* Could be called outside to increase flexibility */
    354              __asm volatile("dsb");
    355          
    356              __asm volatile("nop");
    357              __asm volatile("nop");
    358              __asm volatile("nop");
    359              __asm volatile("nop");
    360              __asm volatile("nop");
    361              __asm volatile("nop");
    362              __asm volatile("nop");
    363              __asm volatile("nop");
    364              __asm volatile("nop");
    365              __asm volatile("nop");
    366              __asm volatile("nop");
    367              __asm volatile("nop");
    368              __asm volatile("nop");
    369              __asm volatile("nop");
    370              __asm volatile("nop");
    371              __asm volatile("nop");
    372              __asm volatile("nop");
    373              __asm volatile("nop");
    374              __asm volatile("nop");
    375              __asm volatile("nop");
    376              __asm volatile("nop");
    377              __asm volatile("nop");
    378              __asm volatile("nop");
    379              __asm volatile("nop");
    380              __asm volatile("nop");
    381              __asm volatile("nop");
    382              __asm volatile("nop");
    383              __asm volatile("nop");
    384              __asm volatile("nop");
    385              __asm volatile("nop");
    386              __asm volatile("nop");
    387              __asm volatile("nop");
    388          
    389              __asm volatile("wfi");
    390          
    391              __asm volatile("nop");
    392              __asm volatile("nop");
    393              __asm volatile("nop");
    394              __asm volatile("nop");
    395              __asm volatile("nop");
    396              __asm volatile("nop");
    397              __asm volatile("nop");
    398              __asm volatile("nop");
    399              __asm volatile("nop");
    400              __asm volatile("nop");
    401              __asm volatile("nop");
    402              __asm volatile("nop");
    403              __asm volatile("nop");
    404              __asm volatile("nop");
    405              __asm volatile("nop");
    406              __asm volatile("nop");
    407              __asm volatile("nop");
    408              __asm volatile("nop");
    409              __asm volatile("nop");
    410              __asm volatile("nop");
    411              __asm volatile("nop");
    412              __asm volatile("nop");
    413              __asm volatile("nop");
    414              __asm volatile("nop");
    415              __asm volatile("nop");
    416              __asm volatile("nop");
    417              __asm volatile("nop");
    418              __asm volatile("nop");
    419              __asm volatile("nop");
    420              __asm volatile("nop");
    421              __asm volatile("nop");
    422              __asm volatile("nop");
    423          
    424              __asm volatile("isb");
    425          
    426              HAL_REG_32(MCU_CFG_NVIC_BASE + 0xD10) &= ~(BIT(2));
    427          }
    428          
    429          static void hal_lp_wic_isr(hal_nvic_irq_t irq_number)
    430          {
    431              /* clear WIC IRQ status */
    432              HAL_REG_32(CM4_WIC_SW_CLR_ADDR) = 0x1;
    433          
    434              hal_lp_wic_wakeup = 1;
    435          }
    436          
    437          void hal_lp_handle_intr()
    438          {
    439              hal_nvic_register_isr_handler((hal_nvic_irq_t)CM4_WIC_INT_WAKE_UP_IRQ, hal_lp_wic_isr);
    440              NVIC_SetPriority((hal_nvic_irq_t)CM4_WIC_INT_WAKE_UP_IRQ, CM4_WIC_INT_WAKE_UP_PRI);
    441              NVIC_EnableIRQ((hal_nvic_irq_t)CM4_WIC_INT_WAKE_UP_IRQ);
    442          }
    443          
    444          uint8_t hal_lp_get_wic_wakeup()
    445          {
    446              return hal_lp_wic_wakeup;
    447          }
    448          
    449          uint32_t hal_lp_get_wic_status()
    450          {
    451              return (HAL_REG_32(CM4_WIC_PEND_STA0_ADDR) & BIT(31));
    452          }
    453          

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
       0   NVIC_EnableIRQ
       4   NVIC_SetPriority
       0   hal_lp_cm4_hclk_switch
       0   hal_lp_connsys_get_own_enable_int
         0   -- Indirect call
       8   hal_lp_connsys_get_ownership
         8   -- Indirect call
       0   hal_lp_connsys_give_n9_own
         0   -- Indirect call
       8   hal_lp_deep_sleep
         8   -> hal_lp_cm4_hclk_switch
         8   -> hal_lp_deep_sleep_set_rgu
       0   hal_lp_deep_sleep_set_rgu
       0   hal_lp_get_wic_status
       0   hal_lp_get_wic_wakeup
       8   hal_lp_handle_intr
         0   -> NVIC_EnableIRQ
         8   -> NVIC_SetPriority
         8   -> hal_nvic_register_isr_handler
       8   hal_lp_legacy_sleep
         8   -> hal_lp_cm4_hclk_switch
         8   -> hal_lp_legacy_sleep_set_rgu
       0   hal_lp_legacy_sleep_set_rgu
       0   hal_lp_wic_isr


   Section sizes:

   Bytes  Function/Label
   -----  --------------
       4  ??DataTable13
       4  ??DataTable13_1
       4  ??DataTable13_10
       4  ??DataTable13_11
       4  ??DataTable13_12
       4  ??DataTable13_13
       4  ??DataTable13_14
       4  ??DataTable13_2
       4  ??DataTable13_3
       4  ??DataTable13_4
       4  ??DataTable13_5
       4  ??DataTable13_6
       4  ??DataTable13_7
       4  ??DataTable13_8
       4  ??DataTable13_9
      18  NVIC_EnableIRQ
      30  NVIC_SetPriority
      40  hal_lp_cm4_hclk_switch
      14  hal_lp_connsys_get_own_enable_int
      20  hal_lp_connsys_get_ownership
      14  hal_lp_connsys_give_n9_own
     190  hal_lp_deep_sleep
      28  hal_lp_deep_sleep_set_rgu
      10  hal_lp_get_wic_status
       6  hal_lp_get_wic_wakeup
      26  hal_lp_handle_intr
     190  hal_lp_legacy_sleep
      24  hal_lp_legacy_sleep_set_rgu
      12  hal_lp_wic_isr
       1  hal_lp_wic_wakeup
       4  ptr_connsys_get_ownership
       4  ptr_lp_connsys_get_own_enable_int
       4  ptr_lp_connsys_give_n9_own

 
  13 bytes in section .bss
 682 bytes in section .text
 
 682 bytes of CODE memory
  13 bytes of DATA memory

Errors: none
Warnings: none
