From 273e1db0e7ef7cf1b0915d0e931b7c8ac58e4a0d Mon Sep 17 00:00:00 2001
From: David Sernelius <david.sernelius@flir.se>
Date: Mon, 28 Oct 2019 08:15:32 +0100
Subject: [PATCH] Enable SNVS LP SRTC

---
 arch/arm/boot/dts/imx7ulp-ec201.dtsi | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/arch/arm/boot/dts/imx7ulp-ec201.dtsi b/arch/arm/boot/dts/imx7ulp-ec201.dtsi
index bde1cdcb4408..6ed5315bd0e7 100644
--- a/arch/arm/boot/dts/imx7ulp-ec201.dtsi
+++ b/arch/arm/boot/dts/imx7ulp-ec201.dtsi
@@ -151,6 +151,17 @@
 		m2_prio = <5>;		// Raise Cortex-M4 prio from 1 to 5
 		m5_prio = <5>;		// Raise VIU prio from 4 to 5
 	};
+
+	snvs: snvs@41070000 {
+		compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
+		reg = <0x41070000 0x10000>;
+		snvs_rtc: snvs-rtc-lp {
+			compatible = "fsl,sec-v4.0-mon-rtc-lp";
+			regmap = <&snvs>;
+			offset = <0x34>;
+			interrupts = <GIC_SPI 88 IRQ_TYPE_LEVEL_HIGH>;
+		};
+	};
 };
 
 &cpu0 {
-- 
2.17.1

