<annotationInfo>
<item  id="15" filename="inline_lec8Ex1.c" linenumber="21" name="sext_ln21" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln21_fu_93_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="16" filename="inline_lec8Ex1.c" linenumber="31" name="sext_ln31" contextFuncName="squared" moduleName="lec8Ex1" rtlName="sext_ln31_fu_97_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="17" filename="inline_lec8Ex1.c" linenumber="31" name="res" contextFuncName="squared" moduleName="lec8Ex1" rtlName="res_fu_101_p2" latency="0" BRAM="-1" DSP="3" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="18" filename="inline_lec8Ex1.c" linenumber="21" name="add_ln21_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln21_1_fu_107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="19" filename="inline_lec8Ex1.c" linenumber="21" name="sext_ln21_1" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="sext_ln21_1_fu_113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="23" filename="inline_lec8Ex1.c" linenumber="14" name="icmp_ln14" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="icmp_ln14_fu_117_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="25" filename="inline_lec8Ex1.c" linenumber="14" name="i" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="i_fu_123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="29" filename="inline_lec8Ex1.c" linenumber="16" name="zext_ln16" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="zext_ln16_fu_129_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="32" filename="inline_lec8Ex1.c" linenumber="21" name="mul_ln21" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="mul_ln21_fu_134_p2" latency="0" BRAM="-1" DSP="2" FF="0" LUT="21" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="33" filename="inline_lec8Ex1.c" linenumber="21" name="add_ln21" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="add_ln21_fu_139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
<item  id="34" filename="inline_lec8Ex1.c" linenumber="21" name="y" contextFuncName="lec8Ex1" moduleName="lec8Ex1" rtlName="out_r_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="/afs/hep.wisc.edu/home/rsimeon/tac_hep_fpga/TAC-HEP-FPGA-HLS/week4/homework/pragma_variations"><\/item>
</annotationInfo>
