{
    "created_time": "2019-10-04T06:41:29Z",
    "files": [
        {
            "attachment_folder": "",
            "attachments": [
            ],
            "created_time": "2019-10-04T06:41:35Z",
            "modified_time": "2019-10-04T06:41:49Z",
            "name": "Z3.md",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "attachments": [
            ],
            "created_time": "2019-10-04T06:41:44Z",
            "modified_time": "2019-10-04T06:41:46Z",
            "name": "SAT_Solver.md",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "attachments": [
            ],
            "created_time": "2019-10-04T07:26:11Z",
            "modified_time": "2019-10-04T10:03:41Z",
            "name": "布尔可满足问题.md",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "attachments": [
            ],
            "created_time": "2019-10-04T07:36:52Z",
            "modified_time": "2019-10-04T07:41:23Z",
            "name": "FPGA.md",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "attachments": [
            ],
            "created_time": "2019-10-04T07:39:47Z",
            "modified_time": "2019-10-04T08:18:39Z",
            "name": "赛灵思（Xilinx）的ISE.md",
            "tags": [
            ]
        },
        {
            "attachment_folder": "",
            "attachments": [
            ],
            "created_time": "2019-10-04T07:39:55Z",
            "modified_time": "2019-10-04T08:20:53Z",
            "name": "Altera的QuartusⅡ.md",
            "tags": [
            ]
        }
    ],
    "sub_directories": [
    ],
    "version": "1"
}
