<stg><name>exp_generic<decimal16></name>


<trans_list>

<trans id="146" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:0  %x_read = call half @_ssdm_op_Read.ap_auto.half(half %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:2  %p_Val2_s = bitcast half %x_read to i16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ifconv:3  %p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %tmp_V = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %p_Val2_s, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="16">
<![CDATA[
_ifconv:5  %tmp_V_1 = trunc i16 %p_Val2_s to i10

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:6  %icmp_ln833 = icmp eq i5 %tmp_V, -1

]]></Node>
<StgValue><ssdm name="icmp_ln833"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:7  %icmp_ln837 = icmp ne i10 %tmp_V_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln837"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:8  %and_ln209 = and i1 %icmp_ln833, %icmp_ln837

]]></Node>
<StgValue><ssdm name="and_ln209"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:9  %icmp_ln833_1 = icmp eq i10 %tmp_V_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln833_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:10  %and_ln18 = and i1 %icmp_ln833, %icmp_ln833_1

]]></Node>
<StgValue><ssdm name="and_ln18"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:17  %zext_ln659 = zext i5 %tmp_V to i6

]]></Node>
<StgValue><ssdm name="zext_ln659"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:18  %m_exp = add i6 -15, %zext_ln659

]]></Node>
<StgValue><ssdm name="m_exp"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="10">
<![CDATA[
_ifconv:19  %p_Result_s = call i12 @_ssdm_op_BitConcatenate.i12.i2.i10(i2 1, i10 %tmp_V_1)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:20  %e_frac_V = sub i12 0, %p_Result_s

]]></Node>
<StgValue><ssdm name="e_frac_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:21  %select_ln253 = select i1 %p_Result_12, i12 %e_frac_V, i12 %p_Result_s

]]></Node>
<StgValue><ssdm name="select_ln253"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
_ifconv:22  %m_frac_l_V = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %select_ln253, i3 0)

]]></Node>
<StgValue><ssdm name="m_frac_l_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv:23  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %m_exp, i32 5)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:24  %sub_ln1311 = sub i5 15, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="5">
<![CDATA[
_ifconv:25  %sext_ln1311 = sext i5 %sub_ln1311 to i6

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:26  %m_exp_2 = select i1 %isNeg, i6 %sext_ln1311, i6 %m_exp

]]></Node>
<StgValue><ssdm name="m_exp_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:28  %sext_ln1311_2 = sext i6 %m_exp_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="6">
<![CDATA[
_ifconv:29  %sext_ln1311_3 = sext i6 %m_exp_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln1311_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="15">
<![CDATA[
_ifconv:30  %sext_ln1287 = sext i15 %m_frac_l_V to i32

]]></Node>
<StgValue><ssdm name="sext_ln1287"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:32  %ashr_ln1287 = ashr i15 %m_frac_l_V, %sext_ln1311_3

]]></Node>
<StgValue><ssdm name="ashr_ln1287"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="19" op_0_bw="15">
<![CDATA[
_ifconv:33  %sext_ln1287_1 = sext i15 %ashr_ln1287 to i19

]]></Node>
<StgValue><ssdm name="sext_ln1287_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %shl_ln1253 = shl i32 %sext_ln1287, %sext_ln1311_2

]]></Node>
<StgValue><ssdm name="shl_ln1253"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="32">
<![CDATA[
_ifconv:35  %trunc_ln1310 = trunc i32 %shl_ln1253 to i19

]]></Node>
<StgValue><ssdm name="trunc_ln1310"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
_ifconv:36  %r_V_6 = select i1 %isNeg, i19 %sext_ln1287_1, i19 %trunc_ln1310

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %m_fix_l_V = call i16 @_ssdm_op_PartSelect.i16.i19.i32.i32(i19 %r_V_6, i32 3, i32 18)

]]></Node>
<StgValue><ssdm name="m_fix_l_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:41  %m_fix_hi_V = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %r_V_6, i32 9, i32 18)

]]></Node>
<StgValue><ssdm name="m_fix_hi_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ifconv:42  %p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %r_V_6, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="19" op_0_bw="10">
<![CDATA[
_ifconv:43  %r_V = sext i10 %m_fix_hi_V to i19

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:44  %r_V_7 = mul i19 369, %r_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:79  %icmp_ln338 = icmp sgt i6 %m_exp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln338"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="6">
<![CDATA[
_ifconv:27  %sext_ln1311_1 = sext i6 %m_exp_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="19" op_0_bw="15">
<![CDATA[
_ifconv:31  %sext_ln1285 = sext i15 %m_frac_l_V to i19

]]></Node>
<StgValue><ssdm name="sext_ln1285"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="32">
<![CDATA[
_ifconv:38  %sext_ln1311_2cast = trunc i32 %sext_ln1311_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln1311_2cast"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:39  %shl_ln1253_1 = shl i16 %m_fix_l_V, %sext_ln1311_2cast

]]></Node>
<StgValue><ssdm name="shl_ln1253_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:40  %ashr_ln1287_1 = ashr i16 %m_fix_l_V, %sext_ln1311_1

]]></Node>
<StgValue><ssdm name="ashr_ln1287_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:44  %r_V_7 = mul i19 369, %r_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:80  %select_ln1322 = select i1 %isNeg, i16 %shl_ln1253_1, i16 %ashr_ln1287_1

]]></Node>
<StgValue><ssdm name="select_ln1322"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
_ifconv:81  %shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %select_ln1322, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:82  %icmp_ln338_1 = icmp ne i19 %shl_ln, %sext_ln1285

]]></Node>
<StgValue><ssdm name="icmp_ln338_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:44  %r_V_7 = mul i19 369, %r_V

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="12">
<![CDATA[
_ifconv:45  %rhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i1.i12(i1 %p_Result_13, i12 -2048)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="19" op_0_bw="13">
<![CDATA[
_ifconv:46  %sext_ln682 = sext i13 %rhs_V to i19

]]></Node>
<StgValue><ssdm name="sext_ln682"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:47  %ret_V_2 = add i19 %r_V_7, %sext_ln682

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:47  %ret_V_2 = add i19 %r_V_7, %sext_ln682

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="7" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:48  %tmp_1 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %ret_V_2, i32 12, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ifconv:49  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_2, i32 18)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="19">
<![CDATA[
_ifconv:50  %trunc_ln805 = trunc i19 %ret_V_2 to i12

]]></Node>
<StgValue><ssdm name="trunc_ln805"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:51  %icmp_ln805 = icmp eq i12 %trunc_ln805, 0

]]></Node>
<StgValue><ssdm name="icmp_ln805"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:52  %add_ln805 = add i7 1, %tmp_1

]]></Node>
<StgValue><ssdm name="add_ln805"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:53  %select_ln805 = select i1 %icmp_ln805, i7 %tmp_1, i7 %add_ln805

]]></Node>
<StgValue><ssdm name="select_ln805"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:54  %r_exp_V_3 = select i1 %p_Result_7, i7 %select_ln805, i7 %tmp_1

]]></Node>
<StgValue><ssdm name="r_exp_V_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="26" op_0_bw="7">
<![CDATA[
_ifconv:55  %r_V_3 = sext i7 %r_exp_V_3 to i26

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:56  %r_V_8 = mul i26 363408, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:56  %r_V_8 = mul i26 363408, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:56  %r_V_8 = mul i26 363408, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv:56  %r_V_8 = mul i26 363408, %r_V_3

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="21" op_0_bw="19">
<![CDATA[
_ifconv:57  %lhs_V = sext i19 %r_V_6 to i21

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="19" op_0_bw="19" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:58  %tmp_4 = call i19 @_ssdm_op_PartSelect.i19.i26.i32.i32(i26 %r_V_8, i32 7, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="20" op_1_bw="19" op_2_bw="1">
<![CDATA[
_ifconv:59  %rhs_V_1 = call i20 @_ssdm_op_BitConcatenate.i20.i19.i1(i19 %tmp_4, i1 false)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="21" op_0_bw="20">
<![CDATA[
_ifconv:60  %sext_ln682_1 = sext i20 %rhs_V_1 to i21

]]></Node>
<StgValue><ssdm name="sext_ln682_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ifconv:61  %ret_V_3 = sub i21 %lhs_V, %sext_ln682_1

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:62  %m_diff_hi_V = call i9 @_ssdm_op_PartSelect.i9.i21.i32.i32(i21 %ret_V_3, i32 4, i32 12)

]]></Node>
<StgValue><ssdm name="m_diff_hi_V"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="21">
<![CDATA[
_ifconv:63  %m_diff_lo_V = trunc i21 %ret_V_3 to i4

]]></Node>
<StgValue><ssdm name="m_diff_lo_V"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:64  %zext_ln498 = zext i9 %m_diff_hi_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln498"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:65  %table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr = getelementptr [512 x i14]* @table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i64 0, i64 %zext_ln498

]]></Node>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="9">
<![CDATA[
_ifconv:66  %exp_Z1_V = load i14* %table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 2

]]></Node>
<StgValue><ssdm name="exp_Z1_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="9">
<![CDATA[
_ifconv:66  %exp_Z1_V = load i14* %table_exp_Z1_ap_ufixed_14_1_ap_q_mode_5_ap_o_mode_3_0_array_V_addr, align 2

]]></Node>
<StgValue><ssdm name="exp_Z1_V"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:67  %exp_Z1_hi_V = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %exp_Z1_V, i32 9, i32 13)

]]></Node>
<StgValue><ssdm name="exp_Z1_hi_V"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="5">
<![CDATA[
_ifconv:70  %zext_ln1070 = zext i5 %exp_Z1_hi_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln1070"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="4">
<![CDATA[
_ifconv:71  %zext_ln1072 = zext i4 %m_diff_lo_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln1072"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:72  %r_V_9 = mul i9 %zext_ln1072, %zext_ln1070

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="87" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:72  %r_V_9 = mul i9 %zext_ln1072, %zext_ln1070

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="14">
<![CDATA[
_ifconv:68  %lhs_V_1 = zext i14 %exp_Z1_V to i15

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ifconv:69  %ret_V_4 = add i15 4, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:72  %r_V_9 = mul i9 %zext_ln1072, %zext_ln1070

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="19" op_0_bw="19" op_1_bw="15" op_2_bw="4">
<![CDATA[
_ifconv:73  %lhs_V_2 = call i19 @_ssdm_op_BitConcatenate.i19.i15.i4(i15 %ret_V_4, i4 0)

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="19" op_0_bw="9">
<![CDATA[
_ifconv:74  %zext_ln657 = zext i9 %r_V_9 to i19

]]></Node>
<StgValue><ssdm name="zext_ln657"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:75  %ret_V_5 = add i19 %zext_ln657, %lhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln187"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:11  %xor_ln936 = xor i1 %p_Result_12, true

]]></Node>
<StgValue><ssdm name="xor_ln936"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:12  %x_is_pinf = and i1 %and_ln18, %xor_ln936

]]></Node>
<StgValue><ssdm name="x_is_pinf"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:13  %or_ln214 = or i1 %and_ln209, %x_is_pinf

]]></Node>
<StgValue><ssdm name="or_ln214"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:14  %select_ln214 = select i1 %and_ln209, half 0x7FFFFC0000000000, half 0x7FF0000000000000

]]></Node>
<StgValue><ssdm name="select_ln214"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:15  %or_ln214_1 = or i1 %and_ln209, %and_ln18

]]></Node>
<StgValue><ssdm name="or_ln214_1"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:16  %select_ln214_1 = select i1 %or_ln214, half %select_ln214, half 0x0

]]></Node>
<StgValue><ssdm name="select_ln214_1"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:75  %ret_V_5 = add i19 %zext_ln657, %lhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
_ifconv:76  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_5, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:77  %r_exp_V = add i7 -1, %r_exp_V_3

]]></Node>
<StgValue><ssdm name="r_exp_V"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
_ifconv:78  %r_exp_V_2 = select i1 %tmp_9, i7 %r_exp_V_3, i7 %r_exp_V

]]></Node>
<StgValue><ssdm name="r_exp_V_2"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:83  %tmp_10 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %r_exp_V_2, i32 4, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:84  %icmp_ln849 = icmp sgt i3 %tmp_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln849"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %or_ln338 = or i1 %icmp_ln338_1, %icmp_ln849

]]></Node>
<StgValue><ssdm name="or_ln338"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ifconv:86  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %select_ln253, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:87  %select_ln339 = select i1 %tmp_11, half 0x0, half 0x7FF0000000000000

]]></Node>
<StgValue><ssdm name="select_ln339"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:88  %icmp_ln853 = icmp slt i7 %r_exp_V_2, -14

]]></Node>
<StgValue><ssdm name="icmp_ln853"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:89  %tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %ret_V_5, i32 6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="10" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:90  %tmp_3 = call i10 @_ssdm_op_PartSelect.i10.i19.i32.i32(i19 %ret_V_5, i32 7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:91  %tmp_V_2 = select i1 %tmp_9, i10 %tmp_3, i10 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="7">
<![CDATA[
_ifconv:92  %trunc_ln168 = trunc i7 %r_exp_V_2 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln168"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ifconv:93  %out_exp_V = add i5 15, %trunc_ln168

]]></Node>
<StgValue><ssdm name="out_exp_V"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="16" op_1_bw="1" op_2_bw="5" op_3_bw="10">
<![CDATA[
_ifconv:94  %p_Result_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i5.i10(i1 false, i5 %out_exp_V, i10 %tmp_V_2) nounwind

]]></Node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:95  %bitcast_ln667 = bitcast i16 %p_Result_14 to half

]]></Node>
<StgValue><ssdm name="bitcast_ln667"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:96  %xor_ln214 = xor i1 %or_ln214_1, true

]]></Node>
<StgValue><ssdm name="xor_ln214"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97  %and_ln338 = and i1 %icmp_ln338, %or_ln338

]]></Node>
<StgValue><ssdm name="and_ln338"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:98  %xor_ln338 = xor i1 %icmp_ln338, true

]]></Node>
<StgValue><ssdm name="xor_ln338"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:99  %and_ln849 = and i1 %icmp_ln849, %xor_ln338

]]></Node>
<StgValue><ssdm name="and_ln849"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:100  %or_ln849 = or i1 %and_ln338, %and_ln849

]]></Node>
<StgValue><ssdm name="or_ln849"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:101  %sel_tmp5 = and i1 %or_ln849, %xor_ln214

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:102  %sel_tmp6 = select i1 %sel_tmp5, half %select_ln339, half %bitcast_ln667

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:103  %select_ln214_2 = select i1 %or_ln214_1, half %select_ln214_1, half %sel_tmp6

]]></Node>
<StgValue><ssdm name="select_ln214_2"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:104  %xor_ln338_1 = xor i1 %or_ln338, true

]]></Node>
<StgValue><ssdm name="xor_ln338_1"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:105  %and_ln338_1 = and i1 %icmp_ln338, %xor_ln338_1

]]></Node>
<StgValue><ssdm name="and_ln338_1"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:106  %or_ln849_1 = or i1 %icmp_ln338, %icmp_ln849

]]></Node>
<StgValue><ssdm name="or_ln849_1"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:107  %xor_ln849 = xor i1 %or_ln849_1, true

]]></Node>
<StgValue><ssdm name="xor_ln849"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:108  %or_ln849_2 = or i1 %and_ln338_1, %xor_ln849

]]></Node>
<StgValue><ssdm name="or_ln849_2"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:109  %tmp = and i1 %or_ln849_2, %xor_ln214

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:110  %sel_tmp16 = and i1 %tmp, %icmp_ln853

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:111  %UnifiedRetVal = select i1 %sel_tmp16, half 0x0, half %select_ln214_2

]]></Node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="16">
<![CDATA[
_ifconv:112  ret half %UnifiedRetVal

]]></Node>
<StgValue><ssdm name="ret_ln368"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
