read -sv run_verilog_mid/adder_32b_10_74_27a7bb46c8ed4261efb7d143178308f4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_74_27a7bb46c8ed4261efb7d143178308f4_yosys.v
