INFO-FLOW: Workspace C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1 opened at Wed Nov 16 11:43:02 +0100 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010-clg400-1 
Execute       create_platform xc7z010-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 3.377 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.578 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 3.715 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.234 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.11 seconds; current allocated memory: 676.988 MB.
INFO: [HLS 200-10] Analyzing design file 'CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c as C
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c -foptimization-record-file=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.c.clang.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.c.clang.err.log 
Command       ap_eval done; 0.691 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute       set_directive_top fir -name=fir 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/clang.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.316 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.357 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c std=gnu99 -target fpga  -directive=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.107 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c.clang-tidy.loop-label.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.102 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.139 sec.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.232 sec.
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c.clang.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.pp.0.c.clang.err.log 
Command       ap_eval done; 0.324 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.493 seconds; current allocated memory: 677.730 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.g.bc -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.109 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.113 sec.
Execute       run_link_or_opt -opt -out C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.321 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.329 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.032 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.037 sec.
Execute       run_link_or_opt -opt -out C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fir -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fir -reflow-float-conversion -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.178 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.183 sec.
Execute       run_link_or_opt -out C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.147 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.151 sec.
Execute       run_link_or_opt -opt -out C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fir 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fir -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.127 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.132 sec.
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fir -mllvm -hls-db-dir -mllvm C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.706 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:215:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)'
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:845:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:845:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb0EEC2EDq23_j' into 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:325:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:325:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:325:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:324:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:323:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)'
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:372:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:372:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:372:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:371:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb0EEC2EDq55_j' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<55, 31, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1487:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1453:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1510:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1516:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1514:14)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi55ELb0EEC2EDq55_j' into 'ap_int_base<55, false>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, false>::ap_int_base(int)' into 'ap_int_base<55, false>::RType<55, false>::arg1 operator>><55, false>(ap_int_base<55, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:357:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<55, false>::operator==<55, false>(ap_int_base<55, false> const&) const' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, false>::RType<55, false>::arg1 operator>><55, false>(ap_int_base<55, false> const&, int)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, false>::ap_int_base(int)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<55, false>::operator==<55, false>(ap_int_base<55, false> const&) const' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, false>::RType<55, false>::arg1 operator>><55, false>(ap_int_base<55, false> const&, int)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, false>::ap_int_base(int)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<55, false>::ap_int_base(int)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 9, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<8, 8, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb0EEC2EDq10_j' into 'ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<10, 10, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1654:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:13031)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)'
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:379:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi9ELb0EEC2EDq9_j' into 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<9, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1653:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:2376:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:2075)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<8, 8, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<8, 8, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)'
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, true>::ssdm_int(signed char)' into 'ap_int_base<8, true>::ap_int_base(int)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::ap_int_base(int)' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:983:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1024:95)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, true>::to_uint() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1024:112)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_uint() const' into 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned char() const' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1191:116)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<8, 8, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator unsigned char() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:112:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:99:17)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<55, 31, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:71:73)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:96:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:94:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:94:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:94:12)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 9, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:86:96)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:65:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>(float, bool, hls::enable_if<!(std::numeric_limits<unsigned char>::is_signed), bool>::type)' into 'unsigned char generic_cast_IEEE754<unsigned char, float>(float, bool)' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'unsigned char generic_cast_IEEE754<unsigned char, float>(float, bool)' into '__hls_fptoui_float_i8' (C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:63:0)
INFO: [HLS 214-178] Inlining function '__hls_fptoui_float_i8' into 'fir' (CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:9:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.088 seconds; current allocated memory: 680.656 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 680.656 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fir -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.0.bc -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.283 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 704.031 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.1.bc -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.144 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.126 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 725.684 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.g.1.bc to C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.o.1.bc -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:16) in function 'fir' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'shift_reg' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'shift_reg' in dimension 1 completely.
Command         transform done; 0.295 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.151 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 769.203 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.o.2.bc -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.163 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 776.613 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.25 sec.
Command     elaborate done; 11.881 sec.
Execute     ap_eval exec zip -j C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.121 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fir' ...
Execute       ap_set_top_model fir 
Execute       get_model_list fir -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fir 
Execute       preproc_iomode -model fir_Pipeline_VITIS_LOOP_18_1 
Execute       get_model_list fir -filter all-wo-channel 
INFO-FLOW: Model list for configure: fir_Pipeline_VITIS_LOOP_18_1 fir
INFO-FLOW: Configuring Module : fir_Pipeline_VITIS_LOOP_18_1 ...
Execute       set_default_model fir_Pipeline_VITIS_LOOP_18_1 
Execute       apply_spec_resource_limit fir_Pipeline_VITIS_LOOP_18_1 
INFO-FLOW: Configuring Module : fir ...
Execute       set_default_model fir 
Execute       apply_spec_resource_limit fir 
INFO-FLOW: Model list for preprocess: fir_Pipeline_VITIS_LOOP_18_1 fir
INFO-FLOW: Preprocessing Module: fir_Pipeline_VITIS_LOOP_18_1 ...
Execute       set_default_model fir_Pipeline_VITIS_LOOP_18_1 
Execute       cdfg_preprocess -model fir_Pipeline_VITIS_LOOP_18_1 
Execute       rtl_gen_preprocess fir_Pipeline_VITIS_LOOP_18_1 
INFO-FLOW: Preprocessing Module: fir ...
Execute       set_default_model fir 
Execute       cdfg_preprocess -model fir 
Execute       rtl_gen_preprocess fir 
INFO-FLOW: Model list for synthesis: fir_Pipeline_VITIS_LOOP_18_1 fir
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir_Pipeline_VITIS_LOOP_18_1 
Execute       schedule -model fir_Pipeline_VITIS_LOOP_18_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('acc_write_ln18', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18) of variable 'acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21 on local variable 'acc' and 'load' operation ('acc_load', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) on local variable 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('acc_write_ln18', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18) of variable 'acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21 on local variable 'acc' and 'load' operation ('acc_load', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) on local variable 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('acc_write_ln18', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18) of variable 'acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21 on local variable 'acc' and 'load' operation ('acc_load', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) on local variable 'acc'.
WARNING: [HLS 200-880] The II Violation in module 'fir_Pipeline_VITIS_LOOP_18_1' (loop 'VITIS_LOOP_18_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('acc_write_ln18', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18) of variable 'acc', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21 on local variable 'acc' and 'load' operation ('acc_load', CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:21) on local variable 'acc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 11, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.239 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 780.734 MB.
Execute       syn_report -verbosereport -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.sched.adb -f 
INFO-FLOW: Finish scheduling fir_Pipeline_VITIS_LOOP_18_1.
Execute       set_default_model fir_Pipeline_VITIS_LOOP_18_1 
Execute       bind -model fir_Pipeline_VITIS_LOOP_18_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 781.922 MB.
Execute       syn_report -verbosereport -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.bind.adb -f 
INFO-FLOW: Finish binding fir_Pipeline_VITIS_LOOP_18_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fir 
Execute       schedule -model fir 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.168 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 782.422 MB.
Execute       syn_report -verbosereport -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.136 sec.
Execute       db_write -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.sched.adb -f 
INFO-FLOW: Finish scheduling fir.
Execute       set_default_model fir 
Execute       bind -model fir 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.141 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 782.762 MB.
Execute       syn_report -verbosereport -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.105 sec.
Execute       db_write -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.bind.adb -f 
INFO-FLOW: Finish binding fir.
Execute       get_model_list fir -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fir_Pipeline_VITIS_LOOP_18_1 
Execute       rtl_gen_preprocess fir 
INFO-FLOW: Model list for RTL generation: fir_Pipeline_VITIS_LOOP_18_1 fir
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir_Pipeline_VITIS_LOOP_18_1 -top_prefix fir_ -sub_prefix fir_ -mg_file C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'shift_reg_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fir_Pipeline_VITIS_LOOP_18_1' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir_Pipeline_VITIS_LOOP_18_1'.
Command       create_rtl_model done; 0.109 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 784.562 MB.
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir_Pipeline_VITIS_LOOP_18_1 -style xilinx -f -lang vhdl -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/syn/vhdl/fir_fir_Pipeline_VITIS_LOOP_18_1 
Execute       gen_rtl fir_Pipeline_VITIS_LOOP_18_1 -style xilinx -f -lang vlog -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/syn/verilog/fir_fir_Pipeline_VITIS_LOOP_18_1 
Execute       syn_report -csynth -model fir_Pipeline_VITIS_LOOP_18_1 -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/syn/report/fir_Pipeline_VITIS_LOOP_18_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fir_Pipeline_VITIS_LOOP_18_1 -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/syn/report/fir_Pipeline_VITIS_LOOP_18_1_csynth.xml 
Execute       syn_report -verbosereport -model fir_Pipeline_VITIS_LOOP_18_1 -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model fir_Pipeline_VITIS_LOOP_18_1 -f -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.adb 
Execute       db_write -model fir_Pipeline_VITIS_LOOP_18_1 -bindview -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir_Pipeline_VITIS_LOOP_18_1 -p C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fir' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model fir -top_prefix  -sub_prefix fir_ -mg_file C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fir/output_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fir' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'output_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fir'.
Command       create_rtl_model done; 0.267 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.467 seconds; current allocated memory: 787.156 MB.
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute       gen_rtl fir -istop -style xilinx -f -lang vhdl -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/syn/vhdl/fir 
Execute       gen_rtl fir -istop -style xilinx -f -lang vlog -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/syn/verilog/fir 
Execute       syn_report -csynth -model fir -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/syn/report/fir_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model fir -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/syn/report/fir_csynth.xml 
Execute       syn_report -verbosereport -model fir -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.142 sec.
Execute       db_write -model fir -f -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.adb 
Execute       db_write -model fir -bindview -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fir -p C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir 
Execute       export_constraint_db -f -tool general -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.constraint.tcl 
Execute       syn_report -designview -model fir -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.design.xml 
Execute       syn_report -csynthDesign -model fir -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model fir -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fir -o C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.protoinst 
Execute       sc_get_clocks fir 
Execute       sc_get_portdomain fir 
INFO-FLOW: Model list for RTL component generation: fir_Pipeline_VITIS_LOOP_18_1 fir
INFO-FLOW: Handling components in module [fir_Pipeline_VITIS_LOOP_18_1] ... 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.compgen.tcl 
INFO-FLOW: Found component fir_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fir_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fir] ... 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.tcl 
INFO-FLOW: Found component fir_fadd_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model fir_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component fir_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model fir_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component fir_uitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model fir_uitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component fir_sitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model fir_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component fir_control_s_axi.
INFO-FLOW: Append model fir_control_s_axi
INFO-FLOW: Append model fir_Pipeline_VITIS_LOOP_18_1
INFO-FLOW: Append model fir
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fir_flow_control_loop_pipe_sequential_init fir_fadd_32ns_32ns_32_5_full_dsp_1 fir_fmul_32ns_32ns_32_4_max_dsp_1 fir_uitofp_32ns_32_6_no_dsp_1 fir_sitofp_32ns_32_6_no_dsp_1 fir_control_s_axi fir_Pipeline_VITIS_LOOP_18_1 fir
INFO-FLOW: Generating C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fir_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fir_fadd_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model fir_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model fir_uitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model fir_sitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model fir_control_s_axi
INFO-FLOW: To file: write model fir_Pipeline_VITIS_LOOP_18_1
INFO-FLOW: To file: write model fir
INFO-FLOW: Generating C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/vlog' tclDir='C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db' modelList='fir_flow_control_loop_pipe_sequential_init
fir_fadd_32ns_32ns_32_5_full_dsp_1
fir_fmul_32ns_32ns_32_4_max_dsp_1
fir_uitofp_32ns_32_6_no_dsp_1
fir_sitofp_32ns_32_6_no_dsp_1
fir_control_s_axi
fir_Pipeline_VITIS_LOOP_18_1
fir
' expOnly='0'
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.compgen.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.089 seconds; current allocated memory: 791.555 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='fir_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fir_flow_control_loop_pipe_sequential_init
fir_fadd_32ns_32ns_32_5_full_dsp_1
fir_fmul_32ns_32ns_32_4_max_dsp_1
fir_uitofp_32ns_32_6_no_dsp_1
fir_sitofp_32ns_32_6_no_dsp_1
fir_control_s_axi
fir_Pipeline_VITIS_LOOP_18_1
fir
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.dataonly.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.dataonly.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.dataonly.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.tbgen.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.constraint.tcl 
Execute       sc_get_clocks fir 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/impl/misc/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/impl/misc/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/impl/misc/fir_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
Execute       source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/impl/misc/fir_uitofp_32ns_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE fir LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST fir MODULE2INSTS {fir fir fir_Pipeline_VITIS_LOOP_18_1 grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89} INST2MODULE {fir fir grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89 fir_Pipeline_VITIS_LOOP_18_1} INSTDATA {fir {DEPTH 1 CHILDREN grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89} grp_fir_Pipeline_VITIS_LOOP_18_1_fu_89 {DEPTH 2 CHILDREN {}}} MODULEDATA {fir_Pipeline_VITIS_LOOP_18_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_95_p2 SOURCE CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fir {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U6 SOURCE CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23 VARIABLE mul8 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5 SOURCE CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:23 VARIABLE acc LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_5_full_dsp_1_U5 SOURCE CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c:25 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fadd}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_157_p2 SOURCE {C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346} VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_171_p2 SOURCE {C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/include/header_files\ap_fixed_base.h:1512} VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 5 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 795.762 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for fir.
INFO: [VLOG 209-307] Generating Verilog RTL for fir.
Execute       syn_report -model fir -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
Command     autosyn done; 3.842 sec.
Command   csynth_design done; 15.875 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 15.875 seconds; current allocated memory: 119.375 MB.
Command ap_source done; 29.932 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1 opened at Wed Nov 16 11:45:19 +0100 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010clg400-1 
Execute       create_platform xc7z010clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 3.324 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.508 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip
Execute     config_export -output=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip 
Command   open_solution done; 3.67 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.235 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -output C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip 
INFO: [HLS 200-1510] Running: config_export -output C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip 
Execute     config_export -format=ip_catalog -output=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=fir xml_exists=0
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fir
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=8 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='fir_flow_control_loop_pipe_sequential_init
fir_fadd_32ns_32ns_32_5_full_dsp_1
fir_fmul_32ns_32ns_32_4_max_dsp_1
fir_uitofp_32ns_32_6_no_dsp_1
fir_sitofp_32ns_32_6_no_dsp_1
fir_control_s_axi
fir_Pipeline_VITIS_LOOP_18_1
fir
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.dataonly.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.dataonly.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.dataonly.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir_Pipeline_VITIS_LOOP_18_1.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.constraint.tcl 
Execute     sc_get_clocks fir 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/impl/misc/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/impl/misc/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/impl/misc/fir_sitofp_32ns_32_6_no_dsp_1_ip.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/impl/misc/fir_uitofp_32ns_32_6_no_dsp_1_ip.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to fir
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.dataonly.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.compgen.dataonly.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=fir
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.constraint.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s KentStianZip/export.zip 
INFO: [HLS 200-802] Generated output file KentStianZip/export.zip
Command   export_design done; 47.011 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 47.011 seconds; current allocated memory: 8.930 MB.
Command ap_source done; 61.026 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1 opened at Wed Nov 16 11:49:46 +0100 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010clg400-1 
Execute       create_platform xc7z010clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 3.426 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.598 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip
Execute     config_export -output=C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.742 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.112 sec.
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.219 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -output C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStianZip -rtl verilog 
Execute   cosim_design -trace_level all 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/tb.c C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/./sim/autowrap/testbench/tb.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/./sim/autowrap/testbench/tb.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/./sim/autowrap/testbench/tb.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Command     clang_tidy done; 0.189 sec.
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/CS4110-HLS-Tutorial-master/CS4110-HLS-Tutorial-master/src/hls/fir.c C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/./sim/autowrap/testbench/fir.c_pre.c
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/./sim/autowrap/testbench/fir.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/./sim/autowrap/testbench/fir.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.195 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/.autopilot/db/fir.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 29.875 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 76.31 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 76.31 seconds; current allocated memory: 7.754 MB.
Command ap_source done; 90.36 sec.
Execute cleanup_all 
