
Command.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00002864  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80004a00  80004a00  00004e00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000178  80004c00  80004c00  00005000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000021c  00000004  80004d78  00005404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001600  00000220  80004f94  00005620  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  00005620  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000af0  00000000  00000000  00005650  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00001d41  00000000  00000000  00006140  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   000108e4  00000000  00000000  00007e81  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000026a2  00000000  00000000  00018765  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000a6d4  00000000  00000000  0001ae07  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001b54  00000000  00000000  000254dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00003632  00000000  00000000  00027030  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00004119  00000000  00000000  0002a662  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 00fee65d  00000000  00000000  0002e77b  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 18 .debug_ranges 00000b50  00000000  00000000  0101cdd8  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf ed 24 	sub	pc,pc,-4828

Disassembly of section .text:

80002004 <sd_mmc_spi_get_capacity>:
80002004:	d4 01       	pushm	lr
80002006:	4c 18       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002008:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000200a:	4c 18       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x108>
8000200c:	11 8a       	ld.ub	r10,r8[0x0]
8000200e:	30 38       	mov	r8,3
80002010:	f0 0a 18 00 	cp.b	r10,r8
80002014:	c2 71       	brne	80002062 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002016:	4b d8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002018:	f1 3a 00 08 	ld.ub	r10,r8[8]
8000201c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002020:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002024:	11 fa       	ld.ub	r10,r8[0x7]
80002026:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000202a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
8000202e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002030:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002034:	16 99       	mov	r9,r11
80002036:	f4 08 15 13 	lsl	r8,r10,0x13
8000203a:	4b 6a       	lddpc	r10,80002110 <sd_mmc_spi_get_capacity+0x10c>
8000203c:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002040:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002044:	4b 48       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
80002046:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002048:	f4 ea 00 00 	ld.d	r10,r10[0]
8000204c:	90 09       	ld.sh	r9,r8[0x0]
8000204e:	f4 08 16 09 	lsr	r8,r10,0x9
80002052:	f1 eb 11 78 	or	r8,r8,r11<<0x17
80002056:	20 18       	sub	r8,1
80002058:	b7 79       	lsl	r9,0x17
8000205a:	12 08       	add	r8,r9
8000205c:	4a f9       	lddpc	r9,80002118 <sd_mmc_spi_get_capacity+0x114>
8000205e:	93 08       	st.w	r9[0x0],r8
80002060:	c4 28       	rjmp	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002062:	4a a8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002064:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002068:	f1 39 00 08 	ld.ub	r9,r8[8]
8000206c:	a7 89       	lsr	r9,0x6
8000206e:	11 fe       	ld.ub	lr,r8[0x7]
80002070:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002074:	11 ee       	ld.ub	lr,r8[0x6]
80002076:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
8000207a:	ab 6e       	lsl	lr,0xa
8000207c:	1c 09       	add	r9,lr
8000207e:	2f f9       	sub	r9,-1
80002080:	f1 38 00 09 	ld.ub	r8,r8[9]
80002084:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002088:	f8 0e 16 07 	lsr	lr,r12,0x7
8000208c:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002090:	2f e8       	sub	r8,-2
80002092:	f2 08 09 49 	lsl	r9,r9,r8
80002096:	20 19       	sub	r9,1
80002098:	4a 08       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
8000209a:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
8000209c:	70 0e       	ld.w	lr,r8[0x0]
8000209e:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
800020a2:	2f fe       	sub	lr,-1
800020a4:	fc 0b 09 48 	lsl	r8,lr,r11
800020a8:	30 09       	mov	r9,0
800020aa:	49 ae       	lddpc	lr,80002110 <sd_mmc_spi_get_capacity+0x10c>
800020ac:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
800020b0:	49 98       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
800020b2:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
800020b4:	30 98       	mov	r8,9
800020b6:	f0 0b 18 00 	cp.b	r11,r8
800020ba:	e0 88 00 08 	brls	800020ca <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800020be:	49 78       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
800020c0:	70 09       	ld.w	r9,r8[0x0]
800020c2:	20 9b       	sub	r11,9
800020c4:	f2 0b 09 4b 	lsl	r11,r9,r11
800020c8:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800020ca:	58 0a       	cp.w	r10,0
800020cc:	c0 c1       	brne	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800020ce:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800020d2:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800020d6:	48 d9       	lddpc	r9,80002108 <sd_mmc_spi_get_capacity+0x104>
800020d8:	f3 39 00 0b 	ld.ub	r9,r9[11]
800020dc:	a3 7c       	lsl	r12,0x3
800020de:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800020e2:	c0 c8       	rjmp	800020fa <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800020e4:	48 9a       	lddpc	r10,80002108 <sd_mmc_spi_get_capacity+0x104>
800020e6:	f5 39 00 0a 	ld.ub	r9,r10[10]
800020ea:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800020ee:	f5 38 00 0b 	ld.ub	r8,r10[11]
800020f2:	a7 98       	lsr	r8,0x7
800020f4:	f0 09 00 18 	add	r8,r8,r9<<0x1
800020f8:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800020fa:	2f f9       	sub	r9,-1
800020fc:	2f f8       	sub	r8,-1
800020fe:	b1 39       	mul	r9,r8
80002100:	48 78       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x118>
80002102:	b0 09       	st.h	r8[0x0],r9
}
80002104:	d8 02       	popm	pc
80002106:	00 00       	add	r0,r0
80002108:	00 00       	add	r0,r0
8000210a:	09 54       	ld.sh	r4,--r4
8000210c:	00 00       	add	r0,r0
8000210e:	09 52       	ld.sh	r2,--r4
80002110:	00 00       	add	r0,r0
80002112:	09 40       	ld.w	r0,--r4
80002114:	00 00       	add	r0,r0
80002116:	09 48       	ld.w	r8,--r4
80002118:	00 00       	add	r0,r0
8000211a:	09 4c       	ld.w	r12,--r4
8000211c:	00 00       	add	r0,r0
8000211e:	09 4a       	ld.w	r10,--r4

80002120 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002120:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
80002122:	e0 6b 00 ff 	mov	r11,255
80002126:	fe 7c 28 00 	mov	r12,-55296
8000212a:	f0 1f 00 0e 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
8000212e:	e0 6b 00 ff 	mov	r11,255
80002132:	fe 7c 28 00 	mov	r12,-55296
80002136:	f0 1f 00 0b 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
8000213a:	e0 6b 00 ff 	mov	r11,255
8000213e:	fe 7c 28 00 	mov	r12,-55296
80002142:	f0 1f 00 08 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
80002146:	e0 6b 00 ff 	mov	r11,255
8000214a:	fe 7c 28 00 	mov	r12,-55296
8000214e:	f0 1f 00 05 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002152:	30 1b       	mov	r11,1
80002154:	fe 7c 28 00 	mov	r12,-55296
80002158:	f0 1f 00 03 	mcall	80002164 <sd_mmc_spi_read_close_PDCA+0x44>

}
8000215c:	d8 02       	popm	pc
8000215e:	00 00       	add	r0,r0
80002160:	80 00       	ld.sh	r0,r0[0x0]
80002162:	2f 4a       	sub	r10,-12
80002164:	80 00       	ld.sh	r0,r0[0x0]
80002166:	2e 66       	sub	r6,-26

80002168 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002168:	d4 01       	pushm	lr
8000216a:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
8000216c:	18 9b       	mov	r11,r12
8000216e:	fe 7c 28 00 	mov	r12,-55296
80002172:	f0 1f 00 09 	mcall	80002194 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
80002176:	fa cb ff fe 	sub	r11,sp,-2
8000217a:	fe 7c 28 00 	mov	r12,-55296
8000217e:	f0 1f 00 07 	mcall	80002198 <sd_mmc_spi_send_and_read+0x30>
80002182:	58 1c       	cp.w	r12,1
80002184:	c0 41       	brne	8000218c <sd_mmc_spi_send_and_read+0x24>
80002186:	e0 6c 00 ff 	mov	r12,255
8000218a:	c0 28       	rjmp	8000218e <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
8000218c:	1b bc       	ld.ub	r12,sp[0x3]
}
8000218e:	2f fd       	sub	sp,-4
80002190:	d8 02       	popm	pc
80002192:	00 00       	add	r0,r0
80002194:	80 00       	ld.sh	r0,r0[0x0]
80002196:	2f 4a       	sub	r10,-12
80002198:	80 00       	ld.sh	r0,r0[0x0]
8000219a:	2f 66       	sub	r6,-10

8000219c <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
8000219c:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000219e:	30 1b       	mov	r11,1
800021a0:	fe 7c 28 00 	mov	r12,-55296
800021a4:	f0 1f 00 10 	mcall	800021e4 <sd_mmc_spi_wait_not_busy+0x48>
800021a8:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021aa:	e0 65 00 ff 	mov	r5,255
800021ae:	48 f4       	lddpc	r4,800021e8 <sd_mmc_spi_wait_not_busy+0x4c>
800021b0:	3f f6       	mov	r6,-1
800021b2:	c0 b8       	rjmp	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
800021b4:	2f f7       	sub	r7,-1
    if (retry == 200000)
800021b6:	e2 57 0d 40 	cp.w	r7,200000
800021ba:	c0 71       	brne	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021bc:	30 1b       	mov	r11,1
800021be:	fe 7c 28 00 	mov	r12,-55296
800021c2:	f0 1f 00 0b 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021c6:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021c8:	0a 9c       	mov	r12,r5
800021ca:	f0 1f 00 0a 	mcall	800021f0 <sd_mmc_spi_wait_not_busy+0x54>
800021ce:	a8 8c       	st.b	r4[0x0],r12
800021d0:	ec 0c 18 00 	cp.b	r12,r6
800021d4:	cf 01       	brne	800021b4 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021d6:	30 1b       	mov	r11,1
800021d8:	fe 7c 28 00 	mov	r12,-55296
800021dc:	f0 1f 00 04 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021e0:	da 2a       	popm	r4-r7,pc,r12=1
800021e2:	00 00       	add	r0,r0
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	2e 1a       	sub	r10,-31
800021e8:	00 00       	add	r0,r0
800021ea:	09 64       	ld.uh	r4,--r4
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	2e 66       	sub	r6,-26
800021f0:	80 00       	ld.sh	r0,r0[0x0]
800021f2:	21 68       	sub	r8,22

800021f4 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800021f4:	eb cd 40 f8 	pushm	r3-r7,lr
800021f8:	18 96       	mov	r6,r12
800021fa:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800021fc:	e0 6b 00 ff 	mov	r11,255
80002200:	fe 7c 28 00 	mov	r12,-55296
80002204:	f0 1f 00 2b 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002208:	0c 9b       	mov	r11,r6
8000220a:	a7 ab       	sbr	r11,0x6
8000220c:	5c 5b       	castu.b	r11
8000220e:	fe 7c 28 00 	mov	r12,-55296
80002212:	f0 1f 00 28 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002216:	ee 0b 16 18 	lsr	r11,r7,0x18
8000221a:	fe 7c 28 00 	mov	r12,-55296
8000221e:	f0 1f 00 25 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002222:	ee 0b 16 10 	lsr	r11,r7,0x10
80002226:	fe 7c 28 00 	mov	r12,-55296
8000222a:	f0 1f 00 22 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
8000222e:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
80002232:	fe 7c 28 00 	mov	r12,-55296
80002236:	f0 1f 00 1f 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
8000223a:	0e 9b       	mov	r11,r7
8000223c:	5c 7b       	castu.h	r11
8000223e:	fe 7c 28 00 	mov	r12,-55296
80002242:	f0 1f 00 1c 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  switch(command)
80002246:	30 08       	mov	r8,0
80002248:	f0 06 18 00 	cp.b	r6,r8
8000224c:	c0 60       	breq	80002258 <sd_mmc_spi_command+0x64>
8000224e:	30 88       	mov	r8,8
80002250:	f0 06 18 00 	cp.b	r6,r8
80002254:	c1 01       	brne	80002274 <sd_mmc_spi_command+0x80>
80002256:	c0 88       	rjmp	80002266 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002258:	e0 6b 00 95 	mov	r11,149
8000225c:	fe 7c 28 00 	mov	r12,-55296
80002260:	f0 1f 00 14 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002264:	c0 e8       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
80002266:	e0 6b 00 87 	mov	r11,135
8000226a:	fe 7c 28 00 	mov	r12,-55296
8000226e:	f0 1f 00 11 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002272:	c0 78       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
80002274:	e0 6b 00 ff 	mov	r11,255
80002278:	fe 7c 28 00 	mov	r12,-55296
8000227c:	f0 1f 00 0d 	mcall	800022b0 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002280:	3f f9       	mov	r9,-1
80002282:	48 d8       	lddpc	r8,800022b4 <sd_mmc_spi_command+0xc0>
80002284:	b0 89       	st.b	r8[0x0],r9
80002286:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002288:	e0 64 00 ff 	mov	r4,255
8000228c:	10 93       	mov	r3,r8
8000228e:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002290:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002292:	c0 68       	rjmp	8000229e <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002294:	2f f7       	sub	r7,-1
80002296:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002298:	ea 07 18 00 	cp.b	r7,r5
8000229c:	c0 80       	breq	800022ac <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000229e:	08 9c       	mov	r12,r4
800022a0:	f0 1f 00 06 	mcall	800022b8 <sd_mmc_spi_command+0xc4>
800022a4:	a6 8c       	st.b	r3[0x0],r12
800022a6:	ec 0c 18 00 	cp.b	r12,r6
800022aa:	cf 50       	breq	80002294 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
800022ac:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800022b0:	80 00       	ld.sh	r0,r0[0x0]
800022b2:	2f 4a       	sub	r10,-12
800022b4:	00 00       	add	r0,r0
800022b6:	09 64       	ld.uh	r4,--r4
800022b8:	80 00       	ld.sh	r0,r0[0x0]
800022ba:	21 68       	sub	r8,22

800022bc <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800022bc:	eb cd 40 c0 	pushm	r6-r7,lr
800022c0:	18 97       	mov	r7,r12
800022c2:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800022c4:	30 1b       	mov	r11,1
800022c6:	fe 7c 28 00 	mov	r12,-55296
800022ca:	f0 1f 00 09 	mcall	800022ec <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800022ce:	0c 9b       	mov	r11,r6
800022d0:	0e 9c       	mov	r12,r7
800022d2:	f0 1f 00 08 	mcall	800022f0 <sd_mmc_spi_send_command+0x34>
800022d6:	48 87       	lddpc	r7,800022f4 <sd_mmc_spi_send_command+0x38>
800022d8:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800022da:	30 1b       	mov	r11,1
800022dc:	fe 7c 28 00 	mov	r12,-55296
800022e0:	f0 1f 00 06 	mcall	800022f8 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800022e4:	0f 8c       	ld.ub	r12,r7[0x0]
800022e6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022ea:	00 00       	add	r0,r0
800022ec:	80 00       	ld.sh	r0,r0[0x0]
800022ee:	2e 1a       	sub	r10,-31
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	21 f4       	sub	r4,31
800022f4:	00 00       	add	r0,r0
800022f6:	09 64       	ld.uh	r4,--r4
800022f8:	80 00       	ld.sh	r0,r0[0x0]
800022fa:	2e 66       	sub	r6,-26

800022fc <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
800022fc:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
80002300:	49 a8       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
80002302:	11 89       	ld.ub	r9,r8[0x0]
80002304:	30 08       	mov	r8,0
80002306:	f0 09 18 00 	cp.b	r9,r8
8000230a:	c1 f1       	brne	80002348 <sd_mmc_spi_check_presence+0x4c>
8000230c:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000230e:	0e 94       	mov	r4,r7
80002310:	49 73       	lddpc	r3,8000236c <sd_mmc_spi_check_presence+0x70>
80002312:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002314:	e0 62 00 ff 	mov	r2,255
80002318:	fe 71 28 00 	mov	r1,-55296
      retry++;
      if (retry > 10)
8000231c:	30 b5       	mov	r5,11
8000231e:	c0 c8       	rjmp	80002336 <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002320:	04 9b       	mov	r11,r2
80002322:	02 9c       	mov	r12,r1
80002324:	f0 1f 00 13 	mcall	80002370 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002328:	2f f7       	sub	r7,-1
8000232a:	5c 87       	casts.h	r7
      if (retry > 10)
8000232c:	ea 07 19 00 	cp.h	r7,r5
80002330:	c0 31       	brne	80002336 <sd_mmc_spi_check_presence+0x3a>
80002332:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002336:	08 9b       	mov	r11,r4
80002338:	08 9c       	mov	r12,r4
8000233a:	f0 1f 00 0f 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
8000233e:	a6 8c       	st.b	r3[0x0],r12
80002340:	ec 0c 18 00 	cp.b	r12,r6
80002344:	ce e1       	brne	80002320 <sd_mmc_spi_check_presence+0x24>
80002346:	c0 e8       	rjmp	80002362 <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002348:	30 0b       	mov	r11,0
8000234a:	33 bc       	mov	r12,59
8000234c:	f0 1f 00 0a 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
80002350:	48 78       	lddpc	r8,8000236c <sd_mmc_spi_check_presence+0x70>
80002352:	b0 8c       	st.b	r8[0x0],r12
80002354:	58 0c       	cp.w	r12,0
80002356:	c0 60       	breq	80002362 <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002358:	30 09       	mov	r9,0
8000235a:	48 48       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
8000235c:	b0 89       	st.b	r8[0x0],r9
8000235e:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
80002362:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
80002366:	00 00       	add	r0,r0
80002368:	00 00       	add	r0,r0
8000236a:	02 34       	cp.w	r4,r1
8000236c:	00 00       	add	r0,r0
8000236e:	09 64       	ld.uh	r4,--r4
80002370:	80 00       	ld.sh	r0,r0[0x0]
80002372:	2f 4a       	sub	r10,-12
80002374:	80 00       	ld.sh	r0,r0[0x0]
80002376:	22 bc       	sub	r12,43

80002378 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002378:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
8000237c:	f0 1f 00 1c 	mcall	800023ec <sd_mmc_spi_check_hc+0x74>
80002380:	c0 31       	brne	80002386 <sd_mmc_spi_check_hc+0xe>
80002382:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002386:	30 1b       	mov	r11,1
80002388:	fe 7c 28 00 	mov	r12,-55296
8000238c:	f0 1f 00 19 	mcall	800023f0 <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
80002390:	30 0b       	mov	r11,0
80002392:	33 ac       	mov	r12,58
80002394:	f0 1f 00 18 	mcall	800023f4 <sd_mmc_spi_check_hc+0x7c>
80002398:	49 88       	lddpc	r8,800023f8 <sd_mmc_spi_check_hc+0x80>
8000239a:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
8000239c:	58 0c       	cp.w	r12,0
8000239e:	c0 80       	breq	800023ae <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800023a0:	30 1b       	mov	r11,1
800023a2:	fe 7c 28 00 	mov	r12,-55296
800023a6:	f0 1f 00 16 	mcall	800023fc <sd_mmc_spi_check_hc+0x84>
800023aa:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
800023ae:	e0 6c 00 ff 	mov	r12,255
800023b2:	f0 1f 00 14 	mcall	80002400 <sd_mmc_spi_check_hc+0x88>
800023b6:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800023b8:	e0 6c 00 ff 	mov	r12,255
800023bc:	f0 1f 00 11 	mcall	80002400 <sd_mmc_spi_check_hc+0x88>
800023c0:	48 e7       	lddpc	r7,800023f8 <sd_mmc_spi_check_hc+0x80>
800023c2:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800023c4:	e0 6c 00 ff 	mov	r12,255
800023c8:	f0 1f 00 0e 	mcall	80002400 <sd_mmc_spi_check_hc+0x88>
800023cc:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800023ce:	e0 6c 00 ff 	mov	r12,255
800023d2:	f0 1f 00 0c 	mcall	80002400 <sd_mmc_spi_check_hc+0x88>
800023d6:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800023d8:	30 1b       	mov	r11,1
800023da:	fe 7c 28 00 	mov	r12,-55296
800023de:	f0 1f 00 08 	mcall	800023fc <sd_mmc_spi_check_hc+0x84>
800023e2:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
800023e6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800023ea:	00 00       	add	r0,r0
800023ec:	80 00       	ld.sh	r0,r0[0x0]
800023ee:	21 9c       	sub	r12,25
800023f0:	80 00       	ld.sh	r0,r0[0x0]
800023f2:	2e 1a       	sub	r10,-31
800023f4:	80 00       	ld.sh	r0,r0[0x0]
800023f6:	21 f4       	sub	r4,31
800023f8:	00 00       	add	r0,r0
800023fa:	09 64       	ld.uh	r4,--r4
800023fc:	80 00       	ld.sh	r0,r0[0x0]
800023fe:	2e 66       	sub	r6,-26
80002400:	80 00       	ld.sh	r0,r0[0x0]
80002402:	21 68       	sub	r8,22

80002404 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
80002404:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002408:	f0 1f 00 27 	mcall	800024a4 <sd_mmc_spi_get_if+0xa0>
8000240c:	c0 31       	brne	80002412 <sd_mmc_spi_get_if+0xe>
8000240e:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002412:	30 1b       	mov	r11,1
80002414:	fe 7c 28 00 	mov	r12,-55296
80002418:	f0 1f 00 24 	mcall	800024a8 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
8000241c:	e0 6b 01 aa 	mov	r11,426
80002420:	30 8c       	mov	r12,8
80002422:	f0 1f 00 23 	mcall	800024ac <sd_mmc_spi_get_if+0xa8>
80002426:	4a 38       	lddpc	r8,800024b0 <sd_mmc_spi_get_if+0xac>
80002428:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
8000242a:	e2 1c 00 04 	andl	r12,0x4,COH
8000242e:	c0 80       	breq	8000243e <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002430:	30 1b       	mov	r11,1
80002432:	fe 7c 28 00 	mov	r12,-55296
80002436:	f0 1f 00 20 	mcall	800024b4 <sd_mmc_spi_get_if+0xb0>
8000243a:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000243e:	e0 6c 00 ff 	mov	r12,255
80002442:	f0 1f 00 1e 	mcall	800024b8 <sd_mmc_spi_get_if+0xb4>
80002446:	49 b7       	lddpc	r7,800024b0 <sd_mmc_spi_get_if+0xac>
80002448:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000244a:	e0 6c 00 ff 	mov	r12,255
8000244e:	f0 1f 00 1b 	mcall	800024b8 <sd_mmc_spi_get_if+0xb4>
80002452:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002454:	e0 6c 00 ff 	mov	r12,255
80002458:	f0 1f 00 18 	mcall	800024b8 <sd_mmc_spi_get_if+0xb4>
8000245c:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
8000245e:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002462:	c0 81       	brne	80002472 <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002464:	30 1b       	mov	r11,1
80002466:	fe 7c 28 00 	mov	r12,-55296
8000246a:	f0 1f 00 13 	mcall	800024b4 <sd_mmc_spi_get_if+0xb0>
8000246e:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002472:	e0 6c 00 ff 	mov	r12,255
80002476:	f0 1f 00 11 	mcall	800024b8 <sd_mmc_spi_get_if+0xb4>
8000247a:	48 e8       	lddpc	r8,800024b0 <sd_mmc_spi_get_if+0xac>
8000247c:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
8000247e:	3a a8       	mov	r8,-86
80002480:	f0 0c 18 00 	cp.b	r12,r8
80002484:	c0 80       	breq	80002494 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002486:	30 1b       	mov	r11,1
80002488:	fe 7c 28 00 	mov	r12,-55296
8000248c:	f0 1f 00 0a 	mcall	800024b4 <sd_mmc_spi_get_if+0xb0>
80002490:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002494:	30 1b       	mov	r11,1
80002496:	fe 7c 28 00 	mov	r12,-55296
8000249a:	f0 1f 00 07 	mcall	800024b4 <sd_mmc_spi_get_if+0xb0>
8000249e:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
800024a2:	00 00       	add	r0,r0
800024a4:	80 00       	ld.sh	r0,r0[0x0]
800024a6:	21 9c       	sub	r12,25
800024a8:	80 00       	ld.sh	r0,r0[0x0]
800024aa:	2e 1a       	sub	r10,-31
800024ac:	80 00       	ld.sh	r0,r0[0x0]
800024ae:	21 f4       	sub	r4,31
800024b0:	00 00       	add	r0,r0
800024b2:	09 64       	ld.uh	r4,--r4
800024b4:	80 00       	ld.sh	r0,r0[0x0]
800024b6:	2e 66       	sub	r6,-26
800024b8:	80 00       	ld.sh	r0,r0[0x0]
800024ba:	21 68       	sub	r8,22

800024bc <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
800024bc:	eb cd 40 fc 	pushm	r2-r7,lr
800024c0:	20 1d       	sub	sp,4
800024c2:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800024c4:	f0 1f 00 32 	mcall	8000258c <sd_mmc_spi_get_csd+0xd0>
800024c8:	c5 f0       	breq	80002586 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800024ca:	30 1b       	mov	r11,1
800024cc:	fe 7c 28 00 	mov	r12,-55296
800024d0:	f0 1f 00 30 	mcall	80002590 <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
800024d4:	30 0b       	mov	r11,0
800024d6:	30 9c       	mov	r12,9
800024d8:	f0 1f 00 2f 	mcall	80002594 <sd_mmc_spi_get_csd+0xd8>
800024dc:	4a f8       	lddpc	r8,80002598 <sd_mmc_spi_get_csd+0xdc>
800024de:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
800024e0:	58 0c       	cp.w	r12,0
800024e2:	c0 81       	brne	800024f2 <sd_mmc_spi_get_csd+0x36>
800024e4:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800024e6:	e0 64 00 ff 	mov	r4,255
800024ea:	10 93       	mov	r3,r8
800024ec:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
800024ee:	30 95       	mov	r5,9
800024f0:	c1 78       	rjmp	8000251e <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024f2:	30 1b       	mov	r11,1
800024f4:	fe 7c 28 00 	mov	r12,-55296
800024f8:	f0 1f 00 29 	mcall	8000259c <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
800024fc:	30 09       	mov	r9,0
800024fe:	4a 98       	lddpc	r8,800025a0 <sd_mmc_spi_get_csd+0xe4>
80002500:	b0 89       	st.b	r8[0x0],r9
80002502:	30 0c       	mov	r12,0
    return false;
80002504:	c4 18       	rjmp	80002586 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
80002506:	ea 07 18 00 	cp.b	r7,r5
8000250a:	c0 81       	brne	8000251a <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000250c:	30 1b       	mov	r11,1
8000250e:	fe 7c 28 00 	mov	r12,-55296
80002512:	f0 1f 00 23 	mcall	8000259c <sd_mmc_spi_get_csd+0xe0>
80002516:	30 0c       	mov	r12,0
      return false;
80002518:	c3 78       	rjmp	80002586 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
8000251a:	2f f7       	sub	r7,-1
8000251c:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
8000251e:	08 9c       	mov	r12,r4
80002520:	f0 1f 00 21 	mcall	800025a4 <sd_mmc_spi_get_csd+0xe8>
80002524:	a6 8c       	st.b	r3[0x0],r12
80002526:	ec 0c 18 00 	cp.b	r12,r6
8000252a:	ce e1       	brne	80002506 <sd_mmc_spi_get_csd+0x4a>
8000252c:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
8000252e:	e0 65 00 ff 	mov	r5,255
80002532:	fe 76 28 00 	mov	r6,-55296
   spi_read(SD_MMC_SPI,&data_read);
80002536:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
8000253a:	0a 9b       	mov	r11,r5
8000253c:	0c 9c       	mov	r12,r6
8000253e:	f0 1f 00 1b 	mcall	800025a8 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
80002542:	08 9b       	mov	r11,r4
80002544:	0c 9c       	mov	r12,r6
80002546:	f0 1f 00 1a 	mcall	800025ac <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
8000254a:	9a 18       	ld.sh	r8,sp[0x2]
8000254c:	e4 07 0b 08 	st.b	r2[r7],r8
80002550:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
80002552:	59 07       	cp.w	r7,16
80002554:	cf 31       	brne	8000253a <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002556:	e0 6b 00 ff 	mov	r11,255
8000255a:	fe 7c 28 00 	mov	r12,-55296
8000255e:	f0 1f 00 13 	mcall	800025a8 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
80002562:	e0 6b 00 ff 	mov	r11,255
80002566:	fe 7c 28 00 	mov	r12,-55296
8000256a:	f0 1f 00 10 	mcall	800025a8 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
8000256e:	e0 6b 00 ff 	mov	r11,255
80002572:	fe 7c 28 00 	mov	r12,-55296
80002576:	f0 1f 00 0d 	mcall	800025a8 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000257a:	30 1b       	mov	r11,1
8000257c:	fe 7c 28 00 	mov	r12,-55296
80002580:	f0 1f 00 07 	mcall	8000259c <sd_mmc_spi_get_csd+0xe0>
80002584:	30 1c       	mov	r12,1
  return true;
}
80002586:	2f fd       	sub	sp,-4
80002588:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
8000258c:	80 00       	ld.sh	r0,r0[0x0]
8000258e:	21 9c       	sub	r12,25
80002590:	80 00       	ld.sh	r0,r0[0x0]
80002592:	2e 1a       	sub	r10,-31
80002594:	80 00       	ld.sh	r0,r0[0x0]
80002596:	21 f4       	sub	r4,31
80002598:	00 00       	add	r0,r0
8000259a:	09 64       	ld.uh	r4,--r4
8000259c:	80 00       	ld.sh	r0,r0[0x0]
8000259e:	2e 66       	sub	r6,-26
800025a0:	00 00       	add	r0,r0
800025a2:	02 34       	cp.w	r4,r1
800025a4:	80 00       	ld.sh	r0,r0[0x0]
800025a6:	21 68       	sub	r8,22
800025a8:	80 00       	ld.sh	r0,r0[0x0]
800025aa:	2f 4a       	sub	r10,-12
800025ac:	80 00       	ld.sh	r0,r0[0x0]
800025ae:	2f 66       	sub	r6,-10

800025b0 <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
800025b0:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
800025b2:	fe fb 02 66 	ld.w	r11,pc[614]
800025b6:	e6 68 1a 80 	mov	r8,400000
800025ba:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
800025bc:	fe f8 02 60 	ld.w	r8,pc[608]
800025c0:	70 0a       	ld.w	r10,r8[0x0]
800025c2:	fe 7c 28 00 	mov	r12,-55296
800025c6:	f0 1f 00 97 	mcall	80002820 <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800025ca:	30 1b       	mov	r11,1
800025cc:	fe 7c 28 00 	mov	r12,-55296
800025d0:	f0 1f 00 95 	mcall	80002824 <sd_mmc_spi_internal_init+0x274>
800025d4:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
800025d6:	e0 66 00 ff 	mov	r6,255
800025da:	fe 75 28 00 	mov	r5,-55296
800025de:	0c 9b       	mov	r11,r6
800025e0:	0a 9c       	mov	r12,r5
800025e2:	f0 1f 00 92 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
800025e6:	2f f7       	sub	r7,-1
800025e8:	58 a7       	cp.w	r7,10
800025ea:	cf a1       	brne	800025de <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025ec:	30 1b       	mov	r11,1
800025ee:	fe 7c 28 00 	mov	r12,-55296
800025f2:	f0 1f 00 8f 	mcall	8000282c <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
800025f6:	30 08       	mov	r8,0
800025f8:	fe f9 02 38 	ld.w	r9,pc[568]
800025fc:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
800025fe:	fe f9 02 36 	ld.w	r9,pc[566]
80002602:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002604:	30 0b       	mov	r11,0
80002606:	16 9c       	mov	r12,r11
80002608:	f0 1f 00 8c 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
8000260c:	fe f8 02 30 	ld.w	r8,pc[560]
80002610:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002612:	e0 6b 00 ff 	mov	r11,255
80002616:	fe 7c 28 00 	mov	r12,-55296
8000261a:	f0 1f 00 84 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>
8000261e:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80002620:	fe f6 02 1c 	ld.w	r6,pc[540]
80002624:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002626:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002628:	e0 62 00 ff 	mov	r2,255
8000262c:	fe 71 28 00 	mov	r1,-55296
    // do retry counter
    retry++;
    if(retry > 100)
80002630:	36 54       	mov	r4,101
80002632:	c1 08       	rjmp	80002652 <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002634:	06 9b       	mov	r11,r3
80002636:	06 9c       	mov	r12,r3
80002638:	f0 1f 00 80 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
8000263c:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000263e:	04 9b       	mov	r11,r2
80002640:	02 9c       	mov	r12,r1
80002642:	f0 1f 00 7a 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80002646:	2f f7       	sub	r7,-1
80002648:	5c 87       	casts.h	r7
    if(retry > 100)
8000264a:	e8 07 19 00 	cp.h	r7,r4
8000264e:	e0 80 00 e4 	breq	80002816 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
80002652:	0d 88       	ld.ub	r8,r6[0x0]
80002654:	ea 08 18 00 	cp.b	r8,r5
80002658:	ce e1       	brne	80002634 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
8000265a:	f0 1f 00 7a 	mcall	80002840 <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
8000265e:	5b fc       	cp.w	r12,-1
80002660:	e0 80 00 db 	breq	80002816 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80002664:	58 1c       	cp.w	r12,1
80002666:	c0 51       	brne	80002670 <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002668:	30 29       	mov	r9,2
8000266a:	4f 38       	lddpc	r8,80002834 <sd_mmc_spi_internal_init+0x284>
8000266c:	b0 89       	st.b	r8[0x0],r9
8000266e:	c4 c8       	rjmp	80002706 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002670:	30 0b       	mov	r11,0
80002672:	33 7c       	mov	r12,55
80002674:	f0 1f 00 71 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
80002678:	4f 17       	lddpc	r7,8000283c <sd_mmc_spi_internal_init+0x28c>
8000267a:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
8000267c:	e0 6b 00 ff 	mov	r11,255
80002680:	fe 7c 28 00 	mov	r12,-55296
80002684:	f0 1f 00 69 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002688:	30 0b       	mov	r11,0
8000268a:	32 9c       	mov	r12,41
8000268c:	f0 1f 00 6b 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
80002690:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002692:	e0 6b 00 ff 	mov	r11,255
80002696:	fe 7c 28 00 	mov	r12,-55296
8000269a:	f0 1f 00 64 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
8000269e:	0f 88       	ld.ub	r8,r7[0x0]
800026a0:	e2 18 00 fe 	andl	r8,0xfe,COH
800026a4:	c0 51       	brne	800026ae <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
800026a6:	30 19       	mov	r9,1
800026a8:	4e 38       	lddpc	r8,80002834 <sd_mmc_spi_internal_init+0x284>
800026aa:	b0 89       	st.b	r8[0x0],r9
800026ac:	c2 d8       	rjmp	80002706 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
800026ae:	30 09       	mov	r9,0
800026b0:	4e 18       	lddpc	r8,80002834 <sd_mmc_spi_internal_init+0x284>
800026b2:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800026b4:	30 0b       	mov	r11,0
800026b6:	16 9c       	mov	r12,r11
800026b8:	f0 1f 00 60 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
800026bc:	4e 08       	lddpc	r8,8000283c <sd_mmc_spi_internal_init+0x28c>
800026be:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026c0:	e0 6b 00 ff 	mov	r11,255
800026c4:	fe 7c 28 00 	mov	r12,-55296
800026c8:	f0 1f 00 58 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>
800026cc:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800026ce:	4d c6       	lddpc	r6,8000283c <sd_mmc_spi_internal_init+0x28c>
800026d0:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800026d2:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026d4:	e0 62 00 ff 	mov	r2,255
800026d8:	fe 71 28 00 	mov	r1,-55296
        // do retry counter
        retry++;
        if(retry > 100)
800026dc:	36 54       	mov	r4,101
800026de:	c1 08       	rjmp	800026fe <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800026e0:	06 9b       	mov	r11,r3
800026e2:	06 9c       	mov	r12,r3
800026e4:	f0 1f 00 55 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
800026e8:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026ea:	04 9b       	mov	r11,r2
800026ec:	02 9c       	mov	r12,r1
800026ee:	f0 1f 00 4f 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
800026f2:	2f f7       	sub	r7,-1
800026f4:	5c 87       	casts.h	r7
        if(retry > 100)
800026f6:	e8 07 19 00 	cp.h	r7,r4
800026fa:	e0 80 00 8e 	breq	80002816 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800026fe:	0d 88       	ld.ub	r8,r6[0x0]
80002700:	ea 08 18 00 	cp.b	r8,r5
80002704:	ce e1       	brne	800026e0 <sd_mmc_spi_internal_init+0x130>
80002706:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
80002708:	4c b4       	lddpc	r4,80002834 <sd_mmc_spi_internal_init+0x284>
8000270a:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000270c:	0e 93       	mov	r3,r7
8000270e:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002710:	4c b6       	lddpc	r6,8000283c <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002712:	e0 62 00 ff 	mov	r2,255
80002716:	fe 71 28 00 	mov	r1,-55296

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
8000271a:	09 88       	ld.ub	r8,r4[0x0]
8000271c:	ea 08 18 00 	cp.b	r8,r5
80002720:	c1 10       	breq	80002742 <sd_mmc_spi_internal_init+0x192>
80002722:	c0 63       	brcs	8000272e <sd_mmc_spi_internal_init+0x17e>
80002724:	30 29       	mov	r9,2
80002726:	f2 08 18 00 	cp.b	r8,r9
8000272a:	c2 81       	brne	8000277a <sd_mmc_spi_internal_init+0x1ca>
8000272c:	c1 98       	rjmp	8000275e <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
8000272e:	06 9b       	mov	r11,r3
80002730:	30 1c       	mov	r12,1
80002732:	f0 1f 00 42 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
80002736:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002738:	04 9b       	mov	r11,r2
8000273a:	02 9c       	mov	r12,r1
8000273c:	f0 1f 00 3b 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>
      break;
80002740:	c1 d8       	rjmp	8000277a <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
80002742:	06 9b       	mov	r11,r3
80002744:	00 9c       	mov	r12,r0
80002746:	f0 1f 00 3d 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
8000274a:	06 9b       	mov	r11,r3
8000274c:	32 9c       	mov	r12,41
8000274e:	f0 1f 00 3b 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
80002752:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002754:	04 9b       	mov	r11,r2
80002756:	02 9c       	mov	r12,r1
80002758:	f0 1f 00 34 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>
      break;
8000275c:	c0 f8       	rjmp	8000277a <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000275e:	06 9b       	mov	r11,r3
80002760:	00 9c       	mov	r12,r0
80002762:	f0 1f 00 36 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002766:	fc 1b 40 00 	movh	r11,0x4000
8000276a:	32 9c       	mov	r12,41
8000276c:	f0 1f 00 33 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
80002770:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002772:	04 9b       	mov	r11,r2
80002774:	02 9c       	mov	r12,r1
80002776:	f0 1f 00 2d 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
8000277a:	2f f7       	sub	r7,-1
8000277c:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
8000277e:	fe 78 c3 50 	mov	r8,-15536
80002782:	f0 07 19 00 	cp.h	r7,r8
80002786:	c4 80       	breq	80002816 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002788:	0d 89       	ld.ub	r9,r6[0x0]
8000278a:	30 08       	mov	r8,0
8000278c:	f0 09 18 00 	cp.b	r9,r8
80002790:	cc 51       	brne	8000271a <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
80002792:	4a 98       	lddpc	r8,80002834 <sd_mmc_spi_internal_init+0x284>
80002794:	11 89       	ld.ub	r9,r8[0x0]
80002796:	30 28       	mov	r8,2
80002798:	f0 09 18 00 	cp.b	r9,r8
8000279c:	c0 a1       	brne	800027b0 <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
8000279e:	f0 1f 00 2a 	mcall	80002844 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
800027a2:	5b fc       	cp.w	r12,-1
800027a4:	c3 90       	breq	80002816 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
800027a6:	58 1c       	cp.w	r12,1
800027a8:	c0 41       	brne	800027b0 <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
800027aa:	30 39       	mov	r9,3
800027ac:	4a 28       	lddpc	r8,80002834 <sd_mmc_spi_internal_init+0x284>
800027ae:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
800027b0:	30 0b       	mov	r11,0
800027b2:	33 bc       	mov	r12,59
800027b4:	f0 1f 00 21 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
800027b8:	4a 17       	lddpc	r7,8000283c <sd_mmc_spi_internal_init+0x28c>
800027ba:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027bc:	e0 6b 00 ff 	mov	r11,255
800027c0:	fe 7c 28 00 	mov	r12,-55296
800027c4:	f0 1f 00 19 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
800027c8:	e0 6b 02 00 	mov	r11,512
800027cc:	31 0c       	mov	r12,16
800027ce:	f0 1f 00 1b 	mcall	80002838 <sd_mmc_spi_internal_init+0x288>
800027d2:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027d4:	e0 6b 00 ff 	mov	r11,255
800027d8:	fe 7c 28 00 	mov	r12,-55296
800027dc:	f0 1f 00 13 	mcall	80002828 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
800027e0:	0f 89       	ld.ub	r9,r7[0x0]
800027e2:	30 08       	mov	r8,0
800027e4:	f0 09 18 00 	cp.b	r9,r8
800027e8:	c1 71       	brne	80002816 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
800027ea:	49 8c       	lddpc	r12,80002848 <sd_mmc_spi_internal_init+0x298>
800027ec:	f0 1f 00 18 	mcall	8000284c <sd_mmc_spi_internal_init+0x29c>
800027f0:	c1 30       	breq	80002816 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
800027f2:	f0 1f 00 18 	mcall	80002850 <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
800027f6:	30 19       	mov	r9,1
800027f8:	48 e8       	lddpc	r8,80002830 <sd_mmc_spi_internal_init+0x280>
800027fa:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
800027fc:	48 7b       	lddpc	r11,80002818 <sd_mmc_spi_internal_init+0x268>
800027fe:	e0 68 1b 00 	mov	r8,6912
80002802:	ea 18 00 b7 	orh	r8,0xb7
80002806:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002808:	48 58       	lddpc	r8,8000281c <sd_mmc_spi_internal_init+0x26c>
8000280a:	70 0a       	ld.w	r10,r8[0x0]
8000280c:	fe 7c 28 00 	mov	r12,-55296
80002810:	f0 1f 00 04 	mcall	80002820 <sd_mmc_spi_internal_init+0x270>
80002814:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
80002816:	d8 3a       	popm	r0-r7,pc,r12=0
80002818:	00 00       	add	r0,r0
8000281a:	02 20       	rsub	r0,r1
8000281c:	00 00       	add	r0,r0
8000281e:	02 30       	cp.w	r0,r1
80002820:	80 00       	ld.sh	r0,r0[0x0]
80002822:	2e 8c       	sub	r12,-24
80002824:	80 00       	ld.sh	r0,r0[0x0]
80002826:	2e 1a       	sub	r10,-31
80002828:	80 00       	ld.sh	r0,r0[0x0]
8000282a:	2f 4a       	sub	r10,-12
8000282c:	80 00       	ld.sh	r0,r0[0x0]
8000282e:	2e 66       	sub	r6,-26
80002830:	00 00       	add	r0,r0
80002832:	02 34       	cp.w	r4,r1
80002834:	00 00       	add	r0,r0
80002836:	09 52       	ld.sh	r2,--r4
80002838:	80 00       	ld.sh	r0,r0[0x0]
8000283a:	22 bc       	sub	r12,43
8000283c:	00 00       	add	r0,r0
8000283e:	09 64       	ld.uh	r4,--r4
80002840:	80 00       	ld.sh	r0,r0[0x0]
80002842:	24 04       	sub	r4,64
80002844:	80 00       	ld.sh	r0,r0[0x0]
80002846:	23 78       	sub	r8,55
80002848:	00 00       	add	r0,r0
8000284a:	09 54       	ld.sh	r4,--r4
8000284c:	80 00       	ld.sh	r0,r0[0x0]
8000284e:	24 bc       	sub	r12,75
80002850:	80 00       	ld.sh	r0,r0[0x0]
80002852:	20 04       	sub	r4,0

80002854 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002854:	eb cd 40 10 	pushm	r4,lr
80002858:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
8000285c:	48 88       	lddpc	r8,8000287c <sd_mmc_spi_init+0x28>
8000285e:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
80002860:	48 88       	lddpc	r8,80002880 <sd_mmc_spi_init+0x2c>
80002862:	e8 ea 00 00 	ld.d	r10,r4[0]
80002866:	f0 eb 00 00 	st.d	r8[0],r10
8000286a:	e8 ea 00 08 	ld.d	r10,r4[8]
8000286e:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
80002872:	f0 1f 00 05 	mcall	80002884 <sd_mmc_spi_init+0x30>
}
80002876:	e3 cd 80 10 	ldm	sp++,r4,pc
8000287a:	00 00       	add	r0,r0
8000287c:	00 00       	add	r0,r0
8000287e:	02 30       	cp.w	r0,r1
80002880:	00 00       	add	r0,r0
80002882:	02 20       	rsub	r0,r1
80002884:	80 00       	ld.sh	r0,r0[0x0]
80002886:	25 b0       	sub	r0,91

80002888 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002888:	fe 68 14 00 	mov	r8,-125952
8000288c:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000288e:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
80002892:	91 09       	st.w	r8[0x0],r9
}
80002894:	5e fc       	retal	r12

80002896 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002896:	f8 08 16 05 	lsr	r8,r12,0x5
8000289a:	a9 68       	lsl	r8,0x8
8000289c:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
800028a0:	58 1b       	cp.w	r11,1
800028a2:	c0 d0       	breq	800028bc <gpio_enable_module_pin+0x26>
800028a4:	c0 63       	brcs	800028b0 <gpio_enable_module_pin+0x1a>
800028a6:	58 2b       	cp.w	r11,2
800028a8:	c1 00       	breq	800028c8 <gpio_enable_module_pin+0x32>
800028aa:	58 3b       	cp.w	r11,3
800028ac:	c1 40       	breq	800028d4 <gpio_enable_module_pin+0x3e>
800028ae:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800028b0:	30 19       	mov	r9,1
800028b2:	f2 0c 09 49 	lsl	r9,r9,r12
800028b6:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800028b8:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800028ba:	c1 28       	rjmp	800028de <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800028bc:	30 19       	mov	r9,1
800028be:	f2 0c 09 49 	lsl	r9,r9,r12
800028c2:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800028c4:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800028c6:	c0 c8       	rjmp	800028de <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800028c8:	30 19       	mov	r9,1
800028ca:	f2 0c 09 49 	lsl	r9,r9,r12
800028ce:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800028d0:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800028d2:	c0 68       	rjmp	800028de <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800028d4:	30 19       	mov	r9,1
800028d6:	f2 0c 09 49 	lsl	r9,r9,r12
800028da:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800028dc:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800028de:	30 19       	mov	r9,1
800028e0:	f2 0c 09 4c 	lsl	r12,r9,r12
800028e4:	91 2c       	st.w	r8[0x8],r12
800028e6:	5e fd       	retal	0

800028e8 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800028e8:	d4 21       	pushm	r4-r7,lr
800028ea:	18 97       	mov	r7,r12
800028ec:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800028ee:	58 0b       	cp.w	r11,0
800028f0:	c0 31       	brne	800028f6 <gpio_enable_module+0xe>
800028f2:	30 05       	mov	r5,0
800028f4:	c0 d8       	rjmp	8000290e <gpio_enable_module+0x26>
800028f6:	30 06       	mov	r6,0
800028f8:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800028fa:	6e 1b       	ld.w	r11,r7[0x4]
800028fc:	6e 0c       	ld.w	r12,r7[0x0]
800028fe:	f0 1f 00 06 	mcall	80002914 <gpio_enable_module+0x2c>
80002902:	18 45       	or	r5,r12
		gpiomap++;
80002904:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002906:	2f f6       	sub	r6,-1
80002908:	0c 34       	cp.w	r4,r6
8000290a:	fe 9b ff f8 	brhi	800028fa <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000290e:	0a 9c       	mov	r12,r5
80002910:	d8 22       	popm	r4-r7,pc
80002912:	00 00       	add	r0,r0
80002914:	80 00       	ld.sh	r0,r0[0x0]
80002916:	28 96       	sub	r6,-119

80002918 <gpio_configure_group>:
 * \param mask The mask.
 * \param flags The configuration.
 */
void gpio_configure_group(uint32_t port, uint32_t mask, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[port];
80002918:	a9 6c       	lsl	r12,0x8
8000291a:	e0 2c f0 00 	sub	r12,61440
	} else {
		gpio_port->pderc = mask;
	}

#endif
	if (flags & GPIO_PULL_UP) {
8000291e:	14 98       	mov	r8,r10
80002920:	e2 18 00 04 	andl	r8,0x4,COH
		gpio_port->puers = mask;
80002924:	f9 fb 1a 1d 	st.wne	r12[0x74],r11
	} else {
		gpio_port->puerc = mask;
80002928:	f9 fb 0a 1e 	st.weq	r12[0x78],r11
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
8000292c:	14 98       	mov	r8,r10
8000292e:	e2 18 00 80 	andl	r8,0x80,COH
80002932:	c1 a0       	breq	80002966 <gpio_configure_group+0x4e>
		if (flags & GPIO_BOTHEDGES) {
80002934:	14 98       	mov	r8,r10
80002936:	e2 18 01 80 	andl	r8,0x180,COH
8000293a:	c0 60       	breq	80002946 <gpio_configure_group+0x2e>
			gpio_port->imr0c = mask;
8000293c:	f9 4b 00 a8 	st.w	r12[168],r11
			gpio_port->imr1c = mask;
80002940:	f9 4b 00 b8 	st.w	r12[184],r11
80002944:	c1 18       	rjmp	80002966 <gpio_configure_group+0x4e>
		} else if (flags & GPIO_RISING) {
80002946:	14 98       	mov	r8,r10
80002948:	e2 18 02 80 	andl	r8,0x280,COH
8000294c:	c0 60       	breq	80002958 <gpio_configure_group+0x40>
			gpio_port->imr0s = mask;
8000294e:	f9 4b 00 a4 	st.w	r12[164],r11
			gpio_port->imr1c = mask;
80002952:	f9 4b 00 b8 	st.w	r12[184],r11
80002956:	c0 88       	rjmp	80002966 <gpio_configure_group+0x4e>
		} else if (flags & GPIO_FALLING) {
80002958:	14 98       	mov	r8,r10
8000295a:	e2 18 03 80 	andl	r8,0x380,COH
			gpio_port->imr0c = mask;
8000295e:	f9 fb 1a 2a 	st.wne	r12[0xa8],r11
			gpio_port->imr1s = mask;
80002962:	f9 fb 1a 2d 	st.wne	r12[0xb4],r11
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
80002966:	f1 da c0 01 	bfextu	r8,r10,0x0,0x1
8000296a:	c0 a0       	breq	8000297e <gpio_configure_group+0x66>
		if (flags & GPIO_INIT_HIGH) {
8000296c:	e2 1a 00 02 	andl	r10,0x2,COH
			gpio_port->ovrs = mask;
80002970:	f9 fb 1a 15 	st.wne	r12[0x54],r11
		} else {
			gpio_port->ovrc = mask;
80002974:	f9 fb 0a 16 	st.weq	r12[0x58],r11
		}

		gpio_port->oders = mask;
80002978:	f9 4b 00 44 	st.w	r12[68],r11
8000297c:	c0 38       	rjmp	80002982 <gpio_configure_group+0x6a>
	} else {
		gpio_port->oderc = mask;
8000297e:	f9 4b 00 48 	st.w	r12[72],r11
	}

	/* Enable GPIO */
	gpio_port->gpers = mask;
80002982:	99 1b       	st.w	r12[0x4],r11
}
80002984:	5e fc       	retal	r12

80002986 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002986:	f8 08 16 05 	lsr	r8,r12,0x5
8000298a:	a9 68       	lsl	r8,0x8
8000298c:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80002990:	30 19       	mov	r9,1
80002992:	f2 0c 09 4c 	lsl	r12,r9,r12
80002996:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
8000299a:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000299e:	91 1c       	st.w	r8[0x4],r12
}
800029a0:	5e fc       	retal	r12

800029a2 <gpio_set_group_high>:
 * \param port The port number.
 * \param mask The mask.
 */
void gpio_set_group_high(uint32_t port, uint32_t mask)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[port];
800029a2:	a9 6c       	lsl	r12,0x8
800029a4:	e0 2c f0 00 	sub	r12,61440
	
	/* Value to be driven on the I/O group: 1. */
	gpio_port->ovrs  = mask;
800029a8:	f9 4b 00 54 	st.w	r12[84],r11
}
800029ac:	5e fc       	retal	r12

800029ae <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800029ae:	f8 08 16 05 	lsr	r8,r12,0x5
800029b2:	a9 68       	lsl	r8,0x8
800029b4:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
800029b8:	30 19       	mov	r9,1
800029ba:	f2 0c 09 4c 	lsl	r12,r9,r12
800029be:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
800029c2:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
800029c6:	91 1c       	st.w	r8[0x4],r12
}
800029c8:	5e fc       	retal	r12

800029ca <gpio_set_group_low>:
 * \param port The port number.
 * \param mask The mask.
 */
void gpio_set_group_low(uint32_t port, uint32_t mask)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[port];
800029ca:	a9 6c       	lsl	r12,0x8
800029cc:	e0 2c f0 00 	sub	r12,61440
	
	/* Value to be driven on the I/O group: 0. */
	gpio_port->ovrc  = mask;
800029d0:	f9 4b 00 58 	st.w	r12[88],r11
}
800029d4:	5e fc       	retal	r12

800029d6 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
800029d6:	c0 08       	rjmp	800029d6 <_unhandled_interrupt>

800029d8 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
800029d8:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
800029dc:	49 99       	lddpc	r9,80002a40 <INTC_register_interrupt+0x68>
800029de:	f2 08 00 39 	add	r9,r9,r8<<0x3
800029e2:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800029e6:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800029e8:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800029ec:	58 0a       	cp.w	r10,0
800029ee:	c0 91       	brne	80002a00 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800029f0:	49 59       	lddpc	r9,80002a44 <INTC_register_interrupt+0x6c>
800029f2:	49 6a       	lddpc	r10,80002a48 <INTC_register_interrupt+0x70>
800029f4:	12 1a       	sub	r10,r9
800029f6:	fe 79 08 00 	mov	r9,-63488
800029fa:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800029fe:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002a00:	58 1a       	cp.w	r10,1
80002a02:	c0 a1       	brne	80002a16 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002a04:	49 09       	lddpc	r9,80002a44 <INTC_register_interrupt+0x6c>
80002a06:	49 2a       	lddpc	r10,80002a4c <INTC_register_interrupt+0x74>
80002a08:	12 1a       	sub	r10,r9
80002a0a:	bf aa       	sbr	r10,0x1e
80002a0c:	fe 79 08 00 	mov	r9,-63488
80002a10:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a14:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80002a16:	58 2a       	cp.w	r10,2
80002a18:	c0 a1       	brne	80002a2c <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80002a1a:	48 b9       	lddpc	r9,80002a44 <INTC_register_interrupt+0x6c>
80002a1c:	48 da       	lddpc	r10,80002a50 <INTC_register_interrupt+0x78>
80002a1e:	12 1a       	sub	r10,r9
80002a20:	bf ba       	sbr	r10,0x1f
80002a22:	fe 79 08 00 	mov	r9,-63488
80002a26:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a2a:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002a2c:	48 69       	lddpc	r9,80002a44 <INTC_register_interrupt+0x6c>
80002a2e:	48 aa       	lddpc	r10,80002a54 <INTC_register_interrupt+0x7c>
80002a30:	12 1a       	sub	r10,r9
80002a32:	ea 1a c0 00 	orh	r10,0xc000
80002a36:	fe 79 08 00 	mov	r9,-63488
80002a3a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a3e:	5e fc       	retal	r12
80002a40:	80 00       	ld.sh	r0,r0[0x0]
80002a42:	4c 00       	lddpc	r0,80002b40 <pdca_disable_interrupt_transfer_complete+0x10>
80002a44:	80 00       	ld.sh	r0,r0[0x0]
80002a46:	4a 00       	lddpc	r0,80002ac4 <_get_interrupt_handler+0x18>
80002a48:	80 00       	ld.sh	r0,r0[0x0]
80002a4a:	4b 04       	lddpc	r4,80002b08 <pdca_disable_interrupt_reload_counter_zero>
80002a4c:	80 00       	ld.sh	r0,r0[0x0]
80002a4e:	4b 12       	lddpc	r2,80002b10 <pdca_disable_interrupt_reload_counter_zero+0x8>
80002a50:	80 00       	ld.sh	r0,r0[0x0]
80002a52:	4b 20       	lddpc	r0,80002b18 <pdca_disable_interrupt_reload_counter_zero+0x10>
80002a54:	80 00       	ld.sh	r0,r0[0x0]
80002a56:	4b 2e       	lddpc	lr,80002b1c <pdca_disable_interrupt_reload_counter_zero+0x14>

80002a58 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002a58:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002a5a:	49 18       	lddpc	r8,80002a9c <INTC_init_interrupts+0x44>
80002a5c:	e3 b8 00 01 	mtsr	0x4,r8
80002a60:	49 0e       	lddpc	lr,80002aa0 <INTC_init_interrupts+0x48>
80002a62:	30 07       	mov	r7,0
80002a64:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002a66:	49 0c       	lddpc	r12,80002aa4 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002a68:	49 05       	lddpc	r5,80002aa8 <INTC_init_interrupts+0x50>
80002a6a:	10 15       	sub	r5,r8
80002a6c:	fe 76 08 00 	mov	r6,-63488
80002a70:	c1 08       	rjmp	80002a90 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002a72:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002a74:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002a76:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002a78:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002a7c:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002a7e:	10 3a       	cp.w	r10,r8
80002a80:	fe 9b ff fc 	brhi	80002a78 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002a84:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002a88:	2f f7       	sub	r7,-1
80002a8a:	2f 8e       	sub	lr,-8
80002a8c:	59 47       	cp.w	r7,20
80002a8e:	c0 50       	breq	80002a98 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002a90:	7c 08       	ld.w	r8,lr[0x0]
80002a92:	58 08       	cp.w	r8,0
80002a94:	ce f1       	brne	80002a72 <INTC_init_interrupts+0x1a>
80002a96:	cf 7b       	rjmp	80002a84 <INTC_init_interrupts+0x2c>
80002a98:	d8 22       	popm	r4-r7,pc
80002a9a:	00 00       	add	r0,r0
80002a9c:	80 00       	ld.sh	r0,r0[0x0]
80002a9e:	4a 00       	lddpc	r0,80002b1c <pdca_disable_interrupt_reload_counter_zero+0x14>
80002aa0:	80 00       	ld.sh	r0,r0[0x0]
80002aa2:	4c 00       	lddpc	r0,80002ba0 <pdca_init_channel+0x48>
80002aa4:	80 00       	ld.sh	r0,r0[0x0]
80002aa6:	29 d6       	sub	r6,-99
80002aa8:	80 00       	ld.sh	r0,r0[0x0]
80002aaa:	4b 04       	lddpc	r4,80002b68 <pdca_init_channel+0x10>

80002aac <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002aac:	fe 78 08 00 	mov	r8,-63488
80002ab0:	e0 69 00 83 	mov	r9,131
80002ab4:	f2 0c 01 0c 	sub	r12,r9,r12
80002ab8:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002abc:	f2 ca ff c0 	sub	r10,r9,-64
80002ac0:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002ac4:	58 08       	cp.w	r8,0
80002ac6:	c0 21       	brne	80002aca <_get_interrupt_handler+0x1e>
80002ac8:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
80002aca:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002ace:	48 5a       	lddpc	r10,80002ae0 <_get_interrupt_handler+0x34>
80002ad0:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002ad4:	f0 08 11 1f 	rsub	r8,r8,31
80002ad8:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002ada:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002ade:	5e fc       	retal	r12
80002ae0:	80 00       	ld.sh	r0,r0[0x0]
80002ae2:	4c 00       	lddpc	r0,80002be0 <pm_enable_osc0_crystal+0x1c>

80002ae4 <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002ae4:	30 e8       	mov	r8,14
80002ae6:	f0 0c 18 00 	cp.b	r12,r8
80002aea:	e0 88 00 03 	brls	80002af0 <pdca_get_handler+0xc>
80002aee:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002af0:	a7 6c       	lsl	r12,0x6
80002af2:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80002af6:	5e fc       	retal	r12

80002af8 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80002af8:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002afa:	f0 1f 00 03 	mcall	80002b04 <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80002afe:	30 28       	mov	r8,2
80002b00:	99 58       	st.w	r12[0x14],r8
}
80002b02:	d8 02       	popm	pc
80002b04:	80 00       	ld.sh	r0,r0[0x0]
80002b06:	2a e4       	sub	r4,-82

80002b08 <pdca_disable_interrupt_reload_counter_zero>:

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
}

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80002b08:	d4 01       	pushm	lr
80002b0a:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b0c:	f0 1f 00 08 	mcall	80002b2c <pdca_disable_interrupt_reload_counter_zero+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002b10:	e1 b8 00 00 	mfsr	r8,0x0
80002b14:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002b16:	d3 03       	ssrf	0x10

	return flags;
80002b18:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80002b1a:	30 19       	mov	r9,1
80002b1c:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002b1e:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002b20:	e6 18 00 01 	andh	r8,0x1,COH
80002b24:	c0 21       	brne	80002b28 <pdca_disable_interrupt_reload_counter_zero+0x20>
      cpu_irq_enable();
80002b26:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002b28:	2f fd       	sub	sp,-4
80002b2a:	d8 02       	popm	pc
80002b2c:	80 00       	ld.sh	r0,r0[0x0]
80002b2e:	2a e4       	sub	r4,-82

80002b30 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002b30:	d4 01       	pushm	lr
80002b32:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b34:	f0 1f 00 08 	mcall	80002b54 <pdca_disable_interrupt_transfer_complete+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002b38:	e1 b8 00 00 	mfsr	r8,0x0
80002b3c:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002b3e:	d3 03       	ssrf	0x10

	return flags;
80002b40:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80002b42:	30 29       	mov	r9,2
80002b44:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002b46:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002b48:	e6 18 00 01 	andh	r8,0x1,COH
80002b4c:	c0 21       	brne	80002b50 <pdca_disable_interrupt_transfer_complete+0x20>
      cpu_irq_enable();
80002b4e:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002b50:	2f fd       	sub	sp,-4
80002b52:	d8 02       	popm	pc
80002b54:	80 00       	ld.sh	r0,r0[0x0]
80002b56:	2a e4       	sub	r4,-82

80002b58 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80002b58:	eb cd 40 e0 	pushm	r5-r7,lr
80002b5c:	20 1d       	sub	sp,4
80002b5e:	18 95       	mov	r5,r12
80002b60:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b62:	f0 1f 00 13 	mcall	80002bac <pdca_init_channel+0x54>
80002b66:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80002b68:	0a 9c       	mov	r12,r5
80002b6a:	f0 1f 00 12 	mcall	80002bb0 <pdca_init_channel+0x58>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80002b6e:	0a 9c       	mov	r12,r5
80002b70:	f0 1f 00 11 	mcall	80002bb4 <pdca_init_channel+0x5c>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002b74:	e1 b8 00 00 	mfsr	r8,0x0
80002b78:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002b7a:	d3 03       	ssrf	0x10

	return flags;
80002b7c:	40 08       	lddsp	r8,sp[0x0]
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
80002b7e:	6c 09       	ld.w	r9,r6[0x0]
80002b80:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
80002b82:	6c 19       	ld.w	r9,r6[0x4]
80002b84:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
80002b86:	6c 49       	ld.w	r9,r6[0x10]
80002b88:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80002b8a:	6c 29       	ld.w	r9,r6[0x8]
80002b8c:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80002b8e:	6c 39       	ld.w	r9,r6[0xc]
80002b90:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
80002b92:	6c 59       	ld.w	r9,r6[0x14]
80002b94:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002b96:	e0 69 01 00 	mov	r9,256
80002b9a:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
80002b9c:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002b9e:	e6 18 00 01 	andh	r8,0x1,COH
80002ba2:	c0 21       	brne	80002ba6 <pdca_init_channel+0x4e>
      cpu_irq_enable();
80002ba4:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
80002ba6:	2f fd       	sub	sp,-4
80002ba8:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002bac:	80 00       	ld.sh	r0,r0[0x0]
80002bae:	2a e4       	sub	r4,-82
80002bb0:	80 00       	ld.sh	r0,r0[0x0]
80002bb2:	2b 30       	sub	r0,-77
80002bb4:	80 00       	ld.sh	r0,r0[0x0]
80002bb6:	2b 08       	sub	r8,-80

80002bb8 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002bb8:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
80002bba:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002bbe:	99 a8       	st.w	r12[0x28],r8
}
80002bc0:	5e fc       	retal	r12
80002bc2:	d7 03       	nop

80002bc4 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80002bc4:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80002bc6:	ec 5b bb 9f 	cp.w	r11,899999
80002bca:	e0 8b 00 04 	brhi	80002bd2 <pm_enable_osc0_crystal+0xe>
80002bce:	30 4b       	mov	r11,4
80002bd0:	c1 38       	rjmp	80002bf6 <pm_enable_osc0_crystal+0x32>
80002bd2:	e0 68 c6 bf 	mov	r8,50879
80002bd6:	ea 18 00 2d 	orh	r8,0x2d
80002bda:	10 3b       	cp.w	r11,r8
80002bdc:	e0 8b 00 04 	brhi	80002be4 <pm_enable_osc0_crystal+0x20>
80002be0:	30 5b       	mov	r11,5
80002be2:	c0 a8       	rjmp	80002bf6 <pm_enable_osc0_crystal+0x32>
80002be4:	e0 68 12 00 	mov	r8,4608
80002be8:	ea 18 00 7a 	orh	r8,0x7a
80002bec:	10 3b       	cp.w	r11,r8
80002bee:	f9 bb 03 06 	movlo	r11,6
80002bf2:	f9 bb 02 07 	movhs	r11,7
80002bf6:	f0 1f 00 02 	mcall	80002bfc <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80002bfa:	d8 02       	popm	pc
80002bfc:	80 00       	ld.sh	r0,r0[0x0]
80002bfe:	2b b8       	sub	r8,-69

80002c00 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002c00:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80002c02:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002c06:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80002c08:	78 08       	ld.w	r8,r12[0x0]
80002c0a:	a3 a8       	sbr	r8,0x2
80002c0c:	99 08       	st.w	r12[0x0],r8
}
80002c0e:	5e fc       	retal	r12

80002c10 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002c10:	79 58       	ld.w	r8,r12[0x54]
80002c12:	e2 18 00 80 	andl	r8,0x80,COH
80002c16:	cf d0       	breq	80002c10 <pm_wait_for_clk0_ready>
}
80002c18:	5e fc       	retal	r12
80002c1a:	d7 03       	nop

80002c1c <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80002c1c:	eb cd 40 80 	pushm	r7,lr
80002c20:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002c22:	f0 1f 00 04 	mcall	80002c30 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80002c26:	0e 9c       	mov	r12,r7
80002c28:	f0 1f 00 03 	mcall	80002c34 <pm_enable_clk0+0x18>
}
80002c2c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002c30:	80 00       	ld.sh	r0,r0[0x0]
80002c32:	2c 00       	sub	r0,-64
80002c34:	80 00       	ld.sh	r0,r0[0x0]
80002c36:	2c 10       	sub	r0,-63

80002c38 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
80002c38:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80002c3c:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
80002c40:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
80002c42:	09 f7       	ld.ub	r7,r4[0x7]
80002c44:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
80002c48:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
80002c4c:	09 b4       	ld.ub	r4,r4[0x3]
80002c4e:	08 96       	mov	r6,r4
80002c50:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
80002c54:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80002c58:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80002c5c:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80002c60:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
80002c64:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80002c68:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80002c6c:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
80002c70:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
80002c72:	79 58       	ld.w	r8,r12[0x54]
80002c74:	e2 18 00 20 	andl	r8,0x20,COH
80002c78:	cf d0       	breq	80002c72 <pm_cksel+0x3a>
}
80002c7a:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

80002c7e <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
80002c7e:	eb cd 40 80 	pushm	r7,lr
80002c82:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
80002c84:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
80002c86:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
80002c8a:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
80002c8e:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
80002c92:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
80002c96:	2f 8b       	sub	r11,-8
80002c98:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002c9c:	e3 cd 80 80 	ldm	sp++,r7,pc

80002ca0 <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
80002ca0:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
80002ca2:	2f 8b       	sub	r11,-8
80002ca4:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
80002ca8:	f5 e9 10 19 	or	r9,r10,r9<<0x1
80002cac:	f3 e8 10 28 	or	r8,r9,r8<<0x2
80002cb0:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
80002cb4:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002cb8:	d8 02       	popm	pc

80002cba <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
80002cba:	2f 8b       	sub	r11,-8
80002cbc:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
80002cc0:	a1 a8       	sbr	r8,0x0
80002cc2:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
80002cc6:	5e fc       	retal	r12

80002cc8 <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
80002cc8:	79 58       	ld.w	r8,r12[0x54]
80002cca:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002cce:	cf d0       	breq	80002cc8 <pm_wait_for_pll0_locked>
}
80002cd0:	5e fc       	retal	r12

80002cd2 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002cd2:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80002cd4:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002cd8:	99 08       	st.w	r12[0x0],r8
}
80002cda:	5e fc       	retal	r12

80002cdc <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80002cdc:	eb cd 40 c0 	pushm	r6-r7,lr
80002ce0:	18 97       	mov	r7,r12
80002ce2:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80002ce4:	f0 1f 00 06 	mcall	80002cfc <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002ce8:	0c 9b       	mov	r11,r6
80002cea:	0e 9c       	mov	r12,r7
80002cec:	f0 1f 00 05 	mcall	80002d00 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002cf0:	30 1b       	mov	r11,1
80002cf2:	0e 9c       	mov	r12,r7
80002cf4:	f0 1f 00 04 	mcall	80002d04 <pm_switch_to_osc0+0x28>
}
80002cf8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002cfc:	80 00       	ld.sh	r0,r0[0x0]
80002cfe:	2b c4       	sub	r4,-68
80002d00:	80 00       	ld.sh	r0,r0[0x0]
80002d02:	2c 1c       	sub	r12,-63
80002d04:	80 00       	ld.sh	r0,r0[0x0]
80002d06:	2c d2       	sub	r2,-51

80002d08 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80002d08:	58 0b       	cp.w	r11,0
80002d0a:	c1 90       	breq	80002d3c <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80002d0c:	58 6c       	cp.w	r12,6
80002d0e:	e0 8b 00 17 	brhi	80002d3c <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80002d12:	76 0a       	ld.w	r10,r11[0x0]
80002d14:	fe 78 30 00 	mov	r8,-53248
80002d18:	f8 c9 ff f0 	sub	r9,r12,-16
80002d1c:	a5 79       	lsl	r9,0x5
80002d1e:	f0 09 00 09 	add	r9,r8,r9
80002d22:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80002d24:	76 19       	ld.w	r9,r11[0x4]
80002d26:	a5 7c       	lsl	r12,0x5
80002d28:	f0 0c 00 0c 	add	r12,r8,r12
80002d2c:	f8 c8 fd fc 	sub	r8,r12,-516
80002d30:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80002d32:	76 28       	ld.w	r8,r11[0x8]
80002d34:	f8 cc fd f8 	sub	r12,r12,-520
80002d38:	99 08       	st.w	r12[0x0],r8
80002d3a:	5e fd       	retal	0

  return PWM_SUCCESS;
80002d3c:	5e ff       	retal	1

80002d3e <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80002d3e:	18 98       	mov	r8,r12
80002d40:	e0 18 ff 80 	andl	r8,0xff80
80002d44:	c0 20       	breq	80002d48 <pwm_start_channels+0xa>
80002d46:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80002d48:	fe 78 30 00 	mov	r8,-53248
80002d4c:	91 1c       	st.w	r8[0x4],r12
80002d4e:	5e fd       	retal	0

80002d50 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002d50:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80002d54:	58 0c       	cp.w	r12,0
80002d56:	c0 21       	brne	80002d5a <pwm_init+0xa>
80002d58:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002d5a:	e6 18 00 01 	andh	r8,0x1,COH
80002d5e:	c0 91       	brne	80002d70 <pwm_init+0x20>
80002d60:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002d62:	fe 78 30 00 	mov	r8,-53248
80002d66:	37 f9       	mov	r9,127
80002d68:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002d6a:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002d6c:	d5 03       	csrf	0x10
80002d6e:	c0 68       	rjmp	80002d7a <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002d70:	fe 78 30 00 	mov	r8,-53248
80002d74:	37 f9       	mov	r9,127
80002d76:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002d78:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80002d7a:	78 08       	ld.w	r8,r12[0x0]
80002d7c:	78 39       	ld.w	r9,r12[0xc]
80002d7e:	a9 69       	lsl	r9,0x8
80002d80:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80002d84:	78 18       	ld.w	r8,r12[0x4]
80002d86:	10 49       	or	r9,r8
80002d88:	78 28       	ld.w	r8,r12[0x8]
80002d8a:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80002d8e:	fe 78 30 00 	mov	r8,-53248
80002d92:	91 09       	st.w	r8[0x0],r9
80002d94:	5e fd       	retal	0

80002d96 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002d96:	f8 c8 00 01 	sub	r8,r12,1
80002d9a:	f0 0b 00 0b 	add	r11,r8,r11
80002d9e:	f6 0c 0d 0a 	divu	r10,r11,r12
80002da2:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002da4:	f4 c8 00 01 	sub	r8,r10,1
80002da8:	e0 48 00 fe 	cp.w	r8,254
80002dac:	e0 88 00 03 	brls	80002db2 <getBaudDiv+0x1c>
80002db0:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002db2:	5c 8c       	casts.h	r12
}
80002db4:	5e fc       	retal	r12

80002db6 <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80002db6:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002dba:	30 18       	mov	r8,1
80002dbc:	f0 09 18 00 	cp.b	r9,r8
80002dc0:	e0 88 00 04 	brls	80002dc8 <spi_initMaster+0x12>
80002dc4:	30 2c       	mov	r12,2
80002dc6:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80002dc8:	e0 68 00 80 	mov	r8,128
80002dcc:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80002dce:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80002dd0:	30 19       	mov	r9,1
80002dd2:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80002dd6:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002dda:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80002dde:	30 09       	mov	r9,0
80002de0:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80002de4:	30 fa       	mov	r10,15
80002de6:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80002dea:	99 18       	st.w	r12[0x4],r8
80002dec:	5e f9       	retal	r9

80002dee <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002dee:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002df0:	30 18       	mov	r8,1
80002df2:	f0 0b 18 00 	cp.b	r11,r8
80002df6:	5f be       	srhi	lr
80002df8:	f0 0a 18 00 	cp.b	r10,r8
80002dfc:	5f b8       	srhi	r8
80002dfe:	fd e8 10 08 	or	r8,lr,r8
80002e02:	c0 30       	breq	80002e08 <spi_selectionMode+0x1a>
80002e04:	30 2c       	mov	r12,2
80002e06:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80002e08:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80002e0a:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80002e0e:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002e12:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002e16:	99 18       	st.w	r12[0x4],r8
80002e18:	d8 0a       	popm	pc,r12=0

80002e1a <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002e1a:	78 18       	ld.w	r8,r12[0x4]
80002e1c:	ea 18 00 0f 	orh	r8,0xf
80002e20:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002e22:	78 18       	ld.w	r8,r12[0x4]
80002e24:	e2 18 00 04 	andl	r8,0x4,COH
80002e28:	c0 f0       	breq	80002e46 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002e2a:	30 e8       	mov	r8,14
80002e2c:	f0 0b 18 00 	cp.b	r11,r8
80002e30:	e0 8b 00 19 	brhi	80002e62 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002e34:	78 18       	ld.w	r8,r12[0x4]
80002e36:	b1 6b       	lsl	r11,0x10
80002e38:	ea 1b ff f0 	orh	r11,0xfff0
80002e3c:	e8 1b ff ff 	orl	r11,0xffff
80002e40:	10 6b       	and	r11,r8
80002e42:	99 1b       	st.w	r12[0x4],r11
80002e44:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002e46:	30 38       	mov	r8,3
80002e48:	f0 0b 18 00 	cp.b	r11,r8
80002e4c:	e0 8b 00 0b 	brhi	80002e62 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80002e50:	78 18       	ld.w	r8,r12[0x4]
80002e52:	2f 0b       	sub	r11,-16
80002e54:	30 19       	mov	r9,1
80002e56:	f2 0b 09 4b 	lsl	r11,r9,r11
80002e5a:	5c db       	com	r11
80002e5c:	10 6b       	and	r11,r8
80002e5e:	99 1b       	st.w	r12[0x4],r11
80002e60:	5e fd       	retal	0
80002e62:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002e64:	5e fc       	retal	r12

80002e66 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002e66:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002e6a:	c0 58       	rjmp	80002e74 <spi_unselectChip+0xe>
		if (!timeout--) {
80002e6c:	58 08       	cp.w	r8,0
80002e6e:	c0 21       	brne	80002e72 <spi_unselectChip+0xc>
80002e70:	5e ff       	retal	1
80002e72:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002e74:	78 49       	ld.w	r9,r12[0x10]
80002e76:	e2 19 02 00 	andl	r9,0x200,COH
80002e7a:	cf 90       	breq	80002e6c <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002e7c:	78 18       	ld.w	r8,r12[0x4]
80002e7e:	ea 18 00 0f 	orh	r8,0xf
80002e82:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002e84:	fc 18 01 00 	movh	r8,0x100
80002e88:	99 08       	st.w	r12[0x0],r8
80002e8a:	5e fd       	retal	0

80002e8c <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002e8c:	eb cd 40 f8 	pushm	r3-r7,lr
80002e90:	18 95       	mov	r5,r12
80002e92:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002e94:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002e98:	30 38       	mov	r8,3
80002e9a:	f0 06 18 00 	cp.b	r6,r8
80002e9e:	e0 8b 00 4d 	brhi	80002f38 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002ea2:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002ea6:	30 18       	mov	r8,1
80002ea8:	f0 04 18 00 	cp.b	r4,r8
80002eac:	e0 8b 00 46 	brhi	80002f38 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80002eb0:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002eb4:	30 78       	mov	r8,7
80002eb6:	f0 03 18 00 	cp.b	r3,r8
80002eba:	e0 88 00 3f 	brls	80002f38 <spi_setupChipReg+0xac>
80002ebe:	31 08       	mov	r8,16
80002ec0:	f0 03 18 00 	cp.b	r3,r8
80002ec4:	e0 8b 00 3a 	brhi	80002f38 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80002ec8:	14 9b       	mov	r11,r10
80002eca:	6e 1c       	ld.w	r12,r7[0x4]
80002ecc:	f0 1f 00 1d 	mcall	80002f40 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80002ed0:	c3 45       	brlt	80002f38 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80002ed2:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80002ed4:	ec 09 16 01 	lsr	r9,r6,0x1
80002ed8:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80002edc:	ec 16 00 01 	eorl	r6,0x1
80002ee0:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002ee4:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002ee8:	20 83       	sub	r3,8
80002eea:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80002eee:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80002ef2:	ef 39 00 09 	ld.ub	r9,r7[9]
80002ef6:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80002efa:	ef 39 00 0a 	ld.ub	r9,r7[10]
80002efe:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80002f02:	0f 89       	ld.ub	r9,r7[0x0]
80002f04:	30 1a       	mov	r10,1
80002f06:	f4 09 18 00 	cp.b	r9,r10
80002f0a:	c0 e0       	breq	80002f26 <spi_setupChipReg+0x9a>
80002f0c:	c0 a3       	brcs	80002f20 <spi_setupChipReg+0x94>
80002f0e:	30 2a       	mov	r10,2
80002f10:	f4 09 18 00 	cp.b	r9,r10
80002f14:	c0 c0       	breq	80002f2c <spi_setupChipReg+0xa0>
80002f16:	30 3a       	mov	r10,3
80002f18:	f4 09 18 00 	cp.b	r9,r10
80002f1c:	c0 e1       	brne	80002f38 <spi_setupChipReg+0xac>
80002f1e:	c0 a8       	rjmp	80002f32 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80002f20:	8b c8       	st.w	r5[0x30],r8
80002f22:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002f26:	8b d8       	st.w	r5[0x34],r8
80002f28:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80002f2c:	8b e8       	st.w	r5[0x38],r8
80002f2e:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80002f32:	8b f8       	st.w	r5[0x3c],r8
80002f34:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002f38:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80002f3a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002f3e:	00 00       	add	r0,r0
80002f40:	80 00       	ld.sh	r0,r0[0x0]
80002f42:	2d 96       	sub	r6,-39

80002f44 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002f44:	30 18       	mov	r8,1
80002f46:	99 08       	st.w	r12[0x0],r8
}
80002f48:	5e fc       	retal	r12

80002f4a <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80002f4a:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80002f4e:	c0 58       	rjmp	80002f58 <spi_write+0xe>
		if (!timeout--) {
80002f50:	58 08       	cp.w	r8,0
80002f52:	c0 21       	brne	80002f56 <spi_write+0xc>
80002f54:	5e ff       	retal	1
80002f56:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80002f58:	78 49       	ld.w	r9,r12[0x10]
80002f5a:	e2 19 00 02 	andl	r9,0x2,COH
80002f5e:	cf 90       	breq	80002f50 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80002f60:	5c 7b       	castu.h	r11
80002f62:	99 3b       	st.w	r12[0xc],r11
80002f64:	5e fd       	retal	0

80002f66 <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
80002f66:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80002f6a:	c0 58       	rjmp	80002f74 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
80002f6c:	58 08       	cp.w	r8,0
80002f6e:	c0 21       	brne	80002f72 <spi_read+0xc>
80002f70:	5e ff       	retal	1
80002f72:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80002f74:	78 49       	ld.w	r9,r12[0x10]
80002f76:	e2 19 02 01 	andl	r9,0x201,COH
80002f7a:	e0 49 02 01 	cp.w	r9,513
80002f7e:	cf 71       	brne	80002f6c <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80002f80:	78 28       	ld.w	r8,r12[0x8]
80002f82:	b6 08       	st.h	r11[0x0],r8
80002f84:	5e fd       	retal	0

80002f86 <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
80002f86:	76 09       	ld.w	r9,r11[0x0]
80002f88:	58 29       	cp.w	r9,2
80002f8a:	e0 88 00 03 	brls	80002f90 <tc_init_waveform+0xa>
80002f8e:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002f90:	76 18       	ld.w	r8,r11[0x4]
80002f92:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002f96:	af ba       	sbr	r10,0xf
80002f98:	10 9b       	mov	r11,r8
80002f9a:	e6 1b c0 00 	andh	r11,0xc000,COH
80002f9e:	16 4a       	or	r10,r11
80002fa0:	10 9b       	mov	r11,r8
80002fa2:	e6 1b 30 00 	andh	r11,0x3000,COH
80002fa6:	16 4a       	or	r10,r11
80002fa8:	10 9b       	mov	r11,r8
80002faa:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002fae:	16 4a       	or	r10,r11
80002fb0:	10 9b       	mov	r11,r8
80002fb2:	e6 1b 03 00 	andh	r11,0x300,COH
80002fb6:	16 4a       	or	r10,r11
80002fb8:	10 9b       	mov	r11,r8
80002fba:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002fbe:	16 4a       	or	r10,r11
80002fc0:	10 9b       	mov	r11,r8
80002fc2:	e6 1b 00 30 	andh	r11,0x30,COH
80002fc6:	16 4a       	or	r10,r11
80002fc8:	10 9b       	mov	r11,r8
80002fca:	e6 1b 00 0c 	andh	r11,0xc,COH
80002fce:	16 4a       	or	r10,r11
80002fd0:	10 9b       	mov	r11,r8
80002fd2:	e6 1b 00 03 	andh	r11,0x3,COH
80002fd6:	16 4a       	or	r10,r11
80002fd8:	10 9b       	mov	r11,r8
80002fda:	e2 1b 60 00 	andl	r11,0x6000,COH
80002fde:	16 4a       	or	r10,r11
80002fe0:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002fe4:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80002fe8:	10 9b       	mov	r11,r8
80002fea:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002fee:	16 4a       	or	r10,r11
80002ff0:	10 9b       	mov	r11,r8
80002ff2:	e2 1b 03 00 	andl	r11,0x300,COH
80002ff6:	16 4a       	or	r10,r11
80002ff8:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80002ffc:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80003000:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80003004:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80003008:	10 9b       	mov	r11,r8
8000300a:	e2 1b 00 30 	andl	r11,0x30,COH
8000300e:	16 4a       	or	r10,r11
80003010:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003014:	f5 e8 10 38 	or	r8,r10,r8<<0x3
80003018:	a5 69       	lsl	r9,0x4
8000301a:	2f f9       	sub	r9,-1
8000301c:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
80003020:	5e fd       	retal	0

80003022 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003022:	58 2b       	cp.w	r11,2
80003024:	e0 88 00 03 	brls	8000302a <tc_start+0x8>
80003028:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
8000302a:	a7 6b       	lsl	r11,0x6
8000302c:	16 0c       	add	r12,r11
8000302e:	30 58       	mov	r8,5
80003030:	99 08       	st.w	r12[0x0],r8
80003032:	5e fd       	retal	0

80003034 <tc_stop>:


int tc_stop(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003034:	58 2b       	cp.w	r11,2
80003036:	e0 88 00 03 	brls	8000303c <tc_stop+0x8>
8000303a:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Disable the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_CLKDIS_MASK;
8000303c:	a7 6b       	lsl	r11,0x6
8000303e:	16 0c       	add	r12,r11
80003040:	30 28       	mov	r8,2
80003042:	99 08       	st.w	r12[0x0],r8
80003044:	5e fd       	retal	0

80003046 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003046:	58 2b       	cp.w	r11,2
80003048:	e0 88 00 03 	brls	8000304e <tc_write_rc+0x8>
8000304c:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
8000304e:	f6 08 15 04 	lsl	r8,r11,0x4
80003052:	2f f8       	sub	r8,-1
80003054:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80003058:	e2 18 80 00 	andl	r8,0x8000,COH
8000305c:	c0 c0       	breq	80003074 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
8000305e:	a7 6b       	lsl	r11,0x6
80003060:	16 0c       	add	r12,r11
80003062:	2e 4c       	sub	r12,-28
80003064:	78 08       	ld.w	r8,r12[0x0]
80003066:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
8000306a:	e0 18 00 00 	andl	r8,0x0
8000306e:	f3 e8 10 08 	or	r8,r9,r8
80003072:	99 08       	st.w	r12[0x0],r8

  return value;
80003074:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80003078:	5e fc       	retal	r12

8000307a <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
8000307a:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
8000307e:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80003082:	58 2b       	cp.w	r11,2
80003084:	e0 88 00 04 	brls	8000308c <tc_configure_interrupts+0x12>
80003088:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
8000308c:	ee 19 00 01 	eorh	r9,0x1
80003090:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80003094:	74 08       	ld.w	r8,r10[0x0]
80003096:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
8000309a:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
8000309e:	a7 6e       	lsl	lr,0x6
800030a0:	fd e7 10 7e 	or	lr,lr,r7<<0x7
800030a4:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
800030a8:	0e 4e       	or	lr,r7
800030aa:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
800030ae:	fd e7 10 5e 	or	lr,lr,r7<<0x5
800030b2:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
800030b6:	fd e7 10 4e 	or	lr,lr,r7<<0x4
800030ba:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
800030be:	fd e7 10 3e 	or	lr,lr,r7<<0x3
800030c2:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
800030c6:	fd e7 10 2e 	or	lr,lr,r7<<0x2
800030ca:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800030ce:	fd e8 10 18 	or	r8,lr,r8<<0x1
800030d2:	f6 0e 15 06 	lsl	lr,r11,0x6
800030d6:	f8 0e 00 0e 	add	lr,r12,lr
800030da:	2d ce       	sub	lr,-36
800030dc:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
800030de:	58 09       	cp.w	r9,0
800030e0:	c0 20       	breq	800030e4 <tc_configure_interrupts+0x6a>
800030e2:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800030e4:	74 08       	ld.w	r8,r10[0x0]
800030e6:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
800030ea:	e0 65 00 80 	mov	r5,128
800030ee:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
800030f2:	74 08       	ld.w	r8,r10[0x0]
800030f4:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
800030f8:	f9 b4 00 40 	moveq	r4,64
800030fc:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80003100:	74 08       	ld.w	r8,r10[0x0]
80003102:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80003106:	f9 b3 00 20 	moveq	r3,32
8000310a:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
8000310e:	74 08       	ld.w	r8,r10[0x0]
80003110:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80003114:	f9 b2 00 10 	moveq	r2,16
80003118:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
8000311c:	74 08       	ld.w	r8,r10[0x0]
8000311e:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80003122:	f9 b6 00 08 	moveq	r6,8
80003126:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
8000312a:	74 08       	ld.w	r8,r10[0x0]
8000312c:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
80003130:	f9 b7 00 04 	moveq	r7,4
80003134:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
80003138:	74 08       	ld.w	r8,r10[0x0]
8000313a:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
8000313e:	f9 be 00 02 	moveq	lr,2
80003142:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80003146:	74 08       	ld.w	r8,r10[0x0]
80003148:	ec 18 00 01 	eorl	r8,0x1
8000314c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003150:	eb e8 10 08 	or	r8,r5,r8
80003154:	08 48       	or	r8,r4
80003156:	06 48       	or	r8,r3
80003158:	04 48       	or	r8,r2
8000315a:	0c 48       	or	r8,r6
8000315c:	0e 48       	or	r8,r7
8000315e:	1c 48       	or	r8,lr
80003160:	f6 0a 15 06 	lsl	r10,r11,0x6
80003164:	f8 0a 00 0a 	add	r10,r12,r10
80003168:	2d 8a       	sub	r10,-40
8000316a:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
8000316c:	a7 6b       	lsl	r11,0x6
8000316e:	2e 0b       	sub	r11,-32
80003170:	16 0c       	add	r12,r11
80003172:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003174:	58 09       	cp.w	r9,0
80003176:	c0 31       	brne	8000317c <tc_configure_interrupts+0x102>
80003178:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
8000317c:	d5 03       	csrf	0x10
8000317e:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80003182:	d7 03       	nop

80003184 <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
80003184:	4a 78       	lddpc	r8,80003220 <twi_master_interrupt_handler+0x9c>
80003186:	70 08       	ld.w	r8,r8[0x0]
80003188:	70 89       	ld.w	r9,r8[0x20]
8000318a:	4a 7a       	lddpc	r10,80003224 <twi_master_interrupt_handler+0xa0>
8000318c:	74 0a       	ld.w	r10,r10[0x0]
8000318e:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
80003192:	12 9a       	mov	r10,r9
80003194:	e2 1a 01 00 	andl	r10,0x100,COH
80003198:	c3 91       	brne	8000320a <twi_master_interrupt_handler+0x86>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
8000319a:	12 9a       	mov	r10,r9
8000319c:	e2 1a 00 02 	andl	r10,0x2,COH
800031a0:	c1 70       	breq	800031ce <twi_master_interrupt_handler+0x4a>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
800031a2:	4a 29       	lddpc	r9,80003228 <twi_master_interrupt_handler+0xa4>
800031a4:	72 0a       	ld.w	r10,r9[0x0]
800031a6:	70 cb       	ld.w	r11,r8[0x30]
800031a8:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
800031aa:	72 0a       	ld.w	r10,r9[0x0]
800031ac:	2f fa       	sub	r10,-1
800031ae:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
800031b0:	49 f9       	lddpc	r9,8000322c <twi_master_interrupt_handler+0xa8>
800031b2:	72 0a       	ld.w	r10,r9[0x0]
800031b4:	20 1a       	sub	r10,1
800031b6:	93 0a       	st.w	r9[0x0],r10
800031b8:	72 09       	ld.w	r9,r9[0x0]
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
800031ba:	58 19       	cp.w	r9,1
800031bc:	f9 b9 00 02 	moveq	r9,2
800031c0:	f1 f9 0a 00 	st.weq	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
800031c4:	49 a9       	lddpc	r9,8000322c <twi_master_interrupt_handler+0xa8>
800031c6:	72 09       	ld.w	r9,r9[0x0]
800031c8:	58 09       	cp.w	r9,0
800031ca:	c2 30       	breq	80003210 <twi_master_interrupt_handler+0x8c>
800031cc:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
800031ce:	12 9a       	mov	r10,r9
800031d0:	e2 1a 00 04 	andl	r10,0x4,COH
800031d4:	c1 70       	breq	80003202 <twi_master_interrupt_handler+0x7e>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
800031d6:	49 79       	lddpc	r9,80003230 <twi_master_interrupt_handler+0xac>
800031d8:	72 0a       	ld.w	r10,r9[0x0]
800031da:	20 1a       	sub	r10,1
800031dc:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
800031de:	72 09       	ld.w	r9,r9[0x0]
800031e0:	58 09       	cp.w	r9,0
800031e2:	e0 89 00 0a 	brgt	800031f6 <twi_master_interrupt_handler+0x72>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
800031e6:	49 09       	lddpc	r9,80003224 <twi_master_interrupt_handler+0xa0>
800031e8:	30 1a       	mov	r10,1
800031ea:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
800031ec:	3f fa       	mov	r10,-1
800031ee:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
800031f0:	72 09       	ld.w	r9,r9[0x0]
800031f2:	91 99       	st.w	r8[0x24],r9
800031f4:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
800031f6:	49 0a       	lddpc	r10,80003234 <twi_master_interrupt_handler+0xb0>
800031f8:	74 09       	ld.w	r9,r10[0x0]
800031fa:	13 3b       	ld.ub	r11,r9++
800031fc:	91 db       	st.w	r8[0x34],r11
800031fe:	95 09       	st.w	r10[0x0],r9
80003200:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
80003202:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80003206:	c0 51       	brne	80003210 <twi_master_interrupt_handler+0x8c>
80003208:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
8000320a:	30 1a       	mov	r10,1
8000320c:	48 b9       	lddpc	r9,80003238 <twi_master_interrupt_handler+0xb4>
8000320e:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
80003210:	3f f9       	mov	r9,-1
80003212:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
80003214:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
80003216:	30 09       	mov	r9,0
80003218:	48 98       	lddpc	r8,8000323c <twi_master_interrupt_handler+0xb8>
8000321a:	b0 89       	st.b	r8[0x0],r9
8000321c:	d6 03       	rete
8000321e:	00 00       	add	r0,r0
80003220:	00 00       	add	r0,r0
80003222:	03 1c       	ld.sh	r12,r1++
80003224:	00 00       	add	r0,r0
80003226:	03 18       	ld.sh	r8,r1++
80003228:	00 00       	add	r0,r0
8000322a:	03 28       	ld.uh	r8,r1++
8000322c:	00 00       	add	r0,r0
8000322e:	03 24       	ld.uh	r4,r1++
80003230:	00 00       	add	r0,r0
80003232:	03 14       	ld.sh	r4,r1++
80003234:	00 00       	add	r0,r0
80003236:	03 20       	ld.uh	r0,r1++
80003238:	00 00       	add	r0,r0
8000323a:	03 11       	ld.sh	r1,r1++
8000323c:	00 00       	add	r0,r0
8000323e:	03 10       	ld.sh	r0,r1++

80003240 <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
80003240:	eb cd 40 e0 	pushm	r5-r7,lr
80003244:	20 1d       	sub	sp,4
80003246:	18 97       	mov	r7,r12
80003248:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
8000324a:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
8000324e:	4a 19       	lddpc	r9,800032d0 <twi_master_init+0x90>
80003250:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
80003252:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
80003254:	3f f9       	mov	r9,-1
80003256:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
80003258:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
8000325a:	e0 69 00 80 	mov	r9,128
8000325e:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003260:	e6 18 00 01 	andh	r8,0x1,COH
80003264:	c0 21       	brne	80003268 <twi_master_init+0x28>
      cpu_irq_enable();
80003266:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
80003268:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000326a:	e1 b8 00 00 	mfsr	r8,0x0
8000326e:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80003270:	d3 03       	ssrf	0x10

	return flags;
80003272:	40 06       	lddsp	r6,sp[0x0]

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
80003274:	30 3a       	mov	r10,3
80003276:	e0 6b 01 60 	mov	r11,352
8000327a:	49 7c       	lddpc	r12,800032d4 <twi_master_init+0x94>
8000327c:	f0 1f 00 17 	mcall	800032d8 <twi_master_init+0x98>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003280:	e6 16 00 01 	andh	r6,0x1,COH
80003284:	c0 21       	brne	80003288 <twi_master_init+0x48>
      cpu_irq_enable();
80003286:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
80003288:	6a 19       	ld.w	r9,r5[0x4]
8000328a:	a1 79       	lsl	r9,0x1
8000328c:	6a 08       	ld.w	r8,r5[0x0]
8000328e:	f0 09 0d 08 	divu	r8,r8,r9
80003292:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
80003294:	e0 48 00 ff 	cp.w	r8,255
80003298:	e0 8b 00 04 	brhi	800032a0 <twi_master_init+0x60>
8000329c:	30 09       	mov	r9,0
8000329e:	c0 f8       	rjmp	800032bc <twi_master_init+0x7c>
800032a0:	30 09       	mov	r9,0
800032a2:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
800032a4:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
800032a6:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800032a8:	e0 48 00 ff 	cp.w	r8,255
800032ac:	5f bb       	srhi	r11
800032ae:	58 69       	cp.w	r9,6
800032b0:	5f 8a       	srls	r10
800032b2:	f7 ea 00 0a 	and	r10,r11,r10
800032b6:	f8 0a 18 00 	cp.b	r10,r12
800032ba:	cf 51       	brne	800032a4 <twi_master_init+0x64>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
800032bc:	b1 69       	lsl	r9,0x10
800032be:	f3 e8 10 89 	or	r9,r9,r8<<0x8
800032c2:	f3 e8 10 08 	or	r8,r9,r8
800032c6:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
800032c8:	2f fd       	sub	sp,-4
800032ca:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800032ce:	00 00       	add	r0,r0
800032d0:	00 00       	add	r0,r0
800032d2:	03 1c       	ld.sh	r12,r1++
800032d4:	80 00       	ld.sh	r0,r0[0x0]
800032d6:	31 84       	mov	r4,24
800032d8:	80 00       	ld.sh	r0,r0[0x0]
800032da:	29 d8       	sub	r8,-99

800032dc <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
800032dc:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
800032e0:	fe c0 e8 e0 	sub	r0,pc,-5920

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
800032e4:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
800032e8:	d5 53       	csrf	0x15
  cp      r0, r1
800032ea:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
800032ec:	e0 61 02 20 	mov	r1,544
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
800032f0:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
800032f2:	c0 72       	brcc	80003300 <idata_load_loop_end>
  cp      r0, r1
800032f4:	fe c2 e5 7c 	sub	r2,pc,-6788

800032f8 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
800032f8:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
800032fa:	a1 24       	st.d	r0++,r4
  cp      r0, r1
800032fc:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
800032fe:	cf d3       	brcs	800032f8 <idata_load_loop>

80003300 <idata_load_loop_end>:
  mov     r2, 0
80003300:	e0 60 02 20 	mov	r0,544
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003304:	e0 61 18 20 	mov	r1,6176
  cp      r0, r1
  brlo    udata_clear_loop
80003308:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
8000330a:	c0 62       	brcc	80003316 <udata_clear_loop_end>
8000330c:	30 02       	mov	r2,0
8000330e:	30 03       	mov	r3,0

80003310 <udata_clear_loop>:
80003310:	a1 22       	st.d	r0++,r2
80003312:	02 30       	cp.w	r0,r1
80003314:	cf e3       	brcs	80003310 <udata_clear_loop>

80003316 <udata_clear_loop_end>:
80003316:	fe cf ea ba 	sub	pc,pc,-5446
8000331a:	d7 03       	nop

8000331c <_fileVerification>:
 * Returns program-wide error codes as defined in audio.h
 *
 * Created 17.11.17 MLN
 * Last modified 17.11.17 MLN
 */
uint8_t _fileVerification(){
8000331c:	eb cd 40 f8 	pushm	r3-r7,lr
	uint16_t headerIndex = 8;
	// Verifying file format ID in RIFF header
	if (wavData1[headerIndex] != 'W' || wavData1[headerIndex + 1] != 'A' || wavData1[headerIndex + 2] != 'V' || wavData1[headerIndex + 3] != 'E'){
80003320:	4f 18       	lddpc	r8,800034e4 <_fileVerification+0x1c8>
80003322:	f1 39 00 08 	ld.ub	r9,r8[8]
80003326:	35 78       	mov	r8,87
80003328:	f0 09 18 00 	cp.b	r9,r8
8000332c:	e0 81 00 d6 	brne	800034d8 <_fileVerification+0x1bc>
80003330:	4e d8       	lddpc	r8,800034e4 <_fileVerification+0x1c8>
80003332:	f1 39 00 09 	ld.ub	r9,r8[9]
80003336:	34 18       	mov	r8,65
80003338:	f0 09 18 00 	cp.b	r9,r8
8000333c:	e0 81 00 ce 	brne	800034d8 <_fileVerification+0x1bc>
80003340:	4e 98       	lddpc	r8,800034e4 <_fileVerification+0x1c8>
80003342:	f1 39 00 0a 	ld.ub	r9,r8[10]
80003346:	35 68       	mov	r8,86
80003348:	f0 09 18 00 	cp.b	r9,r8
8000334c:	e0 81 00 c6 	brne	800034d8 <_fileVerification+0x1bc>
80003350:	4e 58       	lddpc	r8,800034e4 <_fileVerification+0x1c8>
80003352:	f1 39 00 0b 	ld.ub	r9,r8[11]
80003356:	34 58       	mov	r8,69
80003358:	f0 09 18 00 	cp.b	r9,r8
8000335c:	e0 81 00 be 	brne	800034d8 <_fileVerification+0x1bc>
80003360:	4e 1b       	lddpc	r11,800034e4 <_fileVerification+0x1c8>
80003362:	2f 7b       	sub	r11,-9
80003364:	30 88       	mov	r8,8
80003366:	10 9a       	mov	r10,r8
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003368:	4d f9       	lddpc	r9,800034e4 <_fileVerification+0x1c8>
8000336a:	36 de       	mov	lr,109
8000336c:	37 47       	mov	r7,116
8000336e:	32 06       	mov	r6,32
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
80003370:	e0 65 02 01 	mov	r5,513
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
80003374:	36 64       	mov	r4,102
80003376:	c0 f8       	rjmp	80003394 <_fileVerification+0x78>
		headerIndex++;
80003378:	2f fa       	sub	r10,-1
8000337a:	5c 8a       	casts.h	r10
		if (headerIndex > SECTOR_SIZE){
8000337c:	ea 0a 19 00 	cp.h	r10,r5
80003380:	c0 41       	brne	80003388 <_fileVerification+0x6c>
80003382:	30 6c       	mov	r12,6
80003384:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003388:	f6 09 01 08 	sub	r8,r11,r9
	
	
	// Beginning fetch AudioInfo routine
	
	// Finding "fmt " subchunk in header, then jumping to next relevant block
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
8000338c:	17 3c       	ld.ub	r12,r11++
8000338e:	e8 0c 18 00 	cp.b	r12,r4
80003392:	c1 30       	breq	800033b8 <_fileVerification+0x9c>
80003394:	f2 08 00 0c 	add	r12,r9,r8
80003398:	19 9c       	ld.ub	r12,r12[0x1]
8000339a:	fc 0c 18 00 	cp.b	r12,lr
8000339e:	c0 d0       	breq	800033b8 <_fileVerification+0x9c>
800033a0:	f2 08 00 0c 	add	r12,r9,r8
800033a4:	19 ac       	ld.ub	r12,r12[0x2]
800033a6:	ee 0c 18 00 	cp.b	r12,r7
800033aa:	c0 70       	breq	800033b8 <_fileVerification+0x9c>
800033ac:	f2 08 00 08 	add	r8,r9,r8
800033b0:	11 b8       	ld.ub	r8,r8[0x3]
800033b2:	ec 08 18 00 	cp.b	r8,r6
800033b6:	ce 11       	brne	80003378 <_fileVerification+0x5c>
		}
	}
	// Jumps to Subchuk1Size block
	headerIndex += 4;
	// Jumps to AudioFormat block
	headerIndex += 4;
800033b8:	2f 8a       	sub	r10,-8
800033ba:	5c 8a       	casts.h	r10
	
	if (wavData1[headerIndex + 1] != 1) {
800033bc:	f1 da c0 10 	bfextu	r8,r10,0x0,0x10
800033c0:	4c 99       	lddpc	r9,800034e4 <_fileVerification+0x1c8>
800033c2:	f2 08 00 08 	add	r8,r9,r8
800033c6:	11 99       	ld.ub	r9,r8[0x1]
800033c8:	30 18       	mov	r8,1
800033ca:	f0 09 18 00 	cp.b	r9,r8
800033ce:	c0 40       	breq	800033d6 <_fileVerification+0xba>
800033d0:	30 5c       	mov	r12,5
800033d2:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
		return ERROR_FILE_COMPRESSED;
	}
	
	// Jumps to NumChannels block
	headerIndex += 2;
800033d6:	f4 c9 ff fe 	sub	r9,r10,-2
	fileData.channelNumber = wavData1[headerIndex + 1];
800033da:	4c 38       	lddpc	r8,800034e4 <_fileVerification+0x1c8>
800033dc:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
800033e0:	f0 0a 00 0a 	add	r10,r8,r10
800033e4:	15 94       	ld.ub	r4,r10[0x1]
800033e6:	4c 1a       	lddpc	r10,800034e8 <_fileVerification+0x1cc>
800033e8:	b4 84       	st.b	r10[0x0],r4
	
	// Jumps to SampleRate block
	headerIndex += 2;
800033ea:	f2 cb ff fe 	sub	r11,r9,-2
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
		(wavData1[headerIndex] << 24) |
800033ee:	f9 db c0 10 	bfextu	r12,r11,0x0,0x10
	fileData.channelNumber = wavData1[headerIndex + 1];
	
	// Jumps to SampleRate block
	headerIndex += 2;
	// Puts 4 SampleRate bytes on a single 32-bit integer before assigning it to fileData.sampleRate
	fileData.sampleRate = 
800033f2:	f0 0c 00 09 	add	r9,r8,r12
800033f6:	13 be       	ld.ub	lr,r9[0x3]
800033f8:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
800033fc:	fd ec 11 8c 	or	r12,lr,r12<<0x18
80003400:	13 9e       	ld.ub	lr,r9[0x1]
80003402:	f9 ee 11 0c 	or	r12,r12,lr<<0x10
80003406:	13 a3       	ld.ub	r3,r9[0x2]
80003408:	f9 e3 10 83 	or	r3,r12,r3<<0x8
8000340c:	95 13       	st.w	r10[0x4],r3
	
	// Jumps to ByteRate block
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
8000340e:	f6 c9 ff f8 	sub	r9,r11,-8
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
		(wavData1[headerIndex] << 8) |
80003412:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
	headerIndex += 4;
	
	// Jumps to BlockAlign block
	headerIndex += 4;
	// Assigns fileData.blockAlign value
	fileData.blockAlign = 
80003416:	f0 0b 07 0c 	ld.ub	r12,r8[r11]
8000341a:	f0 0b 00 0b 	add	r11,r8,r11
8000341e:	17 9b       	ld.ub	r11,r11[0x1]
80003420:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
80003424:	b4 4b       	st.h	r10[0x8],r11
		(wavData1[headerIndex] << 8) |
		(wavData1[headerIndex + 1])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
80003426:	2f e9       	sub	r9,-2
80003428:	5c 89       	casts.h	r9
	fileData.bitsPerSample =
		(wavData1[headerIndex] << 8) |
8000342a:	f7 d9 c0 10 	bfextu	r11,r9,0x0,0x10
		(wavData1[headerIndex + 1])
	;
	
	// Jumps to BitsPerSample block
	headerIndex += 2;
	fileData.bitsPerSample =
8000342e:	f0 0b 07 0c 	ld.ub	r12,r8[r11]
80003432:	16 08       	add	r8,r11
80003434:	11 98       	ld.ub	r8,r8[0x1]
80003436:	f1 ec 10 88 	or	r8,r8,r12<<0x8
8000343a:	b4 58       	st.h	r10[0xa],r8
		(wavData1[headerIndex] << 8) |
		(wavData1[headerIndex + 1])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
8000343c:	4a aa       	lddpc	r10,800034e4 <_fileVerification+0x1c8>
8000343e:	36 6c       	mov	r12,102
80003440:	36 de       	mov	lr,109
80003442:	37 47       	mov	r7,116
80003444:	32 06       	mov	r6,32
		headerIndex++;
		if (headerIndex > SECTOR_SIZE){
80003446:	e0 65 02 00 	mov	r5,512
		(wavData1[headerIndex] << 8) |
		(wavData1[headerIndex + 1])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
8000344a:	c0 a8       	rjmp	8000345e <_fileVerification+0x142>
		headerIndex++;
8000344c:	2f f9       	sub	r9,-1
8000344e:	5c 89       	casts.h	r9
		if (headerIndex > SECTOR_SIZE){
80003450:	ea 09 19 00 	cp.h	r9,r5
80003454:	e0 88 00 05 	brls	8000345e <_fileVerification+0x142>
80003458:	30 7c       	mov	r12,7
8000345a:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
		(wavData1[headerIndex] << 8) |
		(wavData1[headerIndex + 1])
	;
	
	// Finding "data" chunk
	while (wavData1[headerIndex] != 'f' && wavData1[headerIndex + 1] != 'm' && wavData1[headerIndex + 2] != 't' && wavData1[headerIndex + 3] != ' ') {
8000345e:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
80003462:	f4 08 07 0b 	ld.ub	r11,r10[r8]
80003466:	f8 0b 18 00 	cp.b	r11,r12
8000346a:	c1 30       	breq	80003490 <_fileVerification+0x174>
8000346c:	f4 08 00 0b 	add	r11,r10,r8
80003470:	17 9b       	ld.ub	r11,r11[0x1]
80003472:	fc 0b 18 00 	cp.b	r11,lr
80003476:	c0 d0       	breq	80003490 <_fileVerification+0x174>
80003478:	f4 08 00 0b 	add	r11,r10,r8
8000347c:	17 ab       	ld.ub	r11,r11[0x2]
8000347e:	ee 0b 18 00 	cp.b	r11,r7
80003482:	c0 70       	breq	80003490 <_fileVerification+0x174>
80003484:	f4 08 00 08 	add	r8,r10,r8
80003488:	11 b8       	ld.ub	r8,r8[0x3]
8000348a:	ec 08 18 00 	cp.b	r8,r6
8000348e:	cd f1       	brne	8000344c <_fileVerification+0x130>
			return ERROR_NO_DATA_SUBCHUNK;
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
80003490:	f2 ca ff fc 	sub	r10,r9,-4
	fileData.audioSampleBytes =
		(wavData1[headerIndex] << 24) |
80003494:	f7 da c0 10 	bfextu	r11,r10,0x0,0x10
		}
	}
	
	// Jumps to Subchunk2Size
	headerIndex += 4;
	fileData.audioSampleBytes =
80003498:	49 49       	lddpc	r9,800034e8 <_fileVerification+0x1cc>
8000349a:	49 3c       	lddpc	r12,800034e4 <_fileVerification+0x1c8>
8000349c:	f8 0b 00 08 	add	r8,r12,r11
800034a0:	11 be       	ld.ub	lr,r8[0x3]
800034a2:	f8 0b 07 0b 	ld.ub	r11,r12[r11]
800034a6:	fd eb 11 8b 	or	r11,lr,r11<<0x18
800034aa:	11 9c       	ld.ub	r12,r8[0x1]
800034ac:	f7 ec 11 0b 	or	r11,r11,r12<<0x10
800034b0:	11 a8       	ld.ub	r8,r8[0x2]
800034b2:	f7 e8 10 88 	or	r8,r11,r8<<0x8
800034b6:	93 38       	st.w	r9[0xc],r8
		(wavData1[headerIndex + 3])
	;
	
	// Jumps to Data
	headerIndex += 4;
	fileData.firstDataByteIndex = headerIndex;
800034b8:	2f ca       	sub	r10,-4
800034ba:	f3 6a 00 10 	st.b	r9[16],r10
	
	// Ending fetch AudioInfo routine
	
	
	// Verifying fileData parameters
	if (
800034be:	30 28       	mov	r8,2
800034c0:	f0 04 18 00 	cp.b	r4,r8
800034c4:	c0 d1       	brne	800034de <_fileVerification+0x1c2>
800034c6:	e0 43 ac 44 	cp.w	r3,44100
800034ca:	c0 a1       	brne	800034de <_fileVerification+0x1c2>
800034cc:	72 28       	ld.w	r8,r9[0x8]
800034ce:	e4 48 00 10 	cp.w	r8,262160
800034d2:	c0 61       	brne	800034de <_fileVerification+0x1c2>
800034d4:	e3 cf 90 f8 	ldm	sp++,r3-r7,pc,r12=1
800034d8:	30 4c       	mov	r12,4
800034da:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800034de:	30 8c       	mov	r12,8
		(fileData.bitsPerSample != AUDIO_BPS)
	) {
		return ERROR_INCOMPATIBLE_FILE;
	}
	return true;
}
800034e0:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800034e4:	00 00       	add	r0,r0
800034e6:	03 34       	ld.ub	r4,r1++
800034e8:	00 00       	add	r0,r0
800034ea:	09 68       	ld.uh	r8,--r4

800034ec <_setOutput>:
 * Channel B corresponds to the left speaker 
 *
 * Created 06.11.17 MLN
 * Last modified 08.11.17 MLN
 */
void _setOutput (uint16_t inputA, uint16_t inputB){
800034ec:	eb cd 40 c0 	pushm	r6-r7,lr
800034f0:	18 96       	mov	r6,r12
800034f2:	16 97       	mov	r7,r11
	// First we update DA0-9 parallel inputs
	
	// Output is masked to only affect PB0-9 in case of input error
	uint32_t output = inputA & AUDIOOUTPUTMASK;
	// PB0-9 driven low
	gpio_set_group_low(PORTB, AUDIOOUTPUTMASK);
800034f4:	e0 6b 03 ff 	mov	r11,1023
800034f8:	30 1c       	mov	r12,1
800034fa:	f0 1f 00 1f 	mcall	80003574 <_setOutput+0x88>
	// PB0-9 assigned output value
	gpio_set_group_high(PORTB, output);
800034fe:	f7 d6 c0 0a 	bfextu	r11,r6,0x0,0xa
80003502:	30 1c       	mov	r12,1
80003504:	f0 1f 00 1d 	mcall	80003578 <_setOutput+0x8c>
	output = inputB & AUDIOOUTPUTMASK;
	
	
	
	// Then we enable the DAC by setting active-low clear and power-down
	gpio_set_gpio_pin(DAC_PD_PIN);
80003508:	32 ac       	mov	r12,42
8000350a:	f0 1f 00 1d 	mcall	8000357c <_setOutput+0x90>
	gpio_set_gpio_pin(DAC_CLR_PIN);
8000350e:	32 fc       	mov	r12,47
80003510:	f0 1f 00 1b 	mcall	8000357c <_setOutput+0x90>
	
	
	// Then we load the data in DAC channel A
	
	// Selecting chip
	gpio_clr_gpio_pin(DAC_CS_PIN);
80003514:	32 cc       	mov	r12,44
80003516:	f0 1f 00 1b 	mcall	80003580 <_setOutput+0x94>
	gpio_clr_gpio_pin(DAC_WR_PIN);
8000351a:	32 dc       	mov	r12,45
8000351c:	f0 1f 00 19 	mcall	80003580 <_setOutput+0x94>
	// Selecting channel A
	gpio_set_gpio_pin(DAC_A0_PIN);
80003520:	32 bc       	mov	r12,43
80003522:	f0 1f 00 17 	mcall	8000357c <_setOutput+0x90>
	// Loading data in Channel A
	gpio_clr_gpio_pin(DAC_LDAC_PIN);
80003526:	32 ec       	mov	r12,46
80003528:	f0 1f 00 16 	mcall	80003580 <_setOutput+0x94>
	// De-selecting chip
	gpio_set_gpio_pin(DAC_WR_PIN);
8000352c:	32 dc       	mov	r12,45
8000352e:	f0 1f 00 14 	mcall	8000357c <_setOutput+0x90>
	gpio_set_gpio_pin(DAC_CS_PIN);
80003532:	32 cc       	mov	r12,44
80003534:	f0 1f 00 12 	mcall	8000357c <_setOutput+0x90>
	
	
	// We update the parallel input
	
	// PB0-9 driven low
	gpio_set_group_low(PORTB, AUDIOOUTPUTMASK);
80003538:	e0 6b 03 ff 	mov	r11,1023
8000353c:	30 1c       	mov	r12,1
8000353e:	f0 1f 00 0e 	mcall	80003574 <_setOutput+0x88>
	// PB0-9 assigned output value
	gpio_set_group_high(PORTB, output);
80003542:	f7 d7 c0 0a 	bfextu	r11,r7,0x0,0xa
80003546:	30 1c       	mov	r12,1
80003548:	f0 1f 00 0c 	mcall	80003578 <_setOutput+0x8c>
	
	
	// We load input in channel B
	
	// Selecting channel B
	gpio_clr_gpio_pin(DAC_A0_PIN);
8000354c:	32 bc       	mov	r12,43
8000354e:	f0 1f 00 0d 	mcall	80003580 <_setOutput+0x94>
	// Selecting chip
	gpio_clr_gpio_pin(DAC_CS_PIN);
80003552:	32 cc       	mov	r12,44
80003554:	f0 1f 00 0b 	mcall	80003580 <_setOutput+0x94>
	gpio_clr_gpio_pin(DAC_WR_PIN);
80003558:	32 dc       	mov	r12,45
8000355a:	f0 1f 00 0a 	mcall	80003580 <_setOutput+0x94>
	// Data is loaded in channel B
	// De-selecting chip
	gpio_set_gpio_pin(DAC_WR_PIN);
8000355e:	32 dc       	mov	r12,45
80003560:	f0 1f 00 07 	mcall	8000357c <_setOutput+0x90>
	gpio_set_gpio_pin(DAC_CS_PIN);
80003564:	32 cc       	mov	r12,44
80003566:	f0 1f 00 06 	mcall	8000357c <_setOutput+0x90>
	
	
	
	// Final refresh
	gpio_set_gpio_pin(DAC_LDAC_PIN);
8000356a:	32 ec       	mov	r12,46
8000356c:	f0 1f 00 04 	mcall	8000357c <_setOutput+0x90>
}
80003570:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003574:	80 00       	ld.sh	r0,r0[0x0]
80003576:	29 ca       	sub	r10,-100
80003578:	80 00       	ld.sh	r0,r0[0x0]
8000357a:	29 a2       	sub	r2,-102
8000357c:	80 00       	ld.sh	r0,r0[0x0]
8000357e:	29 86       	sub	r6,-104
80003580:	80 00       	ld.sh	r0,r0[0x0]
80003582:	29 ae       	sub	lr,-102

80003584 <tc1_irq>:
 * audio output if it has not changed since last interruption
 *
 * Created 09.11.17 MLN
 * Last modified 20.11.17 MLN
 */
__attribute__((__interrupt__)) void tc1_irq( void ){
80003584:	d4 01       	pushm	lr
	if (loadNextSample == false){
80003586:	48 98       	lddpc	r8,800035a8 <tc1_irq+0x24>
80003588:	11 89       	ld.ub	r9,r8[0x0]
8000358a:	30 08       	mov	r8,0
8000358c:	f0 09 18 00 	cp.b	r9,r8
80003590:	c0 a1       	brne	800035a4 <tc1_irq+0x20>
		_setOutput(audioR, audioL);
80003592:	48 78       	lddpc	r8,800035ac <tc1_irq+0x28>
80003594:	90 8b       	ld.uh	r11,r8[0x0]
80003596:	48 78       	lddpc	r8,800035b0 <tc1_irq+0x2c>
80003598:	90 8c       	ld.uh	r12,r8[0x0]
8000359a:	f0 1f 00 07 	mcall	800035b4 <tc1_irq+0x30>
		loadNextSample = true;
8000359e:	30 19       	mov	r9,1
800035a0:	48 28       	lddpc	r8,800035a8 <tc1_irq+0x24>
800035a2:	b0 89       	st.b	r8[0x0],r9
	}
}
800035a4:	d4 02       	popm	lr
800035a6:	d6 03       	rete
800035a8:	00 00       	add	r0,r0
800035aa:	03 2c       	ld.uh	r12,r1++
800035ac:	00 00       	add	r0,r0
800035ae:	03 2e       	ld.uh	lr,r1++
800035b0:	00 00       	add	r0,r0
800035b2:	03 30       	ld.ub	r0,r1++
800035b4:	80 00       	ld.sh	r0,r0[0x0]
800035b6:	34 ec       	mov	r12,78

800035b8 <audio_setVolume>:
 * amplifier.
 * 
 * Created 06.11.17 MLN
 * Last modified 13.11.17 MLN
 */
void audio_setVolume (uint8_t volume){
800035b8:	eb cd 40 c0 	pushm	r6-r7,lr
800035bc:	18 97       	mov	r7,r12
	
	if (volume != currentVolume){
800035be:	49 48       	lddpc	r8,8000360c <audio_setVolume+0x54>
800035c0:	11 88       	ld.ub	r8,r8[0x0]
800035c2:	f8 08 18 00 	cp.b	r8,r12
800035c6:	c2 00       	breq	80003606 <audio_setVolume+0x4e>
		currentVolume = volume;
800035c8:	49 16       	lddpc	r6,8000360c <audio_setVolume+0x54>
800035ca:	ac 8c       	st.b	r6[0x0],r12
		// Selecting DAC1
		spi_selectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
800035cc:	30 2b       	mov	r11,2
800035ce:	fe 7c 28 00 	mov	r12,-55296
800035d2:	f0 1f 00 10 	mcall	80003610 <audio_setVolume+0x58>
	
		/* Sending volume level to DAC1
		 * Volume has to be in the middle nibbles of a 2-byte integer
		 * as per AD5300BRMZ datasheet
		 */
		spi_write((volatile struct avr32_spi_t*)DAC1_SPI, volume<<4);
800035d6:	ee 0b 15 04 	lsl	r11,r7,0x4
800035da:	fe 7c 28 00 	mov	r12,-55296
800035de:	f0 1f 00 0e 	mcall	80003614 <audio_setVolume+0x5c>
	
		// Deselecting DAC1
		spi_unselectChip((volatile struct avr32_spi_t*)DAC1_SPI, DAC1_SPI_NPCS);
800035e2:	30 2b       	mov	r11,2
800035e4:	fe 7c 28 00 	mov	r12,-55296
800035e8:	f0 1f 00 0c 	mcall	80003618 <audio_setVolume+0x60>
	
		if (currentVolume == 0) {
800035ec:	0d 89       	ld.ub	r9,r6[0x0]
800035ee:	30 08       	mov	r8,0
800035f0:	f0 09 18 00 	cp.b	r9,r8
800035f4:	c0 61       	brne	80003600 <audio_setVolume+0x48>
			// If volume superior to 0, do not shutdown amplifier
			gpio_clr_gpio_pin(PIN_SHUTDOWN);
800035f6:	31 9c       	mov	r12,25
800035f8:	f0 1f 00 09 	mcall	8000361c <audio_setVolume+0x64>
800035fc:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		} else {
			gpio_set_gpio_pin(PIN_SHUTDOWN);
80003600:	31 9c       	mov	r12,25
80003602:	f0 1f 00 08 	mcall	80003620 <audio_setVolume+0x68>
80003606:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000360a:	00 00       	add	r0,r0
8000360c:	00 00       	add	r0,r0
8000360e:	00 04       	add	r4,r0
80003610:	80 00       	ld.sh	r0,r0[0x0]
80003612:	2e 1a       	sub	r10,-31
80003614:	80 00       	ld.sh	r0,r0[0x0]
80003616:	2f 4a       	sub	r10,-12
80003618:	80 00       	ld.sh	r0,r0[0x0]
8000361a:	2e 66       	sub	r6,-26
8000361c:	80 00       	ld.sh	r0,r0[0x0]
8000361e:	29 ae       	sub	lr,-102
80003620:	80 00       	ld.sh	r0,r0[0x0]
80003622:	29 86       	sub	r6,-104

80003624 <audio_playFile>:
 * timer 1 interruption.
 *
 * Created 17.11.17 MLN
 * Last modified 20.11.17 MLN
 */
uint8_t audio_playFile(uint8_t fileNumber){
80003624:	d4 21       	pushm	r4-r7,lr
80003626:	18 97       	mov	r7,r12
	/* Mounts the sdcard, sets it to read the selected file from its index, */
	/* loads the first two sectors in the wavData arrays, checks its format */
	/* and completes its infos and starts the 44.1 kHz timer used for audio */
	/* output timing.														*/
	/************************************************************************/
	if (audio_firstCall == true){
80003628:	4e 68       	lddpc	r8,800037c0 <audio_playFile+0x19c>
8000362a:	70 08       	ld.w	r8,r8[0x0]
8000362c:	58 18       	cp.w	r8,1
8000362e:	c2 11       	brne	80003670 <audio_playFile+0x4c>
		// If no SD card, return specific error code
		if (sdcard_mount() == false){
80003630:	f0 1f 00 65 	mcall	800037c4 <audio_playFile+0x1a0>
80003634:	e0 80 00 c4 	breq	800037bc <audio_playFile+0x198>
			return ERROR_NO_SD;
		}
		// If no file, return specific error code
		if (sdcard_setFileToRead(fileNumber) == false){
80003638:	0e 9c       	mov	r12,r7
8000363a:	f0 1f 00 64 	mcall	800037c8 <audio_playFile+0x1a4>
8000363e:	c0 31       	brne	80003644 <audio_playFile+0x20>
80003640:	30 3c       	mov	r12,3
80003642:	d8 22       	popm	r4-r7,pc
			return ERROR_NO_FILE;
		}
		
		sdcard_getNextSector(wavData1);
80003644:	4e 27       	lddpc	r7,800037cc <audio_playFile+0x1a8>
80003646:	0e 9c       	mov	r12,r7
80003648:	f0 1f 00 62 	mcall	800037d0 <audio_playFile+0x1ac>
		sdcard_getNextSector(wavData2);
8000364c:	4e 2c       	lddpc	r12,800037d4 <audio_playFile+0x1b0>
8000364e:	f0 1f 00 61 	mcall	800037d0 <audio_playFile+0x1ac>
		
		if ( _fileVerification(wavData1) == true ){
80003652:	0e 9c       	mov	r12,r7
80003654:	f0 1f 00 61 	mcall	800037d8 <audio_playFile+0x1b4>
80003658:	30 18       	mov	r8,1
8000365a:	f0 0c 18 00 	cp.b	r12,r8
8000365e:	c0 41       	brne	80003666 <audio_playFile+0x42>
			audio_firstCall = false;
80003660:	30 09       	mov	r9,0
80003662:	4d 88       	lddpc	r8,800037c0 <audio_playFile+0x19c>
80003664:	91 09       	st.w	r8[0x0],r9
		}
		
		tc_start(&AVR32_TC, TC1_CHANNEL);
80003666:	30 1b       	mov	r11,1
80003668:	fe 7c 38 00 	mov	r12,-51200
8000366c:	f0 1f 00 5c 	mcall	800037dc <audio_playFile+0x1b8>
	/* bytes representing the sample, puts them on 10 bits and sends them	*/
	/* to the output stage													*/
	/************************************************************************/
	
	// Volume setting, optimized to be as light as possible
	audio_setVolume(currentVolume);
80003670:	4d c8       	lddpc	r8,800037e0 <audio_playFile+0x1bc>
80003672:	11 8c       	ld.ub	r12,r8[0x0]
80003674:	f0 1f 00 5c 	mcall	800037e4 <audio_playFile+0x1c0>
	
	
	if (loadNextSample == true){
80003678:	4d c8       	lddpc	r8,800037e8 <audio_playFile+0x1c4>
8000367a:	11 89       	ld.ub	r9,r8[0x0]
8000367c:	30 08       	mov	r8,0
8000367e:	f0 09 18 00 	cp.b	r9,r8
80003682:	e0 80 00 87 	breq	80003790 <audio_playFile+0x16c>
		/* Update audioL and audioR values using pointer to array values
		 * Audio values must be 10-bit.
		 * Shifting through the array by incrementing wavDataIndex.
		*/
		audioL = *(wavDataPointer + wavDataIndex % WAVDATA_LAST_INDEX);
80003686:	4d a8       	lddpc	r8,800037ec <audio_playFile+0x1c8>
80003688:	70 09       	ld.w	r9,r8[0x0]
8000368a:	4d ab       	lddpc	r11,800037f0 <audio_playFile+0x1cc>
8000368c:	76 0a       	ld.w	r10,r11[0x0]
		audioL <<= 2;
8000368e:	e0 68 40 21 	mov	r8,16417
80003692:	ea 18 00 80 	orh	r8,0x80
80003696:	f4 08 06 46 	mulu.d	r6,r10,r8
8000369a:	0e 9e       	mov	lr,r7
8000369c:	f4 0e 01 0c 	sub	r12,r10,lr
800036a0:	a1 9c       	lsr	r12,0x1
800036a2:	f8 0e 00 07 	add	r7,r12,lr
800036a6:	ee 0c 16 08 	lsr	r12,r7,0x8
800036aa:	f8 0e 15 09 	lsl	lr,r12,0x9
800036ae:	fc 0c 01 0c 	sub	r12,lr,r12
800036b2:	f4 0c 01 0c 	sub	r12,r10,r12
800036b6:	f2 0c 07 0e 	ld.ub	lr,r9[r12]
800036ba:	a3 6e       	lsl	lr,0x2
800036bc:	4c ec       	lddpc	r12,800037f4 <audio_playFile+0x1d0>
800036be:	b8 0e       	st.h	r12[0x0],lr
		wavDataIndex++;
800036c0:	2f fa       	sub	r10,-1
		audioL |= *(wavDataPointer + (wavDataIndex % WAVDATA_LAST_INDEX) + 1) >> 6;
800036c2:	f4 08 06 44 	mulu.d	r4,r10,r8
800036c6:	f4 05 01 07 	sub	r7,r10,r5
800036ca:	a1 97       	lsr	r7,0x1
800036cc:	ee 05 00 05 	add	r5,r7,r5
800036d0:	ea 07 16 08 	lsr	r7,r5,0x8
800036d4:	ee 05 15 09 	lsl	r5,r7,0x9
800036d8:	ea 07 01 07 	sub	r7,r5,r7
800036dc:	f4 07 01 07 	sub	r7,r10,r7
800036e0:	f2 07 00 07 	add	r7,r9,r7
800036e4:	0f 97       	ld.ub	r7,r7[0x1]
800036e6:	fd e7 12 6e 	or	lr,lr,r7>>0x6
800036ea:	b8 0e       	st.h	r12[0x0],lr
		wavDataIndex++;
800036ec:	2f fa       	sub	r10,-1
		
		
		audioR = *(wavDataPointer + (wavDataIndex % WAVDATA_LAST_INDEX) + 2);
		audioR <<= 2;
800036ee:	f4 08 06 46 	mulu.d	r6,r10,r8
800036f2:	0e 9e       	mov	lr,r7
800036f4:	f4 0e 01 0c 	sub	r12,r10,lr
800036f8:	a1 9c       	lsr	r12,0x1
800036fa:	f8 0e 00 07 	add	r7,r12,lr
800036fe:	ee 0c 16 08 	lsr	r12,r7,0x8
80003702:	f8 0e 15 09 	lsl	lr,r12,0x9
80003706:	fc 0c 01 0c 	sub	r12,lr,r12
8000370a:	f4 0c 01 0c 	sub	r12,r10,r12
8000370e:	f2 0c 00 0c 	add	r12,r9,r12
80003712:	19 a7       	ld.ub	r7,r12[0x2]
80003714:	a3 67       	lsl	r7,0x2
80003716:	4b 9c       	lddpc	r12,800037f8 <audio_playFile+0x1d4>
80003718:	b8 07       	st.h	r12[0x0],r7
		wavDataIndex++;
8000371a:	2f fa       	sub	r10,-1
		audioR |= *(wavDataPointer + (wavDataIndex % WAVDATA_LAST_INDEX) + 3) >> 6;
8000371c:	f4 08 06 44 	mulu.d	r4,r10,r8
80003720:	f4 05 01 0e 	sub	lr,r10,r5
80003724:	a1 9e       	lsr	lr,0x1
80003726:	fc 05 00 05 	add	r5,lr,r5
8000372a:	ea 0e 16 08 	lsr	lr,r5,0x8
8000372e:	fc 05 15 09 	lsl	r5,lr,0x9
80003732:	ea 0e 01 0e 	sub	lr,r5,lr
80003736:	f4 0e 01 0e 	sub	lr,r10,lr
8000373a:	f2 0e 00 0e 	add	lr,r9,lr
8000373e:	1d be       	ld.ub	lr,lr[0x3]
80003740:	ef ee 12 67 	or	r7,r7,lr>>0x6
80003744:	b8 07       	st.h	r12[0x0],r7
		wavDataIndex++;
80003746:	2f fa       	sub	r10,-1
80003748:	97 0a       	st.w	r11[0x0],r10
		
		// If pointer reaches the end of the current wavData array
		if ( wavDataIndex % WAVDATA_LAST_INDEX == 0){
8000374a:	f4 08 06 46 	mulu.d	r6,r10,r8
8000374e:	0e 9b       	mov	r11,r7
80003750:	f4 0b 01 08 	sub	r8,r10,r11
80003754:	a1 98       	lsr	r8,0x1
80003756:	f0 0b 00 07 	add	r7,r8,r11
8000375a:	ee 08 16 08 	lsr	r8,r7,0x8
8000375e:	f0 0b 15 09 	lsl	r11,r8,0x9
80003762:	f6 08 01 08 	sub	r8,r11,r8
80003766:	10 1a       	sub	r10,r8
80003768:	c1 11       	brne	8000378a <audio_playFile+0x166>
			
			// Switching between arrays then
			// loading next sector in previously used array
			if (wavDataPointer == wavData1){
8000376a:	49 98       	lddpc	r8,800037cc <audio_playFile+0x1a8>
8000376c:	10 39       	cp.w	r9,r8
8000376e:	c0 81       	brne	8000377e <audio_playFile+0x15a>
				wavDataPointer = wavData2;
80003770:	49 99       	lddpc	r9,800037d4 <audio_playFile+0x1b0>
80003772:	49 f8       	lddpc	r8,800037ec <audio_playFile+0x1c8>
80003774:	91 09       	st.w	r8[0x0],r9
				sdcard_getNextSector(wavData1);
80003776:	49 6c       	lddpc	r12,800037cc <audio_playFile+0x1a8>
80003778:	f0 1f 00 16 	mcall	800037d0 <audio_playFile+0x1ac>
8000377c:	c0 78       	rjmp	8000378a <audio_playFile+0x166>
			}
			else {
				wavDataPointer = wavData1;
8000377e:	49 49       	lddpc	r9,800037cc <audio_playFile+0x1a8>
80003780:	49 b8       	lddpc	r8,800037ec <audio_playFile+0x1c8>
80003782:	91 09       	st.w	r8[0x0],r9
				sdcard_getNextSector(wavData2);
80003784:	49 4c       	lddpc	r12,800037d4 <audio_playFile+0x1b0>
80003786:	f0 1f 00 13 	mcall	800037d0 <audio_playFile+0x1ac>
			}
		}
		
		// Lowering audio update flag
		loadNextSample = false;
8000378a:	30 09       	mov	r9,0
8000378c:	49 78       	lddpc	r8,800037e8 <audio_playFile+0x1c4>
8000378e:	b0 89       	st.b	r8[0x0],r9
	/************************************************************************/
	/* END OF FILE ROUTINE													*/
	/* Stops audio playback by stopping the timer and returns a finish code	*/
	/************************************************************************/
	
	if (wavDataIndex >= fileData.audioSampleBytes){
80003790:	49 b8       	lddpc	r8,800037fc <audio_playFile+0x1d8>
80003792:	70 39       	ld.w	r9,r8[0xc]
80003794:	49 78       	lddpc	r8,800037f0 <audio_playFile+0x1cc>
80003796:	70 08       	ld.w	r8,r8[0x0]
80003798:	10 39       	cp.w	r9,r8
8000379a:	e0 8b 00 10 	brhi	800037ba <audio_playFile+0x196>
		tc_stop(&AVR32_TC, TC1_CHANNEL);
8000379e:	30 1b       	mov	r11,1
800037a0:	fe 7c 38 00 	mov	r12,-51200
800037a4:	f0 1f 00 17 	mcall	80003800 <audio_playFile+0x1dc>
		
		audio_firstCall = true;
800037a8:	30 1c       	mov	r12,1
800037aa:	48 68       	lddpc	r8,800037c0 <audio_playFile+0x19c>
800037ac:	91 0c       	st.w	r8[0x0],r12
		loadNextSample = true;
800037ae:	48 f8       	lddpc	r8,800037e8 <audio_playFile+0x1c4>
800037b0:	b0 8c       	st.b	r8[0x0],r12
		wavDataIndex = 0;
800037b2:	30 09       	mov	r9,0
800037b4:	48 f8       	lddpc	r8,800037f0 <audio_playFile+0x1cc>
800037b6:	91 09       	st.w	r8[0x0],r9
		
		return AUDIO_PLAY_FINISHED;
800037b8:	d8 22       	popm	r4-r7,pc
800037ba:	d8 22       	popm	r4-r7,pc
	}
}
800037bc:	30 2c       	mov	r12,2
800037be:	d8 22       	popm	r4-r7,pc
800037c0:	00 00       	add	r0,r0
800037c2:	00 0c       	add	r12,r0
800037c4:	80 00       	ld.sh	r0,r0[0x0]
800037c6:	43 98       	lddsp	r8,sp[0xe4]
800037c8:	80 00       	ld.sh	r0,r0[0x0]
800037ca:	40 28       	lddsp	r8,sp[0x8]
800037cc:	00 00       	add	r0,r0
800037ce:	03 34       	ld.ub	r4,r1++
800037d0:	80 00       	ld.sh	r0,r0[0x0]
800037d2:	42 78       	lddsp	r8,sp[0x9c]
800037d4:	00 00       	add	r0,r0
800037d6:	05 34       	ld.ub	r4,r2++
800037d8:	80 00       	ld.sh	r0,r0[0x0]
800037da:	33 1c       	mov	r12,49
800037dc:	80 00       	ld.sh	r0,r0[0x0]
800037de:	30 22       	mov	r2,2
800037e0:	00 00       	add	r0,r0
800037e2:	00 04       	add	r4,r0
800037e4:	80 00       	ld.sh	r0,r0[0x0]
800037e6:	35 b8       	mov	r8,91
800037e8:	00 00       	add	r0,r0
800037ea:	03 2c       	ld.uh	r12,r1++
800037ec:	00 00       	add	r0,r0
800037ee:	00 08       	add	r8,r0
800037f0:	00 00       	add	r0,r0
800037f2:	07 34       	ld.ub	r4,r3++
800037f4:	00 00       	add	r0,r0
800037f6:	03 2e       	ld.uh	lr,r1++
800037f8:	00 00       	add	r0,r0
800037fa:	03 30       	ld.ub	r0,r1++
800037fc:	00 00       	add	r0,r0
800037fe:	09 68       	ld.uh	r8,--r4
80003800:	80 00       	ld.sh	r0,r0[0x0]
80003802:	30 34       	mov	r4,3

80003804 <rectangle_GetArea>:

uint8_t  rectangle_GetHeight(Rectangle rect){
	return rect.topRight.y - rect.bottomLeft.y;
}

uint32_t rectangle_GetArea(Rectangle rect){
80003804:	eb cd 00 10 	pushm	r4
80003808:	20 1d       	sub	sp,4
8000380a:	fa c4 ff f8 	sub	r4,sp,-8
	volatile uint32_t value = (uint32_t)(rect.topRight.x - rect.bottomLeft.x +1)*(uint32_t)(rect.topRight.y - rect.bottomLeft.y +1);
8000380e:	09 e9       	ld.ub	r9,r4[0x6]
80003810:	2f f9       	sub	r9,-1
80003812:	09 aa       	ld.ub	r10,r4[0x2]
80003814:	14 19       	sub	r9,r10
80003816:	88 a8       	ld.uh	r8,r4[0x4]
80003818:	2f f8       	sub	r8,-1
8000381a:	88 8a       	ld.uh	r10,r4[0x0]
8000381c:	14 18       	sub	r8,r10
8000381e:	f2 08 02 48 	mul	r8,r9,r8
80003822:	50 08       	stdsp	sp[0x0],r8
	return value;
80003824:	40 0c       	lddsp	r12,sp[0x0]
}
80003826:	2f fd       	sub	sp,-4
80003828:	e3 cd 00 10 	ldm	sp++,r4
8000382c:	5e fc       	retal	r12

8000382e <rectangle_VerifySize>:

void rectangle_VerifySize(Rectangle *rect, uint16_t maxWidth, uint8_t maxHeight){
	if(rect->bottomLeft.x > maxWidth)
8000382e:	98 08       	ld.sh	r8,r12[0x0]
		rect->bottomLeft.x = maxWidth;
80003830:	f6 08 19 00 	cp.h	r8,r11
80003834:	f9 fb bc 00 	st.hhi	r12[0x0],r11

	if(rect->topRight.x > maxWidth)
80003838:	98 28       	ld.sh	r8,r12[0x4]
		rect->topRight.x = maxWidth;
8000383a:	f6 08 19 00 	cp.h	r8,r11
8000383e:	f9 fb bc 02 	st.hhi	r12[0x4],r11

	if(rect->bottomLeft.y > maxHeight)
80003842:	19 a8       	ld.ub	r8,r12[0x2]
		rect->bottomLeft.y = maxHeight;
80003844:	f4 08 18 00 	cp.b	r8,r10
80003848:	f9 fa be 02 	st.bhi	r12[0x2],r10

	if(rect->topRight.y > maxHeight)
8000384c:	19 e8       	ld.ub	r8,r12[0x6]
		rect->topRight.y = maxHeight;
8000384e:	f4 08 18 00 	cp.b	r8,r10
80003852:	f9 fa be 06 	st.bhi	r12[0x6],r10
80003856:	5e fc       	retal	r12

80003858 <Rect>:
	//if(rect->topRight.y == rect->bottomLeft.y)
		//rect->topRight.y++;
}


Rectangle Rect(uint16_t x1, uint8_t y1, uint16_t x2, uint8_t y2){
80003858:	d4 01       	pushm	lr
8000385a:	18 9e       	mov	lr,r12
	//Vector2 tl = {x1,y1};
	//Vector2 br = {x2, y2};
	//Rectangle r = {tl, br};
	return (Rectangle){{x1,y1},{x2,y2}};
8000385c:	b8 0b       	st.h	r12[0x0],r11
8000385e:	b8 aa       	st.b	r12[0x2],r10
80003860:	b8 29       	st.h	r12[0x4],r9
80003862:	b8 e8       	st.b	r12[0x6],r8
80003864:	d8 02       	popm	pc
80003866:	d7 03       	nop

80003868 <_writeRegister>:
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
}

static void _writeRegister(uint8_t reg, uint16_t data){
80003868:	eb cd 40 c0 	pushm	r6-r7,lr
8000386c:	18 96       	mov	r6,r12
8000386e:	16 97       	mov	r7,r11
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
80003870:	30 0b       	mov	r11,0
80003872:	fe 7c 24 00 	mov	r12,-56320
80003876:	f0 1f 00 1a 	mcall	800038dc <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
8000387a:	37 0b       	mov	r11,112
8000387c:	fe 7c 24 00 	mov	r12,-56320
80003880:	f0 1f 00 18 	mcall	800038e0 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, 0x00);					// Adresse LSB
80003884:	30 0b       	mov	r11,0
80003886:	fe 7c 24 00 	mov	r12,-56320
8000388a:	f0 1f 00 16 	mcall	800038e0 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, reg);					// Adresse MSB
8000388e:	0c 9b       	mov	r11,r6
80003890:	fe 7c 24 00 	mov	r12,-56320
80003894:	f0 1f 00 13 	mcall	800038e0 <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003898:	30 0b       	mov	r11,0
8000389a:	fe 7c 24 00 	mov	r12,-56320
8000389e:	f0 1f 00 12 	mcall	800038e4 <_writeRegister+0x7c>

	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
800038a2:	30 0b       	mov	r11,0
800038a4:	fe 7c 24 00 	mov	r12,-56320
800038a8:	f0 1f 00 0d 	mcall	800038dc <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_GRAM);
800038ac:	37 2b       	mov	r11,114
800038ae:	fe 7c 24 00 	mov	r12,-56320
800038b2:	f0 1f 00 0c 	mcall	800038e0 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data >> 8));
800038b6:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
800038ba:	fe 7c 24 00 	mov	r12,-56320
800038be:	f0 1f 00 09 	mcall	800038e0 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data & 0x00ff));
800038c2:	0e 9b       	mov	r11,r7
800038c4:	5c 5b       	castu.b	r11
800038c6:	fe 7c 24 00 	mov	r12,-56320
800038ca:	f0 1f 00 06 	mcall	800038e0 <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800038ce:	30 0b       	mov	r11,0
800038d0:	fe 7c 24 00 	mov	r12,-56320
800038d4:	f0 1f 00 04 	mcall	800038e4 <_writeRegister+0x7c>
}
800038d8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800038dc:	80 00       	ld.sh	r0,r0[0x0]
800038de:	2e 1a       	sub	r10,-31
800038e0:	80 00       	ld.sh	r0,r0[0x0]
800038e2:	2f 4a       	sub	r10,-12
800038e4:	80 00       	ld.sh	r0,r0[0x0]
800038e6:	2e 66       	sub	r6,-26

800038e8 <_setStart>:
	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
}

static void _setStart(Vector2 position){
800038e8:	eb cd 40 10 	pushm	r4,lr
800038ec:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADDRESS_HORIZONTAL, position.y);
800038f0:	09 ab       	ld.ub	r11,r4[0x2]
800038f2:	32 0c       	mov	r12,32
800038f4:	f0 1f 00 04 	mcall	80003904 <_setStart+0x1c>
	_writeRegister(R61580_ADDRESS_VERTICAL	, position.x);
800038f8:	88 8b       	ld.uh	r11,r4[0x0]
800038fa:	32 1c       	mov	r12,33
800038fc:	f0 1f 00 02 	mcall	80003904 <_setStart+0x1c>
}
80003900:	e3 cd 80 10 	ldm	sp++,r4,pc
80003904:	80 00       	ld.sh	r0,r0[0x0]
80003906:	38 68       	mov	r8,-122

80003908 <_setLimits>:

static void _setLimits(Rectangle rect){
80003908:	eb cd 40 10 	pushm	r4,lr
8000390c:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADD_HSA, rect.bottomLeft.y);
80003910:	09 ab       	ld.ub	r11,r4[0x2]
80003912:	35 0c       	mov	r12,80
80003914:	f0 1f 00 08 	mcall	80003934 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_HEA, rect.topRight.y);
80003918:	09 eb       	ld.ub	r11,r4[0x6]
8000391a:	35 1c       	mov	r12,81
8000391c:	f0 1f 00 06 	mcall	80003934 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
80003920:	88 8b       	ld.uh	r11,r4[0x0]
80003922:	35 2c       	mov	r12,82
80003924:	f0 1f 00 04 	mcall	80003934 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
80003928:	88 ab       	ld.uh	r11,r4[0x4]
8000392a:	35 2c       	mov	r12,82
8000392c:	f0 1f 00 02 	mcall	80003934 <_setLimits+0x2c>
}
80003930:	e3 cd 80 10 	ldm	sp++,r4,pc
80003934:	80 00       	ld.sh	r0,r0[0x0]
80003936:	38 68       	mov	r8,-122

80003938 <_selectRegister>:

	data = data_low + (data_high << 8);
	return data;
}

static void _selectRegister(uint8_t address){
80003938:	eb cd 40 80 	pushm	r7,lr
8000393c:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000393e:	30 0b       	mov	r11,0
80003940:	fe 7c 24 00 	mov	r12,-56320
80003944:	f0 1f 00 0c 	mcall	80003974 <_selectRegister+0x3c>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
80003948:	37 0b       	mov	r11,112
8000394a:	fe 7c 24 00 	mov	r12,-56320
8000394e:	f0 1f 00 0b 	mcall	80003978 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, 0x00);
80003952:	30 0b       	mov	r11,0
80003954:	fe 7c 24 00 	mov	r12,-56320
80003958:	f0 1f 00 08 	mcall	80003978 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, address);
8000395c:	0e 9b       	mov	r11,r7
8000395e:	fe 7c 24 00 	mov	r12,-56320
80003962:	f0 1f 00 06 	mcall	80003978 <_selectRegister+0x40>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003966:	30 0b       	mov	r11,0
80003968:	fe 7c 24 00 	mov	r12,-56320
8000396c:	f0 1f 00 04 	mcall	8000397c <_selectRegister+0x44>
}
80003970:	e3 cd 80 80 	ldm	sp++,r7,pc
80003974:	80 00       	ld.sh	r0,r0[0x0]
80003976:	2e 1a       	sub	r10,-31
80003978:	80 00       	ld.sh	r0,r0[0x0]
8000397a:	2f 4a       	sub	r10,-12
8000397c:	80 00       	ld.sh	r0,r0[0x0]
8000397e:	2e 66       	sub	r6,-26

80003980 <_writeRAM>:
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
}

static void _writeRAM(uint16_t data){
80003980:	eb cd 40 80 	pushm	r7,lr
80003984:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003986:	30 0b       	mov	r11,0
80003988:	fe 7c 24 00 	mov	r12,-56320
8000398c:	f0 1f 00 0d 	mcall	800039c0 <_writeRAM+0x40>
	spi_write( SCREEN_SPI, LCD_ID_WRITE_GRAM);
80003990:	37 2b       	mov	r11,114
80003992:	fe 7c 24 00 	mov	r12,-56320
80003996:	f0 1f 00 0c 	mcall	800039c4 <_writeRAM+0x44>

	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
8000399a:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
8000399e:	fe 7c 24 00 	mov	r12,-56320
800039a2:	f0 1f 00 09 	mcall	800039c4 <_writeRAM+0x44>
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
800039a6:	0e 9b       	mov	r11,r7
800039a8:	5c 5b       	castu.b	r11
800039aa:	fe 7c 24 00 	mov	r12,-56320
800039ae:	f0 1f 00 06 	mcall	800039c4 <_writeRAM+0x44>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800039b2:	30 0b       	mov	r11,0
800039b4:	fe 7c 24 00 	mov	r12,-56320
800039b8:	f0 1f 00 04 	mcall	800039c8 <_writeRAM+0x48>
}
800039bc:	e3 cd 80 80 	ldm	sp++,r7,pc
800039c0:	80 00       	ld.sh	r0,r0[0x0]
800039c2:	2e 1a       	sub	r10,-31
800039c4:	80 00       	ld.sh	r0,r0[0x0]
800039c6:	2f 4a       	sub	r10,-12
800039c8:	80 00       	ld.sh	r0,r0[0x0]
800039ca:	2e 66       	sub	r6,-26

800039cc <screen_SetPixels>:
	_selectRegister(R61580_DATA_WRITE);
	_writeRAM(color.value);
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
}

void screen_SetPixels(Rectangle rect, Color color){
800039cc:	eb cd 40 d0 	pushm	r4,r6-r7,lr
800039d0:	20 3d       	sub	sp,12
800039d2:	fa c4 ff e4 	sub	r4,sp,-28
	rectangle_VerifySize(&rect, SCREEN_WIDTH, SCREEN_HEIGHT);
800039d6:	e0 6a 00 f0 	mov	r10,240
800039da:	e0 6b 01 40 	mov	r11,320
800039de:	08 9c       	mov	r12,r4
800039e0:	f0 1f 00 1b 	mcall	80003a4c <screen_SetPixels+0x80>

	_setLimits(rect);
800039e4:	e8 e8 00 00 	ld.d	r8,r4[0]
800039e8:	bb 29       	st.d	--sp,r8
800039ea:	f0 1f 00 1a 	mcall	80003a50 <screen_SetPixels+0x84>
	_setStart(rect.bottomLeft);
800039ee:	68 08       	ld.w	r8,r4[0x0]
800039f0:	1a d8       	st.w	--sp,r8
800039f2:	f0 1f 00 19 	mcall	80003a54 <screen_SetPixels+0x88>

	_selectRegister(R61580_DATA_WRITE);
800039f6:	32 2c       	mov	r12,34
800039f8:	f0 1f 00 18 	mcall	80003a58 <screen_SetPixels+0x8c>
	volatile c = rectangle_GetArea(rect);
800039fc:	e8 e8 00 00 	ld.d	r8,r4[0]
80003a00:	bb 29       	st.d	--sp,r8
80003a02:	f0 1f 00 17 	mcall	80003a5c <screen_SetPixels+0x90>
80003a06:	50 5c       	stdsp	sp[0x14],r12
	for(uint32_t count = c; count > 0; count--){
80003a08:	40 57       	lddsp	r7,sp[0x14]
80003a0a:	2f bd       	sub	sp,-20
80003a0c:	58 07       	cp.w	r7,0
80003a0e:	c0 70       	breq	80003a1c <screen_SetPixels+0x50>
		_writeRAM(color.value);
80003a10:	88 c6       	ld.uh	r6,r4[0x8]
80003a12:	0c 9c       	mov	r12,r6
80003a14:	f0 1f 00 13 	mcall	80003a60 <screen_SetPixels+0x94>
	_setLimits(rect);
	_setStart(rect.bottomLeft);

	_selectRegister(R61580_DATA_WRITE);
	volatile c = rectangle_GetArea(rect);
	for(uint32_t count = c; count > 0; count--){
80003a18:	20 17       	sub	r7,1
80003a1a:	cf c1       	brne	80003a12 <screen_SetPixels+0x46>
		_writeRAM(color.value);
	}

	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003a1c:	30 0b       	mov	r11,0
80003a1e:	fe 7c 24 00 	mov	r12,-56320
80003a22:	f0 1f 00 11 	mcall	80003a64 <screen_SetPixels+0x98>
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
80003a26:	e0 68 00 f0 	mov	r8,240
80003a2a:	e0 69 01 40 	mov	r9,320
80003a2e:	30 0a       	mov	r10,0
80003a30:	14 9b       	mov	r11,r10
80003a32:	fa cc ff fc 	sub	r12,sp,-4
80003a36:	f0 1f 00 0d 	mcall	80003a68 <screen_SetPixels+0x9c>
80003a3a:	fa e8 00 04 	ld.d	r8,sp[4]
80003a3e:	bb 29       	st.d	--sp,r8
80003a40:	f0 1f 00 04 	mcall	80003a50 <screen_SetPixels+0x84>
80003a44:	2f ed       	sub	sp,-8
}
80003a46:	2f dd       	sub	sp,-12
80003a48:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc
80003a4c:	80 00       	ld.sh	r0,r0[0x0]
80003a4e:	38 2e       	mov	lr,-126
80003a50:	80 00       	ld.sh	r0,r0[0x0]
80003a52:	39 08       	mov	r8,-112
80003a54:	80 00       	ld.sh	r0,r0[0x0]
80003a56:	38 e8       	mov	r8,-114
80003a58:	80 00       	ld.sh	r0,r0[0x0]
80003a5a:	39 38       	mov	r8,-109
80003a5c:	80 00       	ld.sh	r0,r0[0x0]
80003a5e:	38 04       	mov	r4,-128
80003a60:	80 00       	ld.sh	r0,r0[0x0]
80003a62:	39 80       	mov	r0,-104
80003a64:	80 00       	ld.sh	r0,r0[0x0]
80003a66:	2e 66       	sub	r6,-26
80003a68:	80 00       	ld.sh	r0,r0[0x0]
80003a6a:	38 58       	mov	r8,-123

80003a6c <screen_Init>:

static void _powerUp();
static void _reset();
static void _setPWM();

void screen_Init(){
80003a6c:	eb cd 40 80 	pushm	r7,lr
80003a70:	21 8d       	sub	sp,96
	{
		{PIN_SCK_SPI0,  FCT_SCK_SPI0 },			// SPI Clock.
		{PIN_MISO_SPI0, FCT_MISO_SPI0},			// MISO.
		{PIN_MOSI_SPI0, FCT_MOSI_SPI0},			// MOSI.
		{PIN_NPCS_TFT,  FCT_NPCS_TFT}			// Chip Select NPCS0 pour l'cran TFT.
	};
80003a72:	fe f8 03 a2 	ld.w	r8,pc[930]
80003a76:	fa cc ff c0 	sub	r12,sp,-64
80003a7a:	f0 ea 00 00 	ld.d	r10,r8[0]
80003a7e:	f8 eb 00 00 	st.d	r12[0],r10
80003a82:	f0 ea 00 08 	ld.d	r10,r8[8]
80003a86:	f8 eb 00 08 	st.d	r12[8],r10
80003a8a:	f0 ea 00 10 	ld.d	r10,r8[16]
80003a8e:	f8 eb 00 10 	st.d	r12[16],r10
80003a92:	f0 e8 00 18 	ld.d	r8,r8[24]
80003a96:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	1,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	3,					// ?
		.modfdis		=	1					// ?
	};
80003a9a:	fe f8 03 7e 	ld.w	r8,pc[894]
80003a9e:	fa c7 ff d0 	sub	r7,sp,-48
80003aa2:	f0 ea 00 00 	ld.d	r10,r8[0]
80003aa6:	ee eb 00 00 	st.d	r7[0],r10
80003aaa:	f0 e8 00 08 	ld.d	r8,r8[8]
80003aae:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(screenGPIO, sizeof(screenGPIO) / sizeof(screenGPIO[0]));
80003ab2:	30 4b       	mov	r11,4
80003ab4:	f0 1f 00 da 	mcall	80003e1c <screen_Init+0x3b0>
	// Initialize as master.
	spi_initMaster(AVR32_SPI0_ADDRESS, &screenOptions);
80003ab8:	0e 9b       	mov	r11,r7
80003aba:	fe 7c 24 00 	mov	r12,-56320
80003abe:	f0 1f 00 d9 	mcall	80003e20 <screen_Init+0x3b4>
	// Enable SPI module.
	spi_enable(AVR32_SPI0_ADDRESS);
80003ac2:	fe 7c 24 00 	mov	r12,-56320
80003ac6:	f0 1f 00 d8 	mcall	80003e24 <screen_Init+0x3b8>
	// Initialize SD/MMC driver with SPI clock (PBA).
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);
80003aca:	e0 6a 90 00 	mov	r10,36864
80003ace:	ea 1a 03 d0 	orh	r10,0x3d0
80003ad2:	0e 9b       	mov	r11,r7
80003ad4:	fe 7c 24 00 	mov	r12,-56320
80003ad8:	f0 1f 00 d4 	mcall	80003e28 <screen_Init+0x3bc>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
}

static void _reset(){
	gpio_clr_gpio_pin(PIN_RESET_TFT);
80003adc:	30 ec       	mov	r12,14
80003ade:	f0 1f 00 d4 	mcall	80003e2c <screen_Init+0x3c0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003ae2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003ae6:	e0 6a a8 00 	mov	r10,43008
80003aea:	ea 1a 00 61 	orh	r10,0x61
80003aee:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003af2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003af6:	14 38       	cp.w	r8,r10
80003af8:	e0 88 00 08 	brls	80003b08 <screen_Init+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003afc:	12 38       	cp.w	r8,r9
80003afe:	fe 98 ff fa 	brls	80003af2 <screen_Init+0x86>
80003b02:	12 3a       	cp.w	r10,r9
80003b04:	c4 e3       	brcs	80003ba0 <screen_Init+0x134>
80003b06:	cf 6b       	rjmp	80003af2 <screen_Init+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003b08:	12 38       	cp.w	r8,r9
80003b0a:	e0 8b 00 4b 	brhi	80003ba0 <screen_Init+0x134>
80003b0e:	12 3a       	cp.w	r10,r9
80003b10:	c4 83       	brcs	80003ba0 <screen_Init+0x134>
80003b12:	cf 0b       	rjmp	80003af2 <screen_Init+0x86>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003b14:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003b18:	14 38       	cp.w	r8,r10
80003b1a:	e0 88 00 08 	brls	80003b2a <screen_Init+0xbe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003b1e:	12 38       	cp.w	r8,r9
80003b20:	fe 98 ff fa 	brls	80003b14 <screen_Init+0xa8>
80003b24:	12 3a       	cp.w	r10,r9
80003b26:	c4 73       	brcs	80003bb4 <screen_Init+0x148>
80003b28:	cf 6b       	rjmp	80003b14 <screen_Init+0xa8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003b2a:	12 38       	cp.w	r8,r9
80003b2c:	e0 8b 00 44 	brhi	80003bb4 <screen_Init+0x148>
80003b30:	12 3a       	cp.w	r10,r9
80003b32:	c4 13       	brcs	80003bb4 <screen_Init+0x148>
80003b34:	cf 0b       	rjmp	80003b14 <screen_Init+0xa8>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003b36:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003b3a:	14 38       	cp.w	r8,r10
80003b3c:	e0 88 00 08 	brls	80003b4c <screen_Init+0xe0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003b40:	12 38       	cp.w	r8,r9
80003b42:	fe 98 ff fa 	brls	80003b36 <screen_Init+0xca>
80003b46:	12 3a       	cp.w	r10,r9
80003b48:	c4 73       	brcs	80003bd6 <screen_Init+0x16a>
80003b4a:	cf 6b       	rjmp	80003b36 <screen_Init+0xca>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003b4c:	12 38       	cp.w	r8,r9
80003b4e:	e0 8b 00 44 	brhi	80003bd6 <screen_Init+0x16a>
80003b52:	12 3a       	cp.w	r10,r9
80003b54:	c4 13       	brcs	80003bd6 <screen_Init+0x16a>
80003b56:	cf 0b       	rjmp	80003b36 <screen_Init+0xca>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003b58:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003b5c:	14 38       	cp.w	r8,r10
80003b5e:	e0 88 00 08 	brls	80003b6e <screen_Init+0x102>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003b62:	12 38       	cp.w	r8,r9
80003b64:	fe 98 ff fa 	brls	80003b58 <screen_Init+0xec>
80003b68:	12 3a       	cp.w	r10,r9
80003b6a:	c5 43       	brcs	80003c12 <screen_Init+0x1a6>
80003b6c:	cf 6b       	rjmp	80003b58 <screen_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003b6e:	12 38       	cp.w	r8,r9
80003b70:	e0 8b 00 51 	brhi	80003c12 <screen_Init+0x1a6>
80003b74:	12 3a       	cp.w	r10,r9
80003b76:	c4 e3       	brcs	80003c12 <screen_Init+0x1a6>
80003b78:	cf 0b       	rjmp	80003b58 <screen_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003b7a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003b7e:	14 38       	cp.w	r8,r10
80003b80:	e0 88 00 09 	brls	80003b92 <screen_Init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003b84:	12 38       	cp.w	r8,r9
80003b86:	fe 98 ff fa 	brls	80003b7a <screen_Init+0x10e>
80003b8a:	12 3a       	cp.w	r10,r9
80003b8c:	e0 83 00 a0 	brlo	80003ccc <screen_Init+0x260>
80003b90:	cf 5b       	rjmp	80003b7a <screen_Init+0x10e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003b92:	12 38       	cp.w	r8,r9
80003b94:	e0 8b 00 9c 	brhi	80003ccc <screen_Init+0x260>
80003b98:	12 3a       	cp.w	r10,r9
80003b9a:	e0 83 00 99 	brlo	80003ccc <screen_Init+0x260>
80003b9e:	ce eb       	rjmp	80003b7a <screen_Init+0x10e>
	// 50us delay
	cpu_delay_ms( 100, BOARD_OSC0_HZ);

	gpio_set_gpio_pin(PIN_RESET_TFT);
80003ba0:	30 ec       	mov	r12,14
80003ba2:	f0 1f 00 a4 	mcall	80003e30 <screen_Init+0x3c4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003ba6:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003baa:	e4 69 e2 00 	mov	r9,320000
80003bae:	f0 09 00 0a 	add	r10,r8,r9
80003bb2:	cb 1b       	rjmp	80003b14 <screen_Init+0xa8>
	{
		ID = _readRegister(0x00);
	}
	
	// Synchronization after reset
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003bb4:	30 0b       	mov	r11,0
80003bb6:	16 9c       	mov	r12,r11
80003bb8:	f0 1f 00 9f 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003bbc:	30 0b       	mov	r11,0
80003bbe:	16 9c       	mov	r12,r11
80003bc0:	f0 1f 00 9d 	mcall	80003e34 <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003bc4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003bc8:	e0 6a a8 00 	mov	r10,43008
80003bcc:	ea 1a 00 61 	orh	r10,0x61
80003bd0:	f0 0a 00 0a 	add	r10,r8,r10
80003bd4:	cb 1b       	rjmp	80003b36 <screen_Init+0xca>
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003bd6:	30 0b       	mov	r11,0
80003bd8:	16 9c       	mov	r12,r11
80003bda:	f0 1f 00 97 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003bde:	30 0b       	mov	r11,0
80003be0:	16 9c       	mov	r12,r11
80003be2:	f0 1f 00 95 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003be6:	30 0b       	mov	r11,0
80003be8:	16 9c       	mov	r12,r11
80003bea:	f0 1f 00 93 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003bee:	30 0b       	mov	r11,0
80003bf0:	16 9c       	mov	r12,r11
80003bf2:	f0 1f 00 91 	mcall	80003e34 <screen_Init+0x3c8>
	// Setup display
	_writeRegister(R61580_NVM_CONTROL, (uint16_t) (1 << CALB));	// CALB=1
80003bf6:	30 1b       	mov	r11,1
80003bf8:	e0 6c 00 a4 	mov	r12,164
80003bfc:	f0 1f 00 8e 	mcall	80003e34 <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003c00:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003c04:	e0 6a a8 00 	mov	r10,43008
80003c08:	ea 1a 00 61 	orh	r10,0x61
80003c0c:	f0 0a 00 0a 	add	r10,r8,r10
80003c10:	ca 4b       	rjmp	80003b58 <screen_Init+0xec>
	
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	_writeRegister(R61580_DRIVER_OUTPUT, 0xA700);		// Driver Output Control
80003c12:	e0 6b a7 00 	mov	r11,42752
80003c16:	36 0c       	mov	r12,96
80003c18:	f0 1f 00 87 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL2, 0x0808);		// Display Control BP=8, FP=8
80003c1c:	e0 6b 08 08 	mov	r11,2056
80003c20:	30 8c       	mov	r12,8
80003c22:	f0 1f 00 85 	mcall	80003e34 <screen_Init+0x3c8>
	
	//Gamma Setting:
	_writeRegister(R61580_Y_CONTROL0, 0x0203);		// y control
80003c26:	e0 6b 02 03 	mov	r11,515
80003c2a:	33 0c       	mov	r12,48
80003c2c:	f0 1f 00 82 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL1, 0x080F);		// y control
80003c30:	e0 6b 08 0f 	mov	r11,2063
80003c34:	33 1c       	mov	r12,49
80003c36:	f0 1f 00 80 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL2, 0x0401);		// y control
80003c3a:	e0 6b 04 01 	mov	r11,1025
80003c3e:	33 2c       	mov	r12,50
80003c40:	f0 1f 00 7d 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL3, 0x050B);		// y control
80003c44:	e0 6b 05 0b 	mov	r11,1291
80003c48:	33 3c       	mov	r12,51
80003c4a:	f0 1f 00 7b 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL4, 0x3330);		// y control
80003c4e:	e0 6b 33 30 	mov	r11,13104
80003c52:	33 4c       	mov	r12,52
80003c54:	f0 1f 00 78 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL5, 0x0B05);		// y control
80003c58:	e0 6b 0b 05 	mov	r11,2821
80003c5c:	33 5c       	mov	r12,53
80003c5e:	f0 1f 00 76 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL6, 0x0005);		// y control
80003c62:	30 5b       	mov	r11,5
80003c64:	33 6c       	mov	r12,54
80003c66:	f0 1f 00 74 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL7, 0x0F08);		// y control
80003c6a:	e0 6b 0f 08 	mov	r11,3848
80003c6e:	33 7c       	mov	r12,55
80003c70:	f0 1f 00 71 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL8, 0x0302);		// y control
80003c74:	e0 6b 03 02 	mov	r11,770
80003c78:	33 8c       	mov	r12,56
80003c7a:	f0 1f 00 6f 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL9, 0x3033);		// y control
80003c7e:	e0 6b 30 33 	mov	r11,12339
80003c82:	33 9c       	mov	r12,57
80003c84:	f0 1f 00 6c 	mcall	80003e34 <screen_Init+0x3c8>
	
	//Power Setting:
	
	_writeRegister(R61580_PANEL_CONTROL1, 0x0018);	// 80Hz
80003c88:	31 8b       	mov	r11,24
80003c8a:	e0 6c 00 90 	mov	r12,144
80003c8e:	f0 1f 00 6a 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL1, 0x0530);	// Power Control
80003c92:	e0 6b 05 30 	mov	r11,1328
80003c96:	31 0c       	mov	r12,16
80003c98:	f0 1f 00 67 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL2, 0x0237);
80003c9c:	e0 6b 02 37 	mov	r11,567
80003ca0:	31 1c       	mov	r12,17
80003ca2:	f0 1f 00 65 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL3, 0x01BF);
80003ca6:	e0 6b 01 bf 	mov	r11,447
80003caa:	31 2c       	mov	r12,18
80003cac:	f0 1f 00 62 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL4, 0x1000);
80003cb0:	e0 6b 10 00 	mov	r11,4096
80003cb4:	31 3c       	mov	r12,19
80003cb6:	f0 1f 00 60 	mcall	80003e34 <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003cba:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003cbe:	e0 6a 50 00 	mov	r10,20480
80003cc2:	ea 1a 00 c3 	orh	r10,0xc3
80003cc6:	f0 0a 00 0a 	add	r10,r8,r10
80003cca:	c5 8b       	rjmp	80003b7a <screen_Init+0x10e>
	
	cpu_delay_ms(200, BOARD_OSC0_HZ);

	_writeRegister(R61580_DRIVER_CONTROL, 0x0000  | (1 << SS));
80003ccc:	e0 6b 01 00 	mov	r11,256
80003cd0:	30 1c       	mov	r12,1
80003cd2:	f0 1f 00 59 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_WAVE_CONTROL, 0x0200);
80003cd6:	e0 6b 02 00 	mov	r11,512
80003cda:	30 2c       	mov	r12,2
80003cdc:	f0 1f 00 56 	mcall	80003e34 <screen_Init+0x3c8>
	//_write(R61580_ENTRY_MODE, 0x0000 | (1 << ORG) | (1 << ID0) | (1 << AM));
	_writeRegister(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
80003ce0:	33 0b       	mov	r11,48
80003ce2:	30 3c       	mov	r12,3
80003ce4:	f0 1f 00 54 	mcall	80003e34 <screen_Init+0x3c8>
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID0) | (1 << AM));
	#else
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
	#endif*/
	
	_writeRegister(R61580_DISPLAY_CONTROL3, 0x0001);		//Scan Cycle
80003ce8:	30 1b       	mov	r11,1
80003cea:	30 9c       	mov	r12,9
80003cec:	f0 1f 00 52 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL4, 0x0008);		//Sets output interval FMARK
80003cf0:	30 8b       	mov	r11,8
80003cf2:	30 ac       	mov	r12,10
80003cf4:	f0 1f 00 50 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_INTERFACE_CONTROL1, 0x0000);	//Sets the interface format
80003cf8:	30 0b       	mov	r11,0
80003cfa:	30 cc       	mov	r12,12
80003cfc:	f0 1f 00 4e 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_MARKER_POSITION, 0xD000);		//Sets the output position
80003d00:	e0 6b d0 00 	mov	r11,53248
80003d04:	30 dc       	mov	r12,13
80003d06:	f0 1f 00 4c 	mcall	80003e34 <screen_Init+0x3c8>
	
	_writeRegister(R61580_VCOM, 0x0030);					//Sets equalize function control bit
80003d0a:	33 0b       	mov	r11,48
80003d0c:	30 ec       	mov	r12,14
80003d0e:	f0 1f 00 4a 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_INTEFACE_CONTROL2, 0x0000);	//Sets the signal polarity
80003d12:	30 0b       	mov	r11,0
80003d14:	30 fc       	mov	r12,15
80003d16:	f0 1f 00 48 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_HORIZONTAL, 0);
80003d1a:	30 0b       	mov	r11,0
80003d1c:	32 0c       	mov	r12,32
80003d1e:	f0 1f 00 46 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_VERTICAL, 0);			//A frame memory address Set
80003d22:	30 0b       	mov	r11,0
80003d24:	32 1c       	mov	r12,33
80003d26:	f0 1f 00 44 	mcall	80003e34 <screen_Init+0x3c8>
	
	_writeRegister(R61580_NVM_READ2, 0x002E);			// Selects the factor of VREG1OUT 0x77
80003d2a:	32 eb       	mov	r11,46
80003d2c:	32 9c       	mov	r12,41
80003d2e:	f0 1f 00 42 	mcall	80003e34 <screen_Init+0x3c8>
	
	_writeRegister(R61580_ADD_HSA, 0);				// Adresse window Horizontal frame Address (Start Address)
80003d32:	30 0b       	mov	r11,0
80003d34:	35 0c       	mov	r12,80
80003d36:	f0 1f 00 40 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_HEA, SCREEN_HEIGHT);		// Adresse window Horizontal frame Address (End Address)
80003d3a:	e0 6b 00 f0 	mov	r11,240
80003d3e:	35 1c       	mov	r12,81
80003d40:	f0 1f 00 3d 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VEA, 0);				// Adresse window Vertical frame Address (Start Address)
80003d44:	30 0b       	mov	r11,0
80003d46:	35 2c       	mov	r12,82
80003d48:	f0 1f 00 3b 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VSA, SCREEN_WIDTH);		// Adresse window Vertical frame Address (End Address)
80003d4c:	e0 6b 01 40 	mov	r11,320
80003d50:	35 2c       	mov	r12,82
80003d52:	f0 1f 00 39 	mcall	80003e34 <screen_Init+0x3c8>
	
	
	_writeRegister(R61580_BASE_IMAGE, (uint16_t) (1 << REV));	// Base image Display Control
80003d56:	30 1b       	mov	r11,1
80003d58:	36 1c       	mov	r12,97
80003d5a:	f0 1f 00 37 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_SCROLL_VERTICAL, 0x0000);
80003d5e:	30 0b       	mov	r11,0
80003d60:	36 ac       	mov	r12,106
80003d62:	f0 1f 00 35 	mcall	80003e34 <screen_Init+0x3c8>
	
	_writeRegister(R61580_PARTIAL_DISPLAY, 0x0000);		// Sets the display position of partial image
80003d66:	30 0b       	mov	r11,0
80003d68:	e0 6c 00 80 	mov	r12,128
80003d6c:	f0 1f 00 32 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME1, 0x0000);		// Sets the start Line Address
80003d70:	30 0b       	mov	r11,0
80003d72:	e0 6c 00 81 	mov	r12,129
80003d76:	f0 1f 00 30 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME2, 0x005F);		// Sets the end Line Address
80003d7a:	35 fb       	mov	r11,95
80003d7c:	e0 6c 00 82 	mov	r12,130
80003d80:	f0 1f 00 2d 	mcall	80003e34 <screen_Init+0x3c8>
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
80003d84:	e0 6b 07 01 	mov	r11,1793
80003d88:	e0 6c 00 93 	mov	r12,147
80003d8c:	f0 1f 00 2a 	mcall	80003e34 <screen_Init+0x3c8>
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
80003d90:	e0 6b 01 00 	mov	r11,256
80003d94:	30 7c       	mov	r12,7
80003d96:	f0 1f 00 28 	mcall	80003e34 <screen_Init+0x3c8>
	{
		.diva = AVR32_PWM_DIVA_CLK_OFF,
		.divb = AVR32_PWM_DIVB_CLK_OFF,
		.prea = AVR32_PWM_PREA_MCK,
		.preb = AVR32_PWM_PREB_MCK
	};
80003d9a:	30 08       	mov	r8,0
80003d9c:	50 88       	stdsp	sp[0x20],r8
80003d9e:	50 98       	stdsp	sp[0x24],r8
80003da0:	50 a8       	stdsp	sp[0x28],r8
80003da2:	50 b8       	stdsp	sp[0x2c],r8
		
	volatile avr32_pwm_channel_t pwm_channel = { .ccnt = 0 };
80003da4:	30 0a       	mov	r10,0
80003da6:	30 0b       	mov	r11,0
80003da8:	fa eb 00 00 	st.d	sp[0],r10
80003dac:	fa c9 ff f8 	sub	r9,sp,-8
80003db0:	f2 eb 00 00 	st.d	r9[0],r10
80003db4:	fa c9 ff f0 	sub	r9,sp,-16
80003db8:	f2 eb 00 00 	st.d	r9[0],r10
80003dbc:	fa c9 ff e8 	sub	r9,sp,-24
80003dc0:	f2 eb 00 00 	st.d	r9[0],r10

	// With these settings, the output waveform period will be:
	// (115200/256)/20 == 22.5Hz == (MCK/prescaler)/period, with
	// MCK == 115200Hz, prescaler == 256, period == 20. 

	pwm_channel.cdty = 1; // Channel duty cycle, should be < CPRD. 
80003dc4:	30 1b       	mov	r11,1
80003dc6:	50 1b       	stdsp	sp[0x4],r11
	pwm_channel.cprd = 20; // Channel period. 
80003dc8:	31 49       	mov	r9,20
80003dca:	50 29       	stdsp	sp[0x8],r9
	pwm_channel.cupd = 0; // Channel update is not used here. 
80003dcc:	50 48       	stdsp	sp[0x10],r8
	pwm_channel.CMR.calg = PWM_MODE_LEFT_ALIGNED; // Channel mode. 
80003dce:	40 09       	lddsp	r9,sp[0x0]
80003dd0:	f3 d8 d1 01 	bfins	r9,r8,0x8,0x1
80003dd4:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpol = PWM_POLARITY_LOW;      // Channel polarity. 
80003dd6:	40 09       	lddsp	r9,sp[0x0]
80003dd8:	f3 d8 d1 21 	bfins	r9,r8,0x9,0x1
80003ddc:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpd = PWM_UPDATE_DUTY;        // Not used the first time. 
80003dde:	40 09       	lddsp	r9,sp[0x0]
80003de0:	f3 d8 d1 41 	bfins	r9,r8,0xa,0x1
80003de4:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_32; // Channel prescaler. 
80003de6:	40 08       	lddsp	r8,sp[0x0]
80003de8:	30 57       	mov	r7,5
80003dea:	f1 d7 d0 04 	bfins	r8,r7,0x0,0x4
80003dee:	50 08       	stdsp	sp[0x0],r8
	
	// Enable the alternative mode of the output pin to connect it to the PWM
	// module within the device. 
	gpio_enable_module_pin(PIN_PWM_TFT, FCT_PWM_TFT);
80003df0:	33 cc       	mov	r12,60
80003df2:	f0 1f 00 12 	mcall	80003e38 <screen_Init+0x3cc>

	// Initialize the PWM module. 
	pwm_init(&pwm_opt);
80003df6:	fa cc ff e0 	sub	r12,sp,-32
80003dfa:	f0 1f 00 11 	mcall	80003e3c <screen_Init+0x3d0>

	// Set channel configuration to channel 0. 
	pwm_channel_init(5, &pwm_channel);
80003dfe:	1a 9b       	mov	r11,sp
80003e00:	0e 9c       	mov	r12,r7
80003e02:	f0 1f 00 10 	mcall	80003e40 <screen_Init+0x3d4>

	// Start channel 0. 
	pwm_start_channels(1 << 5);
80003e06:	32 0c       	mov	r12,32
80003e08:	f0 1f 00 0f 	mcall	80003e44 <screen_Init+0x3d8>
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);

	_reset();
	_powerUp();
	_setPWM();
}
80003e0c:	2e 8d       	sub	sp,-96
80003e0e:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e12:	00 00       	add	r0,r0
80003e14:	80 00       	ld.sh	r0,r0[0x0]
80003e16:	4c a0       	lddpc	r0,80003f3c <spi_Init+0x38>
80003e18:	80 00       	ld.sh	r0,r0[0x0]
80003e1a:	4c c0       	lddpc	r0,80003f48 <spi_Init+0x44>
80003e1c:	80 00       	ld.sh	r0,r0[0x0]
80003e1e:	28 e8       	sub	r8,-114
80003e20:	80 00       	ld.sh	r0,r0[0x0]
80003e22:	2d b6       	sub	r6,-37
80003e24:	80 00       	ld.sh	r0,r0[0x0]
80003e26:	2f 44       	sub	r4,-12
80003e28:	80 00       	ld.sh	r0,r0[0x0]
80003e2a:	2e 8c       	sub	r12,-24
80003e2c:	80 00       	ld.sh	r0,r0[0x0]
80003e2e:	29 ae       	sub	lr,-102
80003e30:	80 00       	ld.sh	r0,r0[0x0]
80003e32:	29 86       	sub	r6,-104
80003e34:	80 00       	ld.sh	r0,r0[0x0]
80003e36:	38 68       	mov	r8,-122
80003e38:	80 00       	ld.sh	r0,r0[0x0]
80003e3a:	28 96       	sub	r6,-119
80003e3c:	80 00       	ld.sh	r0,r0[0x0]
80003e3e:	2d 50       	sub	r0,-43
80003e40:	80 00       	ld.sh	r0,r0[0x0]
80003e42:	2d 08       	sub	r8,-48
80003e44:	80 00       	ld.sh	r0,r0[0x0]
80003e46:	2d 3e       	sub	lr,-45

80003e48 <twi_Init>:
 * Initializes Two-Wire Interface for communication with external RTC module
 *
 * Created 15.11.17 MLN
 * Last modified 15.11.17 MLN
 */
void twi_Init(void){
80003e48:	eb cd 40 80 	pushm	r7,lr
80003e4c:	20 7d       	sub	sp,28
	gpio_set_gpio_pin(PIN_RTC_RST);
80003e4e:	31 fc       	mov	r12,31
80003e50:	f0 1f 00 13 	mcall	80003e9c <twi_Init+0x54>
	gpio_set_gpio_pin(PIN_SDA);
80003e54:	31 dc       	mov	r12,29
80003e56:	f0 1f 00 12 	mcall	80003e9c <twi_Init+0x54>
	gpio_clr_gpio_pin(PIN_RTC_RST);
80003e5a:	31 fc       	mov	r12,31
80003e5c:	f0 1f 00 11 	mcall	80003ea0 <twi_Init+0x58>
	twi_options_t i2c_options =
	{
		.pba_hz = BOARD_OSC0_HZ,		// Vitesse du microcontrleur 
		.speed = TWI_MASTER_SPEED,		// Vitesse de transmission 100-400KHz
		.chip = (RTC_ADDRESS_WRITE >> 1)// Adresse du slave
	};
80003e60:	49 18       	lddpc	r8,80003ea4 <twi_Init+0x5c>
80003e62:	fa c7 ff f0 	sub	r7,sp,-16
80003e66:	f0 ea 00 00 	ld.d	r10,r8[0]
80003e6a:	ee eb 00 00 	st.d	r7[0],r10
80003e6e:	70 28       	ld.w	r8,r8[0x8]
80003e70:	8f 28       	st.w	r7[0x8],r8
	// Assign I/Os to TWI.
	const gpio_map_t TWI_GPIO_MAP =
	{
		{PIN_SCL, FCT_SCL},	// TWI Clock.
		{PIN_SDA, FCT_SDA}	// TWI Data.
	};
80003e72:	48 e8       	lddpc	r8,80003ea8 <twi_Init+0x60>
80003e74:	1a 9c       	mov	r12,sp
80003e76:	f0 ea 00 00 	ld.d	r10,r8[0]
80003e7a:	fa eb 00 00 	st.d	sp[0],r10
80003e7e:	f0 e8 00 08 	ld.d	r8,r8[8]
80003e82:	fa e9 00 08 	st.d	sp[8],r8
	gpio_enable_module(TWI_GPIO_MAP, sizeof(TWI_GPIO_MAP) / sizeof(TWI_GPIO_MAP[0]));
80003e86:	30 2b       	mov	r11,2
80003e88:	f0 1f 00 09 	mcall	80003eac <twi_Init+0x64>
	twi_master_init(&AVR32_TWI, &i2c_options);
80003e8c:	0e 9b       	mov	r11,r7
80003e8e:	fe 7c 2c 00 	mov	r12,-54272
80003e92:	f0 1f 00 08 	mcall	80003eb0 <twi_Init+0x68>
80003e96:	2f 9d       	sub	sp,-28
80003e98:	e3 cd 80 80 	ldm	sp++,r7,pc
80003e9c:	80 00       	ld.sh	r0,r0[0x0]
80003e9e:	29 86       	sub	r6,-104
80003ea0:	80 00       	ld.sh	r0,r0[0x0]
80003ea2:	29 ae       	sub	lr,-102
80003ea4:	80 00       	ld.sh	r0,r0[0x0]
80003ea6:	4c d0       	lddpc	r0,80003fd8 <mainGauche+0xc>
80003ea8:	80 00       	ld.sh	r0,r0[0x0]
80003eaa:	4d 04       	lddpc	r4,80003fe8 <mainGauche+0x1c>
80003eac:	80 00       	ld.sh	r0,r0[0x0]
80003eae:	28 e8       	sub	r8,-114
80003eb0:	80 00       	ld.sh	r0,r0[0x0]
80003eb2:	32 40       	mov	r0,36

80003eb4 <tc1_Init>:
 * Used as audio sample updater.
 *
 * Created 10.11.17 MLN
 * Last modified 11.11.17 MLN
 */
void tc1_Init(void){
80003eb4:	d4 01       	pushm	lr
	
	gpio_enable_module(T1_GPIO, 1);
	*/
	
	// Initialize the timer/counter.
	tc_init_waveform(&AVR32_TC, &WAVEFORM_OPT1);
80003eb6:	48 db       	lddpc	r11,80003ee8 <tc1_Init+0x34>
80003eb8:	fe 7c 38 00 	mov	r12,-51200
80003ebc:	f0 1f 00 0c 	mcall	80003eec <tc1_Init+0x38>
	tc_write_rc(&AVR32_TC, TC1_CHANNEL, 181);  // Set RC value.
80003ec0:	e0 6a 00 b5 	mov	r10,181
80003ec4:	30 1b       	mov	r11,1
80003ec6:	fe 7c 38 00 	mov	r12,-51200
80003eca:	f0 1f 00 0a 	mcall	80003ef0 <tc1_Init+0x3c>
	tc_configure_interrupts(&AVR32_TC, TC1_CHANNEL, &TC1_INTERRUPT);
80003ece:	48 aa       	lddpc	r10,80003ef4 <tc1_Init+0x40>
80003ed0:	30 1b       	mov	r11,1
80003ed2:	fe 7c 38 00 	mov	r12,-51200
80003ed6:	f0 1f 00 09 	mcall	80003ef8 <tc1_Init+0x44>
	INTC_register_interrupt (&tc1_irq, AVR32_TC_IRQ1, AVR32_INTC_INT0);
80003eda:	30 0a       	mov	r10,0
80003edc:	e0 6b 01 c1 	mov	r11,449
80003ee0:	48 7c       	lddpc	r12,80003efc <tc1_Init+0x48>
80003ee2:	f0 1f 00 08 	mcall	80003f00 <tc1_Init+0x4c>
	//tc_start(&AVR32_TC, TC1_CHANNEL);
}
80003ee6:	d8 02       	popm	pc
80003ee8:	80 00       	ld.sh	r0,r0[0x0]
80003eea:	4c fc       	lddpc	r12,80004024 <mainGauche+0x58>
80003eec:	80 00       	ld.sh	r0,r0[0x0]
80003eee:	2f 86       	sub	r6,-8
80003ef0:	80 00       	ld.sh	r0,r0[0x0]
80003ef2:	30 46       	mov	r6,4
80003ef4:	80 00       	ld.sh	r0,r0[0x0]
80003ef6:	4d 24       	lddpc	r4,8000403c <sdcard_setFileToRead+0x14>
80003ef8:	80 00       	ld.sh	r0,r0[0x0]
80003efa:	30 7a       	mov	r10,7
80003efc:	80 00       	ld.sh	r0,r0[0x0]
80003efe:	35 84       	mov	r4,88
80003f00:	80 00       	ld.sh	r0,r0[0x0]
80003f02:	29 d8       	sub	r8,-99

80003f04 <spi_Init>:
 * Initializes SPI transmission for DAC volume control
 *
 * Created 06.11.17 MLN
 * Last modified 06.11.17 MLN
 */
void spi_Init(void) {
80003f04:	eb cd 40 80 	pushm	r7,lr
80003f08:	20 cd       	sub	sp,48
	{
		{ PIN_NPCS_DA, FCT_NPCS_DA },
		{ PIN_SCK_SPI1, FCT_SCK_SPI1   },
		{ PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{ PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
80003f0a:	49 b8       	lddpc	r8,80003f74 <spi_Init+0x70>
80003f0c:	fa cc ff f0 	sub	r12,sp,-16
80003f10:	f0 ea 00 00 	ld.d	r10,r8[0]
80003f14:	f8 eb 00 00 	st.d	r12[0],r10
80003f18:	f0 ea 00 08 	ld.d	r10,r8[8]
80003f1c:	f8 eb 00 08 	st.d	r12[8],r10
80003f20:	f0 ea 00 10 	ld.d	r10,r8[16]
80003f24:	f8 eb 00 10 	st.d	r12[16],r10
80003f28:	f0 e8 00 18 	ld.d	r8,r8[24]
80003f2c:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	0,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	1,					// CPOL = 0 / NCPHA = 0 => mode = 1
		.modfdis		=	1					// ?
	};
80003f30:	49 28       	lddpc	r8,80003f78 <spi_Init+0x74>
80003f32:	1a 97       	mov	r7,sp
80003f34:	f0 ea 00 00 	ld.d	r10,r8[0]
80003f38:	fa eb 00 00 	st.d	sp[0],r10
80003f3c:	f0 e8 00 08 	ld.d	r8,r8[8]
80003f40:	fa e9 00 08 	st.d	sp[8],r8
	
	// Assigning IOs to SPI
	gpio_enable_module(DA2_SPI1_GPIO_MAP, sizeof (DA2_SPI1_GPIO_MAP)/ sizeof(DA2_SPI1_GPIO_MAP[0]));
80003f44:	30 4b       	mov	r11,4
80003f46:	f0 1f 00 0e 	mcall	80003f7c <spi_Init+0x78>
	
	// Initializing SPI as master
	spi_initMaster((volatile avr32_spi_t*)AVR32_SPI1_ADDRESS, &spiOptionsDA2);
80003f4a:	1a 9b       	mov	r11,sp
80003f4c:	fe 7c 28 00 	mov	r12,-55296
80003f50:	f0 1f 00 0c 	mcall	80003f80 <spi_Init+0x7c>
	
	// Initializes volume control DAC
	spi_setupChipReg((volatile avr32_spi_t*)AVR32_SPI1_ADDRESS, &spiOptionsDA2, BOARD_OSC0_HZ);
80003f54:	e0 6a 90 00 	mov	r10,36864
80003f58:	ea 1a 03 d0 	orh	r10,0x3d0
80003f5c:	1a 9b       	mov	r11,sp
80003f5e:	fe 7c 28 00 	mov	r12,-55296
80003f62:	f0 1f 00 09 	mcall	80003f84 <spi_Init+0x80>
	
	spi_enable((volatile avr32_spi_t*)AVR32_SPI1_ADDRESS);
80003f66:	fe 7c 28 00 	mov	r12,-55296
80003f6a:	f0 1f 00 08 	mcall	80003f88 <spi_Init+0x84>
	
}
80003f6e:	2f 4d       	sub	sp,-48
80003f70:	e3 cd 80 80 	ldm	sp++,r7,pc
80003f74:	80 00       	ld.sh	r0,r0[0x0]
80003f76:	4c dc       	lddpc	r12,800040a8 <pdcaISR>
80003f78:	80 00       	ld.sh	r0,r0[0x0]
80003f7a:	4d 14       	lddpc	r4,800040bc <pdcaISR+0x14>
80003f7c:	80 00       	ld.sh	r0,r0[0x0]
80003f7e:	28 e8       	sub	r8,-114
80003f80:	80 00       	ld.sh	r0,r0[0x0]
80003f82:	2d b6       	sub	r6,-37
80003f84:	80 00       	ld.sh	r0,r0[0x0]
80003f86:	2e 8c       	sub	r12,-24
80003f88:	80 00       	ld.sh	r0,r0[0x0]
80003f8a:	2f 44       	sub	r4,-12

80003f8c <board_init>:
#define TWI_MASTER_SPEED 100000
#define RTC_ADDRESS_WRITE 0xD0



void board_init(void) {
80003f8c:	d4 01       	pushm	lr
	sysclk_init();
80003f8e:	f0 1f 00 0a 	mcall	80003fb4 <board_init+0x28>
	
	Disable_global_interrupt();
80003f92:	d3 03       	ssrf	0x10
	// Configuration des vecteurs d'interruption:
	// Initialize and enable interrupt
	irq_initialize_vectors();
80003f94:	f0 1f 00 09 	mcall	80003fb8 <board_init+0x2c>
	cpu_irq_enable();
80003f98:	d5 03       	csrf	0x10
	
	twi_Init();
80003f9a:	f0 1f 00 09 	mcall	80003fbc <board_init+0x30>
	spi_Init();
80003f9e:	f0 1f 00 09 	mcall	80003fc0 <board_init+0x34>
	//tc0_Init();
	tc1_Init();
80003fa2:	f0 1f 00 09 	mcall	80003fc4 <board_init+0x38>
	// Configuring PB0-15 for audio output
	gpio_configure_group(1, 0x0000FFFF, GPIO_DIR_OUTPUT);
80003fa6:	30 1a       	mov	r10,1
80003fa8:	e0 6b ff ff 	mov	r11,65535
80003fac:	14 9c       	mov	r12,r10
80003fae:	f0 1f 00 07 	mcall	80003fc8 <board_init+0x3c>
}
80003fb2:	d8 02       	popm	pc
80003fb4:	80 00       	ld.sh	r0,r0[0x0]
80003fb6:	47 c8       	lddsp	r8,sp[0x1f0]
80003fb8:	80 00       	ld.sh	r0,r0[0x0]
80003fba:	2a 58       	sub	r8,-91
80003fbc:	80 00       	ld.sh	r0,r0[0x0]
80003fbe:	3e 48       	mov	r8,-28
80003fc0:	80 00       	ld.sh	r0,r0[0x0]
80003fc2:	3f 04       	mov	r4,-16
80003fc4:	80 00       	ld.sh	r0,r0[0x0]
80003fc6:	3e b4       	mov	r4,-21
80003fc8:	80 00       	ld.sh	r0,r0[0x0]
80003fca:	29 18       	sub	r8,-111

80003fcc <mainGauche>:
#include "RTC/rtc.h"
#include "mainGauche.h"



void mainGauche(void){
80003fcc:	eb cd 40 80 	pushm	r7,lr
80003fd0:	20 3d       	sub	sp,12
	
	board_init();
80003fd2:	f0 1f 00 10 	mcall	80004010 <mainGauche+0x44>
	screen_Init();
80003fd6:	f0 1f 00 10 	mcall	80004014 <mainGauche+0x48>
	sdcard_init();
80003fda:	f0 1f 00 10 	mcall	80004018 <mainGauche+0x4c>
	//gui_loadingScreen();
	screen_SetPixels(Rect(0,0,320,240), (Color){BLACK});
80003fde:	30 0b       	mov	r11,0
80003fe0:	50 0b       	stdsp	sp[0x0],r11
80003fe2:	e0 68 00 f0 	mov	r8,240
80003fe6:	e0 69 01 40 	mov	r9,320
80003fea:	16 9a       	mov	r10,r11
80003fec:	fa cc ff fc 	sub	r12,sp,-4
80003ff0:	f0 1f 00 0b 	mcall	8000401c <mainGauche+0x50>
80003ff4:	40 08       	lddsp	r8,sp[0x0]
80003ff6:	1a d8       	st.w	--sp,r8
80003ff8:	fa e8 00 08 	ld.d	r8,sp[8]
80003ffc:	bb 29       	st.d	--sp,r8
80003ffe:	f0 1f 00 09 	mcall	80004020 <mainGauche+0x54>
80004002:	2f dd       	sub	sp,-12
	
	
	//gfx_BeginNewTerminal((Vector2){20,220});
	//gfx_AddLineToTerminal("Heure : ", 8, (Color){WHITE}, 0);
	while(1){
		audio_playFile(0);
80004004:	30 07       	mov	r7,0
80004006:	0e 9c       	mov	r12,r7
80004008:	f0 1f 00 07 	mcall	80004024 <mainGauche+0x58>
8000400c:	cf db       	rjmp	80004006 <mainGauche+0x3a>
8000400e:	00 00       	add	r0,r0
80004010:	80 00       	ld.sh	r0,r0[0x0]
80004012:	3f 8c       	mov	r12,-8
80004014:	80 00       	ld.sh	r0,r0[0x0]
80004016:	3a 6c       	mov	r12,-90
80004018:	80 00       	ld.sh	r0,r0[0x0]
8000401a:	47 40       	lddsp	r0,sp[0x1d0]
8000401c:	80 00       	ld.sh	r0,r0[0x0]
8000401e:	38 58       	mov	r8,-123
80004020:	80 00       	ld.sh	r0,r0[0x0]
80004022:	39 cc       	mov	r12,-100
80004024:	80 00       	ld.sh	r0,r0[0x0]
80004026:	36 24       	mov	r4,98

80004028 <sdcard_setFileToRead>:
bool sdcard_checkPresence(void){
	return sd_mmc_spi_check_presence(); 
}

bool sdcard_setFileToRead(uint8_t fileId){
	cluster = files[fileId].firstCluster;
80004028:	a5 7c       	lsl	r12,0x5
8000402a:	49 78       	lddpc	r8,80004084 <sdcard_setFileToRead+0x5c>
8000402c:	f0 0c 00 0c 	add	r12,r8,r12
80004030:	78 78       	ld.w	r8,r12[0x1c]
80004032:	49 69       	lddpc	r9,80004088 <sdcard_setFileToRead+0x60>
80004034:	93 08       	st.w	r9[0x0],r8
	if(cluster == 0)
80004036:	58 08       	cp.w	r8,0
80004038:	c0 21       	brne	8000403c <sdcard_setFileToRead+0x14>
8000403a:	5e fd       	retal	0
		return false;
	sector = (cluster - 2) * sectorPerCluster + dataSector;
8000403c:	49 49       	lddpc	r9,8000408c <sdcard_setFileToRead+0x64>
8000403e:	13 89       	ld.ub	r9,r9[0x0]
80004040:	20 28       	sub	r8,2
80004042:	f2 08 02 48 	mul	r8,r9,r8
80004046:	49 39       	lddpc	r9,80004090 <sdcard_setFileToRead+0x68>
80004048:	72 09       	ld.w	r9,r9[0x0]
8000404a:	12 08       	add	r8,r9
8000404c:	49 29       	lddpc	r9,80004094 <sdcard_setFileToRead+0x6c>
8000404e:	93 08       	st.w	r9[0x0],r8
	clustersFirstSector = sector;
80004050:	49 29       	lddpc	r9,80004098 <sdcard_setFileToRead+0x70>
80004052:	93 08       	st.w	r9[0x0],r8
	
	if(isFAT32){
80004054:	49 28       	lddpc	r8,8000409c <sdcard_setFileToRead+0x74>
80004056:	11 89       	ld.ub	r9,r8[0x0]
80004058:	30 08       	mov	r8,0
8000405a:	f0 09 18 00 	cp.b	r9,r8
8000405e:	c0 b0       	breq	80004074 <sdcard_setFileToRead+0x4c>
		division = 7;
80004060:	30 79       	mov	r9,7
80004062:	49 08       	lddpc	r8,800040a0 <sdcard_setFileToRead+0x78>
80004064:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_32;
80004066:	e0 69 ff f8 	mov	r9,65528
8000406a:	ea 19 0f ff 	orh	r9,0xfff
8000406e:	48 e8       	lddpc	r8,800040a4 <sdcard_setFileToRead+0x7c>
80004070:	91 09       	st.w	r8[0x0],r9
80004072:	5e ff       	retal	1
	}
	else{
		division = 8;
80004074:	30 89       	mov	r9,8
80004076:	48 b8       	lddpc	r8,800040a0 <sdcard_setFileToRead+0x78>
80004078:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_16;
8000407a:	e0 69 ff ef 	mov	r9,65519
8000407e:	48 a8       	lddpc	r8,800040a4 <sdcard_setFileToRead+0x7c>
80004080:	91 09       	st.w	r8[0x0],r9
80004082:	5e ff       	retal	1
80004084:	00 00       	add	r0,r0
80004086:	09 8c       	ld.ub	r12,r4[0x0]
80004088:	00 00       	add	r0,r0
8000408a:	09 80       	ld.ub	r0,r4[0x0]
8000408c:	00 00       	add	r0,r0
8000408e:	09 88       	ld.ub	r8,r4[0x0]
80004090:	00 00       	add	r0,r0
80004092:	18 0c       	add	r12,r12
80004094:	00 00       	add	r0,r0
80004096:	09 84       	ld.ub	r4,r4[0x0]
80004098:	00 00       	add	r0,r0
8000409a:	18 18       	sub	r8,r12
8000409c:	00 00       	add	r0,r0
8000409e:	07 38       	ld.ub	r8,r3++
800040a0:	00 00       	add	r0,r0
800040a2:	18 1c       	sub	r12,r12
800040a4:	00 00       	add	r0,r0
800040a6:	09 7c       	ld.ub	r12,--r4

800040a8 <pdcaISR>:
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
}

__attribute__((__interrupt__)) void pdcaISR(void)
{
800040a8:	d4 01       	pushm	lr
	// Disable all interrupts.
	Disable_global_interrupt();
800040aa:	d3 03       	ssrf	0x10
	// Disable interrupt channel.
	pdca_disable_interrupt_transfer_complete(0);
800040ac:	30 0c       	mov	r12,0
800040ae:	f0 1f 00 09 	mcall	800040d0 <pdcaISR+0x28>
	sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
800040b2:	f0 1f 00 09 	mcall	800040d4 <pdcaISR+0x2c>
	// Disable unnecessary channel
	pdca_disable(1);
800040b6:	30 1c       	mov	r12,1
800040b8:	f0 1f 00 08 	mcall	800040d8 <pdcaISR+0x30>
	pdca_disable(0);
800040bc:	30 0c       	mov	r12,0
800040be:	f0 1f 00 07 	mcall	800040d8 <pdcaISR+0x30>
	// Enable all interrupts.
	Enable_global_interrupt();
800040c2:	d5 03       	csrf	0x10
	endOfTransfer = true;
800040c4:	30 19       	mov	r9,1
800040c6:	48 68       	lddpc	r8,800040dc <pdcaISR+0x34>
800040c8:	b0 89       	st.b	r8[0x0],r9
800040ca:	d4 02       	popm	lr
800040cc:	d6 03       	rete
800040ce:	00 00       	add	r0,r0
800040d0:	80 00       	ld.sh	r0,r0[0x0]
800040d2:	2b 30       	sub	r0,-77
800040d4:	80 00       	ld.sh	r0,r0[0x0]
800040d6:	21 20       	sub	r0,18
800040d8:	80 00       	ld.sh	r0,r0[0x0]
800040da:	2a f8       	sub	r8,-81
800040dc:	00 00       	add	r0,r0
800040de:	07 39       	ld.ub	r9,r3++

800040e0 <_pdcaInit>:
		entry++;
	}
}

void _pdcaInit(void)
{
800040e0:	eb cd 40 b0 	pushm	r4-r5,r7,lr
800040e4:	20 cd       	sub	sp,48
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 8,          // select peripheral ID - data are on reception from SPI1 RX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
800040e6:	49 78       	lddpc	r8,80004140 <_pdcaInit+0x60>
800040e8:	fa c7 ff e8 	sub	r7,sp,-24
800040ec:	f0 ea 00 00 	ld.d	r10,r8[0]
800040f0:	ee eb 00 00 	st.d	r7[0],r10
800040f4:	f0 ea 00 08 	ld.d	r10,r8[8]
800040f8:	ee eb 00 08 	st.d	r7[8],r10
800040fc:	f0 e8 00 10 	ld.d	r8,r8[16]
80004100:	ee e9 00 10 	st.d	r7[16],r8
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 16,          // select peripheral ID - data are on emission from SPI1 TX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
80004104:	49 08       	lddpc	r8,80004144 <_pdcaInit+0x64>
80004106:	1a 9b       	mov	r11,sp
80004108:	f0 e4 00 00 	ld.d	r4,r8[0]
8000410c:	fa e5 00 00 	st.d	sp[0],r4
80004110:	f0 e4 00 08 	ld.d	r4,r8[8]
80004114:	fa e5 00 08 	st.d	sp[8],r4
80004118:	f0 e8 00 10 	ld.d	r8,r8[16]
8000411c:	fa e9 00 10 	st.d	sp[16],r8

	// Init PDCA transmission channel
	pdca_init_channel(1, &pdca_options_SPI_TX);
80004120:	30 1c       	mov	r12,1
80004122:	f0 1f 00 0a 	mcall	80004148 <_pdcaInit+0x68>
	// Init PDCA Reception channel
	pdca_init_channel(0, &pdca_options_SPI_RX);
80004126:	0e 9b       	mov	r11,r7
80004128:	30 0c       	mov	r12,0
8000412a:	f0 1f 00 08 	mcall	80004148 <_pdcaInit+0x68>
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
8000412e:	30 1a       	mov	r10,1
80004130:	36 0b       	mov	r11,96
80004132:	48 7c       	lddpc	r12,8000414c <_pdcaInit+0x6c>
80004134:	f0 1f 00 07 	mcall	80004150 <_pdcaInit+0x70>
}
80004138:	2f 4d       	sub	sp,-48
8000413a:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
8000413e:	00 00       	add	r0,r0
80004140:	80 00       	ld.sh	r0,r0[0x0]
80004142:	4d 60       	lddpc	r0,80004298 <sdcard_getNextSector+0x20>
80004144:	80 00       	ld.sh	r0,r0[0x0]
80004146:	4d 28       	lddpc	r8,8000428c <sdcard_getNextSector+0x14>
80004148:	80 00       	ld.sh	r0,r0[0x0]
8000414a:	2b 58       	sub	r8,-75
8000414c:	80 00       	ld.sh	r0,r0[0x0]
8000414e:	40 a8       	lddsp	r8,sp[0x28]
80004150:	80 00       	ld.sh	r0,r0[0x0]
80004152:	29 d8       	sub	r8,-99

80004154 <_readSector>:
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
80004154:	eb cd 40 f8 	pushm	r3-r7,lr
80004158:	20 1d       	sub	sp,4
8000415a:	18 94       	mov	r4,r12
8000415c:	16 97       	mov	r7,r11
	uint16_t  read_time_out;
	unsigned short data_read;
	uint8_t   r1;

	// wait for MMC not busy
	if (false == sd_mmc_spi_wait_not_busy())
8000415e:	f0 1f 00 3f 	mcall	80004258 <_readSector+0x104>
80004162:	c7 80       	breq	80004252 <_readSector+0xfe>
	return false;

	spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80004164:	30 1b       	mov	r11,1
80004166:	fe 7c 28 00 	mov	r12,-55296
8000416a:	f0 1f 00 3d 	mcall	8000425c <_readSector+0x108>

	// issue command
	if(card_type == SD_CARD_2_SDHC) {
8000416e:	4b d8       	lddpc	r8,80004260 <_readSector+0x10c>
80004170:	11 89       	ld.ub	r9,r8[0x0]
80004172:	30 38       	mov	r8,3
80004174:	f0 09 18 00 	cp.b	r9,r8
80004178:	c0 61       	brne	80004184 <_readSector+0x30>
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector);
8000417a:	0e 9b       	mov	r11,r7
8000417c:	31 1c       	mov	r12,17
8000417e:	f0 1f 00 3a 	mcall	80004264 <_readSector+0x110>
80004182:	c0 68       	rjmp	8000418e <_readSector+0x3a>
		} else {
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector<<9);
80004184:	ee 0b 15 09 	lsl	r11,r7,0x9
80004188:	31 1c       	mov	r12,17
8000418a:	f0 1f 00 37 	mcall	80004264 <_readSector+0x110>
	}

	// check for valid response
	if (r1 != 0x00)
8000418e:	58 0c       	cp.w	r12,0
80004190:	c1 20       	breq	800041b4 <_readSector+0x60>
	{
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80004192:	30 1b       	mov	r11,1
80004194:	fe 7c 28 00 	mov	r12,-55296
80004198:	f0 1f 00 34 	mcall	80004268 <_readSector+0x114>
8000419c:	30 0c       	mov	r12,0
		return false;
8000419e:	c5 a8       	rjmp	80004252 <_readSector+0xfe>

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
	{
		read_time_out--;
800041a0:	20 17       	sub	r7,1
800041a2:	5c 87       	casts.h	r7
		if (read_time_out == 0)   // TIME-OUT
800041a4:	c0 d1       	brne	800041be <_readSector+0x6a>
		{
			spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
800041a6:	30 1b       	mov	r11,1
800041a8:	fe 7c 28 00 	mov	r12,-55296
800041ac:	f0 1f 00 2f 	mcall	80004268 <_readSector+0x114>
800041b0:	30 0c       	mov	r12,0
			return false;
800041b2:	c5 08       	rjmp	80004252 <_readSector+0xfe>
800041b4:	e0 67 75 30 	mov	r7,30000
		return false;
	}

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800041b8:	e0 65 00 ff 	mov	r5,255
800041bc:	3f f6       	mov	r6,-1
800041be:	0a 9c       	mov	r12,r5
800041c0:	f0 1f 00 2b 	mcall	8000426c <_readSector+0x118>
800041c4:	ec 0c 18 00 	cp.b	r12,r6
800041c8:	ce c0       	breq	800041a0 <_readSector+0x4c>
			return false;
		}
	}

	// check token
	if (r1 != MMC_STARTBLOCK_READ)
800041ca:	3f e8       	mov	r8,-2
800041cc:	f0 0c 18 00 	cp.b	r12,r8
800041d0:	c0 e0       	breq	800041ec <_readSector+0x98>
	{
		spi_write(SD_MMC_SPI,0xFF);
800041d2:	e0 6b 00 ff 	mov	r11,255
800041d6:	fe 7c 28 00 	mov	r12,-55296
800041da:	f0 1f 00 26 	mcall	80004270 <_readSector+0x11c>
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800041de:	30 1b       	mov	r11,1
800041e0:	fe 7c 28 00 	mov	r12,-55296
800041e4:	f0 1f 00 21 	mcall	80004268 <_readSector+0x114>
800041e8:	30 0c       	mov	r12,0
		return false;
800041ea:	c3 48       	rjmp	80004252 <_readSector+0xfe>
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
	uint8_t *_ram = ram;
800041ec:	08 97       	mov	r7,r4
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
800041ee:	e8 c5 fe 00 	sub	r5,r4,-512
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
800041f2:	e0 64 00 ff 	mov	r4,255
800041f6:	fe 76 28 00 	mov	r6,-55296
		spi_read(SD_MMC_SPI,&data_read);
800041fa:	fa c3 ff fe 	sub	r3,sp,-2
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
800041fe:	08 9b       	mov	r11,r4
80004200:	0c 9c       	mov	r12,r6
80004202:	f0 1f 00 1c 	mcall	80004270 <_readSector+0x11c>
		spi_read(SD_MMC_SPI,&data_read);
80004206:	06 9b       	mov	r11,r3
80004208:	0c 9c       	mov	r12,r6
8000420a:	f0 1f 00 1b 	mcall	80004274 <_readSector+0x120>
		*_ram++=data_read;
8000420e:	9a 18       	ld.sh	r8,sp[0x2]
80004210:	0e c8       	st.b	r7++,r8
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
		return false;
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
80004212:	0a 37       	cp.w	r7,r5
80004214:	cf 51       	brne	800041fe <_readSector+0xaa>
		spi_read(SD_MMC_SPI,&data_read);
		*_ram++=data_read;
	}

	// load 16-bit CRC (ignored)
	spi_write(SD_MMC_SPI,0xFF);
80004216:	e0 6b 00 ff 	mov	r11,255
8000421a:	fe 7c 28 00 	mov	r12,-55296
8000421e:	f0 1f 00 15 	mcall	80004270 <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
80004222:	e0 6b 00 ff 	mov	r11,255
80004226:	fe 7c 28 00 	mov	r12,-55296
8000422a:	f0 1f 00 12 	mcall	80004270 <_readSector+0x11c>

	// continue delivering some clock cycles
	spi_write(SD_MMC_SPI,0xFF);
8000422e:	e0 6b 00 ff 	mov	r11,255
80004232:	fe 7c 28 00 	mov	r12,-55296
80004236:	f0 1f 00 0f 	mcall	80004270 <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
8000423a:	e0 6b 00 ff 	mov	r11,255
8000423e:	fe 7c 28 00 	mov	r12,-55296
80004242:	f0 1f 00 0c 	mcall	80004270 <_readSector+0x11c>

	// release chip select
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80004246:	30 1b       	mov	r11,1
80004248:	fe 7c 28 00 	mov	r12,-55296
8000424c:	f0 1f 00 07 	mcall	80004268 <_readSector+0x114>
80004250:	30 1c       	mov	r12,1

	return true;   // Read done.
}
80004252:	2f fd       	sub	sp,-4
80004254:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80004258:	80 00       	ld.sh	r0,r0[0x0]
8000425a:	21 9c       	sub	r12,25
8000425c:	80 00       	ld.sh	r0,r0[0x0]
8000425e:	2e 1a       	sub	r10,-31
80004260:	00 00       	add	r0,r0
80004262:	09 52       	ld.sh	r2,--r4
80004264:	80 00       	ld.sh	r0,r0[0x0]
80004266:	21 f4       	sub	r4,31
80004268:	80 00       	ld.sh	r0,r0[0x0]
8000426a:	2e 66       	sub	r6,-26
8000426c:	80 00       	ld.sh	r0,r0[0x0]
8000426e:	21 68       	sub	r8,22
80004270:	80 00       	ld.sh	r0,r0[0x0]
80004272:	2f 4a       	sub	r10,-12
80004274:	80 00       	ld.sh	r0,r0[0x0]
80004276:	2f 66       	sub	r6,-10

80004278 <sdcard_getNextSector>:
		sectorsEnd = FILE_END_16;
	}
	return true;
}

bool sdcard_getNextSector(uint8_t *d){
80004278:	eb cd 40 80 	pushm	r7,lr
	if (sector == sectorsEnd)
8000427c:	4b 98       	lddpc	r8,80004360 <sdcard_getNextSector+0xe8>
8000427e:	70 0b       	ld.w	r11,r8[0x0]
80004280:	4b 98       	lddpc	r8,80004364 <sdcard_getNextSector+0xec>
80004282:	70 08       	ld.w	r8,r8[0x0]
80004284:	10 3b       	cp.w	r11,r8
80004286:	c0 31       	brne	8000428c <sdcard_getNextSector+0x14>
80004288:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		return false;
		
	_readSector(d, sector++);
8000428c:	4b 57       	lddpc	r7,80004360 <sdcard_getNextSector+0xe8>
8000428e:	f6 c8 ff ff 	sub	r8,r11,-1
80004292:	8f 08       	st.w	r7[0x0],r8
80004294:	f0 1f 00 35 	mcall	80004368 <sdcard_getNextSector+0xf0>
	
	//next sector and next cluster
	if(sector > clustersFirstSector + sectorPerCluster){
80004298:	4b 58       	lddpc	r8,8000436c <sdcard_getNextSector+0xf4>
8000429a:	11 89       	ld.ub	r9,r8[0x0]
8000429c:	4b 58       	lddpc	r8,80004370 <sdcard_getNextSector+0xf8>
8000429e:	70 08       	ld.w	r8,r8[0x0]
800042a0:	10 09       	add	r9,r8
800042a2:	6e 08       	ld.w	r8,r7[0x0]
800042a4:	10 39       	cp.w	r9,r8
800042a6:	c0 33       	brcs	800042ac <sdcard_getNextSector+0x34>
800042a8:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		//FUNKY FANKY'S CODE
		_readSector(&data, (cluster >> division) + FATSector);
800042ac:	4b 28       	lddpc	r8,80004374 <sdcard_getNextSector+0xfc>
800042ae:	11 88       	ld.ub	r8,r8[0x0]
800042b0:	4b 29       	lddpc	r9,80004378 <sdcard_getNextSector+0x100>
800042b2:	72 0b       	ld.w	r11,r9[0x0]
800042b4:	f6 08 0a 4b 	lsr	r11,r11,r8
800042b8:	4b 18       	lddpc	r8,8000437c <sdcard_getNextSector+0x104>
800042ba:	70 08       	ld.w	r8,r8[0x0]
800042bc:	10 0b       	add	r11,r8
800042be:	4b 1c       	lddpc	r12,80004380 <sdcard_getNextSector+0x108>
800042c0:	f0 1f 00 2a 	mcall	80004368 <sdcard_getNextSector+0xf0>
		if(isFAT32){
800042c4:	4b 08       	lddpc	r8,80004384 <sdcard_getNextSector+0x10c>
800042c6:	11 89       	ld.ub	r9,r8[0x0]
800042c8:	30 08       	mov	r8,0
800042ca:	f0 09 18 00 	cp.b	r9,r8
800042ce:	c2 60       	breq	8000431a <sdcard_getNextSector+0xa2>
			cluster = data[0x01FF & (cluster * 4)]
800042d0:	4a aa       	lddpc	r10,80004378 <sdcard_getNextSector+0x100>
800042d2:	74 0b       	ld.w	r11,r10[0x0]
800042d4:	f6 09 15 02 	lsl	r9,r11,0x2
800042d8:	4a a8       	lddpc	r8,80004380 <sdcard_getNextSector+0x108>
800042da:	f2 cc ff ff 	sub	r12,r9,-1
800042de:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
800042e2:	f0 0c 07 07 	ld.ub	r7,r8[r12]
800042e6:	a9 67       	lsl	r7,0x8
800042e8:	f2 cc ff fd 	sub	r12,r9,-3
800042ec:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
800042f0:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
800042f4:	b9 6c       	lsl	r12,0x18
800042f6:	ee 0c 00 0c 	add	r12,r7,r12
800042fa:	f3 d9 c0 09 	bfextu	r9,r9,0x0,0x9
800042fe:	f0 09 07 09 	ld.ub	r9,r8[r9]
80004302:	12 0c       	add	r12,r9
80004304:	a3 6b       	lsl	r11,0x2
80004306:	2f eb       	sub	r11,-2
80004308:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
8000430c:	f0 0b 07 09 	ld.ub	r9,r8[r11]
80004310:	b1 69       	lsl	r9,0x10
80004312:	f8 09 00 08 	add	r8,r12,r9
80004316:	95 08       	st.w	r10[0x0],r8
80004318:	c1 38       	rjmp	8000433e <sdcard_getNextSector+0xc6>
					+(data[0x01FF & (cluster * 4 + 1)] << 8)
					+(data[0x01FF & (cluster * 4 + 2)] << 16)
					+(data[0x01FF & (cluster * 4 + 3)] << 24);
		}
		else{
			cluster = data[0x01FF & (cluster * 2)]
8000431a:	49 88       	lddpc	r8,80004378 <sdcard_getNextSector+0x100>
8000431c:	70 0a       	ld.w	r10,r8[0x0]
8000431e:	a1 7a       	lsl	r10,0x1
80004320:	49 89       	lddpc	r9,80004380 <sdcard_getNextSector+0x108>
80004322:	f4 cb ff ff 	sub	r11,r10,-1
80004326:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
8000432a:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
8000432e:	a9 6b       	lsl	r11,0x8
80004330:	f5 da c0 09 	bfextu	r10,r10,0x0,0x9
80004334:	f2 0a 07 0a 	ld.ub	r10,r9[r10]
80004338:	f6 0a 00 09 	add	r9,r11,r10
8000433c:	91 09       	st.w	r8[0x0],r9
					+(data[0x01FF & (cluster * 2 + 1)] << 8);
		}
		//NORMAL
		sector = (cluster - 2) * sectorPerCluster + dataSector;
8000433e:	48 c8       	lddpc	r8,8000436c <sdcard_getNextSector+0xf4>
80004340:	11 89       	ld.ub	r9,r8[0x0]
80004342:	48 e8       	lddpc	r8,80004378 <sdcard_getNextSector+0x100>
80004344:	70 08       	ld.w	r8,r8[0x0]
80004346:	20 28       	sub	r8,2
80004348:	f2 08 02 48 	mul	r8,r9,r8
8000434c:	48 f9       	lddpc	r9,80004388 <sdcard_getNextSector+0x110>
8000434e:	72 09       	ld.w	r9,r9[0x0]
80004350:	12 08       	add	r8,r9
80004352:	48 49       	lddpc	r9,80004360 <sdcard_getNextSector+0xe8>
80004354:	93 08       	st.w	r9[0x0],r8
		clustersFirstSector = sector;
80004356:	48 79       	lddpc	r9,80004370 <sdcard_getNextSector+0xf8>
80004358:	93 08       	st.w	r9[0x0],r8
8000435a:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000435e:	00 00       	add	r0,r0
80004360:	00 00       	add	r0,r0
80004362:	09 84       	ld.ub	r4,r4[0x0]
80004364:	00 00       	add	r0,r0
80004366:	09 7c       	ld.ub	r12,--r4
80004368:	80 00       	ld.sh	r0,r0[0x0]
8000436a:	41 54       	lddsp	r4,sp[0x54]
8000436c:	00 00       	add	r0,r0
8000436e:	09 88       	ld.ub	r8,r4[0x0]
80004370:	00 00       	add	r0,r0
80004372:	18 18       	sub	r8,r12
80004374:	00 00       	add	r0,r0
80004376:	18 1c       	sub	r12,r12
80004378:	00 00       	add	r0,r0
8000437a:	09 80       	ld.ub	r0,r4[0x0]
8000437c:	00 00       	add	r0,r0
8000437e:	18 10       	sub	r0,r12
80004380:	00 00       	add	r0,r0
80004382:	16 0c       	add	r12,r11
80004384:	00 00       	add	r0,r0
80004386:	07 38       	ld.ub	r8,r3++
80004388:	00 00       	add	r0,r0
8000438a:	18 0c       	add	r12,r12

8000438c <sdcard_checkPresence>:
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
}

bool sdcard_checkPresence(void){
8000438c:	d4 01       	pushm	lr
	return sd_mmc_spi_check_presence(); 
8000438e:	f0 1f 00 02 	mcall	80004394 <sdcard_checkPresence+0x8>
}
80004392:	d8 02       	popm	pc
80004394:	80 00       	ld.sh	r0,r0[0x0]
80004396:	22 fc       	sub	r12,47

80004398 <sdcard_mount>:
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004398:	d4 31       	pushm	r0-r7,lr
8000439a:	21 0d       	sub	sp,64
	if(!sdcard_checkPresence())
8000439c:	f0 1f 00 dd 	mcall	80004710 <sdcard_mount+0x378>
800043a0:	e0 80 01 b4 	breq	80004708 <sdcard_mount+0x370>
		return false;
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
800043a4:	fe f8 03 70 	ld.w	r8,pc[880]
800043a8:	20 4d       	sub	sp,16
800043aa:	f0 ea 00 00 	ld.d	r10,r8[0]
800043ae:	fa eb 00 00 	st.d	sp[0],r10
800043b2:	f0 e8 00 08 	ld.d	r8,r8[8]
800043b6:	fa e9 00 08 	st.d	sp[8],r8
800043ba:	e0 6c 90 00 	mov	r12,36864
800043be:	ea 1c 03 d0 	orh	r12,0x3d0
800043c2:	f0 1f 00 d6 	mcall	80004718 <sdcard_mount+0x380>
800043c6:	2f cd       	sub	sp,-16
800043c8:	58 0c       	cp.w	r12,0
800043ca:	e0 80 01 9f 	breq	80004708 <sdcard_mount+0x370>
	uint16_t bytesPerSector;
	uint16_t nbrOfReservedSectors;
	uint16_t rootSize;
	uint32_t FATSize;
	
	if(_readSector(&data, 0)){
800043ce:	30 0b       	mov	r11,0
800043d0:	fe fc 03 4c 	ld.w	r12,pc[844]
800043d4:	f0 1f 00 d3 	mcall	80004720 <sdcard_mount+0x388>
800043d8:	e0 80 01 98 	breq	80004708 <sdcard_mount+0x370>
		
		sector  = data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 0];
800043dc:	fe f8 03 40 	ld.w	r8,pc[832]
800043e0:	f1 39 01 c6 	ld.ub	r9,r8[454]
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 1] << 8;
800043e4:	f1 37 01 c7 	ld.ub	r7,r8[455]
800043e8:	a9 67       	lsl	r7,0x8
800043ea:	f1 3a 01 c8 	ld.ub	r10,r8[456]
800043ee:	b1 6a       	lsl	r10,0x10
800043f0:	14 07       	add	r7,r10
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 2] << 16;
800043f2:	12 07       	add	r7,r9
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 3] << 24;
800043f4:	f1 39 01 c9 	ld.ub	r9,r8[457]
800043f8:	b9 69       	lsl	r9,0x18
800043fa:	12 07       	add	r7,r9
		
		if(data[FIRST_PARTITION_OFFSET + TYPE_OFFSET] == 0x0B)
800043fc:	f1 39 01 c2 	ld.ub	r9,r8[450]
80004400:	30 b8       	mov	r8,11
80004402:	f0 09 18 00 	cp.b	r9,r8
80004406:	c0 61       	brne	80004412 <sdcard_mount+0x7a>
			isFAT32 = true;
80004408:	30 19       	mov	r9,1
8000440a:	fe f8 03 1a 	ld.w	r8,pc[794]
8000440e:	b0 89       	st.b	r8[0x0],r9
80004410:	c0 58       	rjmp	8000441a <sdcard_mount+0x82>
		else 
			isFAT32 = false;
80004412:	30 09       	mov	r9,0
80004414:	fe f8 03 10 	ld.w	r8,pc[784]
80004418:	b0 89       	st.b	r8[0x0],r9
			
		if(!_readSector(&data, sector))
8000441a:	0e 9b       	mov	r11,r7
8000441c:	fe fc 03 00 	ld.w	r12,pc[768]
80004420:	f0 1f 00 c0 	mcall	80004720 <sdcard_mount+0x388>
80004424:	e0 80 01 72 	breq	80004708 <sdcard_mount+0x370>
80004428:	30 08       	mov	r8,0
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
			bpb.bpb[i] = data[i];
8000442a:	fa cb ff f4 	sub	r11,sp,-12
8000442e:	fe fa 02 ee 	ld.w	r10,pc[750]
80004432:	f4 08 07 09 	ld.ub	r9,r10[r8]
80004436:	f6 08 0b 09 	st.b	r11[r8],r9
			isFAT32 = false;
			
		if(!_readSector(&data, sector))
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
8000443a:	2f f8       	sub	r8,-1
8000443c:	e0 48 00 30 	cp.w	r8,48
80004440:	cf 91       	brne	80004432 <sdcard_mount+0x9a>
			bpb.bpb[i] = data[i];
		}
		
		nbrOfFAT = bpb.components.nbrOfFAT[0];
80004442:	fb 38 00 1c 	ld.ub	r8,sp[28]
		bytesPerSector = bpb.components.bytePerSector[0] + (bpb.components.bytePerSector[1] << 8);
80004446:	fb 36 00 17 	ld.ub	r6,sp[23]
8000444a:	fb 35 00 18 	ld.ub	r5,sp[24]
		nbrOfReservedSectors = bpb.components.reservedSector[0] + (bpb.components.reservedSector[1] << 8);
8000444e:	fb 39 00 1b 	ld.ub	r9,sp[27]
80004452:	a9 69       	lsl	r9,0x8
80004454:	fb 3a 00 1a 	ld.ub	r10,sp[26]
80004458:	f4 09 00 09 	add	r9,r10,r9
8000445c:	5c 89       	casts.h	r9
		rootSize = bpb.components.rootSize[0] + (bpb.components.rootSize[1] << 8);
8000445e:	fb 3c 00 1d 	ld.ub	r12,sp[29]
80004462:	fb 34 00 1e 	ld.ub	r4,sp[30]
		
		if(isFAT32){
80004466:	fe fa 02 be 	ld.w	r10,pc[702]
8000446a:	15 8b       	ld.ub	r11,r10[0x0]
8000446c:	30 0a       	mov	r10,0
8000446e:	f4 0b 18 00 	cp.b	r11,r10
80004472:	c2 20       	breq	800044b6 <sdcard_mount+0x11e>
			FATSize = bpb.components.FAT32SizeInSectors[0] +
80004474:	fb 3b 00 31 	ld.ub	r11,sp[49]
80004478:	a9 6b       	lsl	r11,0x8
8000447a:	fb 3a 00 32 	ld.ub	r10,sp[50]
8000447e:	b1 6a       	lsl	r10,0x10
80004480:	14 0b       	add	r11,r10
80004482:	fb 3a 00 30 	ld.ub	r10,sp[48]
80004486:	14 0b       	add	r11,r10
80004488:	fb 3a 00 33 	ld.ub	r10,sp[51]
8000448c:	b9 6a       	lsl	r10,0x18
8000448e:	f6 0a 00 0a 	add	r10,r11,r10
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
80004492:	fb 3c 00 19 	ld.ub	r12,sp[25]
80004496:	fe fb 02 92 	ld.w	r11,pc[658]
8000449a:	b6 8c       	st.b	r11[0x0],r12
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
8000449c:	5c 79       	castu.h	r9
8000449e:	12 07       	add	r7,r9
800044a0:	f4 08 02 48 	mul	r8,r10,r8
800044a4:	0e 08       	add	r8,r7
800044a6:	fe f9 02 86 	ld.w	r9,pc[646]
800044aa:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
800044ac:	fe f9 02 84 	ld.w	r9,pc[644]
800044b0:	93 07       	st.w	r9[0x0],r7
800044b2:	30 09       	mov	r9,0
800044b4:	c2 88       	rjmp	80004504 <sdcard_mount+0x16c>
					 (bpb.components.FAT32SizeInSectors[1] << 8) +
					 (bpb.components.FAT32SizeInSectors[2] << 16) +
					 (bpb.components.FAT32SizeInSectors[3] << 24);
		}
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
800044b6:	fb 3b 00 23 	ld.ub	r11,sp[35]
800044ba:	a9 6b       	lsl	r11,0x8
800044bc:	fb 3a 00 22 	ld.ub	r10,sp[34]
800044c0:	f6 0a 00 0a 	add	r10,r11,r10
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
800044c4:	fb 33 00 19 	ld.ub	r3,sp[25]
800044c8:	fe fb 02 60 	ld.w	r11,pc[608]
800044cc:	b6 83       	st.b	r11[0x0],r3
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
800044ce:	5c 79       	castu.h	r9
800044d0:	12 07       	add	r7,r9
800044d2:	f4 08 02 48 	mul	r8,r10,r8
800044d6:	ee 08 00 08 	add	r8,r7,r8
800044da:	fe f9 02 52 	ld.w	r9,pc[594]
800044de:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
800044e0:	fe f9 02 50 	ld.w	r9,pc[592]
800044e4:	93 07       	st.w	r9[0x0],r7
		//directory entrees store on 32 bytes
		dataSector = rootSector + ((isFAT32)?(0):(((rootSize * 32) + bytesPerSector - 1) / bytesPerSector));	
800044e6:	ea 09 15 08 	lsl	r9,r5,0x8
800044ea:	0c 09       	add	r9,r6
800044ec:	5c 79       	castu.h	r9
800044ee:	f2 cb 00 01 	sub	r11,r9,1
800044f2:	e8 0a 15 08 	lsl	r10,r4,0x8
800044f6:	18 0a       	add	r10,r12
800044f8:	5c 7a       	castu.h	r10
800044fa:	a5 7a       	lsl	r10,0x5
800044fc:	14 0b       	add	r11,r10
800044fe:	f6 09 0c 0a 	divs	r10,r11,r9
80004502:	14 99       	mov	r9,r10
80004504:	12 08       	add	r8,r9
80004506:	fe f9 02 2e 	ld.w	r9,pc[558]
8000450a:	93 08       	st.w	r9[0x0],r8
 * Last modified 16.11.17 QVT
 */
static void _getFilesInfos(){
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
8000450c:	fe f8 02 20 	ld.w	r8,pc[544]
80004510:	70 08       	ld.w	r8,r8[0x0]
80004512:	50 f8       	stdsp	sp[0x3c],r8
80004514:	30 03       	mov	r3,0
80004516:	06 97       	mov	r7,r3
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
		if(entry % 16 == 0){
			if(_readSector(&data, sector))
80004518:	fe f6 02 04 	ld.w	r6,pc[516]
8000451c:	50 06       	stdsp	sp[0x0],r6
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
8000451e:	30 12       	mov	r2,1
80004520:	32 01       	mov	r1,32
80004522:	30 04       	mov	r4,0
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
80004524:	30 f0       	mov	r0,15
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004526:	0c 9a       	mov	r10,r6
80004528:	2f 5a       	sub	r10,-11
8000452a:	50 1a       	stdsp	sp[0x4],r10
8000452c:	0c 99       	mov	r9,r6
8000452e:	2e 49       	sub	r9,-28
80004530:	50 29       	stdsp	sp[0x8],r9
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
80004532:	eb d7 c0 04 	bfextu	r5,r7,0x0,0x4
		if(entry % 16 == 0){
80004536:	c0 a1       	brne	8000454a <sdcard_mount+0x1b2>
			if(_readSector(&data, sector))
80004538:	40 fb       	lddsp	r11,sp[0x3c]
8000453a:	40 0c       	lddsp	r12,sp[0x0]
8000453c:	f0 1f 00 79 	mcall	80004720 <sdcard_mount+0x388>
80004540:	e0 80 00 e0 	breq	80004700 <sdcard_mount+0x368>
				sector++;
80004544:	40 f8       	lddsp	r8,sp[0x3c]
80004546:	2f f8       	sub	r8,-1
80004548:	50 f8       	stdsp	sp[0x3c],r8
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
8000454a:	a5 75       	lsl	r5,0x5
			if(_readSector(&data, sector))
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
8000454c:	ec 05 00 08 	add	r8,r6,r5
80004550:	f1 38 00 0b 	ld.ub	r8,r8[11]
80004554:	e4 08 18 00 	cp.b	r8,r2
80004558:	5f 8a       	srls	r10
8000455a:	e2 08 18 00 	cp.b	r8,r1
8000455e:	5f 09       	sreq	r9
80004560:	f5 e9 10 09 	or	r9,r10,r9
80004564:	e8 09 18 00 	cp.b	r9,r4
80004568:	c5 20       	breq	8000460c <sdcard_mount+0x274>
8000456a:	ec 05 07 0a 	ld.ub	r10,r6[r5]
8000456e:	3e 59       	mov	r9,-27
80004570:	f2 0a 18 00 	cp.b	r10,r9
80004574:	c4 c0       	breq	8000460c <sdcard_mount+0x274>
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
80004576:	ec 05 00 08 	add	r8,r6,r5
8000457a:	f1 39 00 08 	ld.ub	r9,r8[8]
8000457e:	35 78       	mov	r8,87
80004580:	f0 09 18 00 	cp.b	r9,r8
80004584:	e0 81 00 ad 	brne	800046de <sdcard_mount+0x346>
80004588:	ec 05 00 08 	add	r8,r6,r5
8000458c:	f1 39 00 09 	ld.ub	r9,r8[9]
80004590:	34 18       	mov	r8,65
80004592:	f0 09 18 00 	cp.b	r9,r8
80004596:	e0 81 00 a4 	brne	800046de <sdcard_mount+0x346>
8000459a:	ec 05 00 08 	add	r8,r6,r5
8000459e:	f1 39 00 0a 	ld.ub	r9,r8[10]
800045a2:	35 68       	mov	r8,86
800045a4:	f0 09 18 00 	cp.b	r9,r8
800045a8:	e0 81 00 9b 	brne	800046de <sdcard_mount+0x346>
				//files[id].id = id;
				if(files[id].name[0] == 0){
800045ac:	06 9c       	mov	r12,r3
800045ae:	e6 08 15 05 	lsl	r8,r3,0x5
800045b2:	4e 2a       	lddpc	r10,80004738 <sdcard_mount+0x3a0>
800045b4:	f4 08 07 08 	ld.ub	r8,r10[r8]
800045b8:	e8 08 18 00 	cp.b	r8,r4
800045bc:	c0 e1       	brne	800045d8 <sdcard_mount+0x240>
800045be:	ea 06 00 08 	add	r8,r5,r6
800045c2:	e6 09 15 05 	lsl	r9,r3,0x5
800045c6:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
800045c8:	ec cb ff f5 	sub	r11,r6,-11
800045cc:	ea 0b 00 0b 	add	r11,r5,r11
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
						files[id].name[i] = data[relativeEntry + i];
800045d0:	11 3a       	ld.ub	r10,r8++
800045d2:	12 ca       	st.b	r9++,r10
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
800045d4:	16 38       	cp.w	r8,r11
800045d6:	cf d1       	brne	800045d0 <sdcard_mount+0x238>
						files[id].name[i] = data[relativeEntry + i];
					}
				}
				//files[id].sector = sector;
				files[id].firstCluster = data[relativeEntry + 26]
800045d8:	f8 08 15 05 	lsl	r8,r12,0x5
800045dc:	4d 79       	lddpc	r9,80004738 <sdcard_mount+0x3a0>
800045de:	f2 08 00 08 	add	r8,r9,r8
800045e2:	ec 05 00 05 	add	r5,r6,r5
800045e6:	eb 3a 00 1b 	ld.ub	r10,r5[27]
800045ea:	a9 6a       	lsl	r10,0x8
800045ec:	eb 39 00 14 	ld.ub	r9,r5[20]
800045f0:	b1 69       	lsl	r9,0x10
800045f2:	12 0a       	add	r10,r9
800045f4:	eb 39 00 1a 	ld.ub	r9,r5[26]
800045f8:	12 0a       	add	r10,r9
800045fa:	eb 39 00 15 	ld.ub	r9,r5[21]
800045fe:	b9 69       	lsl	r9,0x18
80004600:	f4 09 00 09 	add	r9,r10,r9
80004604:	91 79       	st.w	r8[0x1c],r9
								+(data[relativeEntry + 27] << 8)
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
80004606:	2f f3       	sub	r3,-1
80004608:	5c 53       	castu.b	r3
8000460a:	c6 a8       	rjmp	800046de <sdcard_mount+0x346>
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
8000460c:	e0 08 18 00 	cp.b	r8,r0
80004610:	c6 71       	brne	800046de <sdcard_mount+0x346>
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
80004612:	ec 05 07 08 	ld.ub	r8,r6[r5]
80004616:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
8000461a:	c0 51       	brne	80004624 <sdcard_mount+0x28c>
8000461c:	34 19       	mov	r9,65
8000461e:	f2 08 18 00 	cp.b	r8,r9
80004622:	c3 01       	brne	80004682 <sdcard_mount+0x2ea>
80004624:	ea c8 ff ff 	sub	r8,r5,-1
80004628:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
8000462a:	06 9b       	mov	r11,r3
8000462c:	e6 09 15 05 	lsl	r9,r3,0x5
80004630:	4c 2a       	lddpc	r10,80004738 <sdcard_mount+0x3a0>
80004632:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004634:	40 1a       	lddsp	r10,sp[0x4]
80004636:	ea 0a 00 0c 	add	r12,r5,r10
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
8000463a:	11 8a       	ld.ub	r10,r8[0x0]
8000463c:	12 ca       	st.b	r9++,r10
8000463e:	2f e8       	sub	r8,-2
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
80004640:	18 38       	cp.w	r8,r12
80004642:	cf c1       	brne	8000463a <sdcard_mount+0x2a2>
80004644:	ea c8 ff f2 	sub	r8,r5,-14
80004648:	0c 08       	add	r8,r6
8000464a:	f6 09 15 05 	lsl	r9,r11,0x5
8000464e:	2f b9       	sub	r9,-5
80004650:	4b aa       	lddpc	r10,80004738 <sdcard_mount+0x3a0>
80004652:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004654:	40 2a       	lddsp	r10,sp[0x8]
80004656:	ea 0a 00 0c 	add	r12,r5,r10
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
8000465a:	11 8a       	ld.ub	r10,r8[0x0]
8000465c:	12 ca       	st.b	r9++,r10
8000465e:	2f e8       	sub	r8,-2
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
80004660:	18 38       	cp.w	r8,r12
80004662:	cf c1       	brne	8000465a <sdcard_mount+0x2c2>
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
				}
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
80004664:	a5 7b       	lsl	r11,0x5
80004666:	4b 59       	lddpc	r9,80004738 <sdcard_mount+0x3a0>
80004668:	f2 0b 00 0b 	add	r11,r9,r11
8000466c:	ec 05 00 05 	add	r5,r6,r5
80004670:	eb 38 00 1c 	ld.ub	r8,r5[28]
80004674:	f7 68 00 0b 	st.b	r11[11],r8
80004678:	eb 38 00 1e 	ld.ub	r8,r5[30]
8000467c:	f7 68 00 0c 	st.b	r11[12],r8
80004680:	c2 f8       	rjmp	800046de <sdcard_mount+0x346>
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
80004682:	30 29       	mov	r9,2
80004684:	f2 08 18 00 	cp.b	r8,r9
80004688:	5f 09       	sreq	r9
8000468a:	34 2a       	mov	r10,66
8000468c:	f4 08 18 00 	cp.b	r8,r10
80004690:	5f 08       	sreq	r8
80004692:	f3 e8 10 08 	or	r8,r9,r8
80004696:	e8 08 18 00 	cp.b	r8,r4
8000469a:	c2 20       	breq	800046de <sdcard_mount+0x346>
8000469c:	ea c8 ff ff 	sub	r8,r5,-1
800046a0:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
800046a2:	06 9c       	mov	r12,r3
800046a4:	e6 09 15 05 	lsl	r9,r3,0x5
800046a8:	2f 39       	sub	r9,-13
800046aa:	4a 4a       	lddpc	r10,80004738 <sdcard_mount+0x3a0>
800046ac:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
800046ae:	40 1a       	lddsp	r10,sp[0x4]
800046b0:	ea 0a 00 0b 	add	r11,r5,r10
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
800046b4:	11 8a       	ld.ub	r10,r8[0x0]
800046b6:	12 ca       	st.b	r9++,r10
800046b8:	2f e8       	sub	r8,-2
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
800046ba:	16 38       	cp.w	r8,r11
800046bc:	cf c1       	brne	800046b4 <sdcard_mount+0x31c>
800046be:	ea c8 ff f2 	sub	r8,r5,-14
800046c2:	0c 08       	add	r8,r6
800046c4:	f8 09 15 05 	lsl	r9,r12,0x5
800046c8:	2e e9       	sub	r9,-18
800046ca:	49 ca       	lddpc	r10,80004738 <sdcard_mount+0x3a0>
800046cc:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
800046ce:	40 0a       	lddsp	r10,sp[0x0]
800046d0:	2e 8a       	sub	r10,-24
800046d2:	14 05       	add	r5,r10
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
800046d4:	11 8a       	ld.ub	r10,r8[0x0]
800046d6:	12 ca       	st.b	r9++,r10
800046d8:	2f e8       	sub	r8,-2
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
800046da:	0a 38       	cp.w	r8,r5
800046dc:	cf c1       	brne	800046d4 <sdcard_mount+0x33c>
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
				}
			}
		}
		entry++;
800046de:	2f f7       	sub	r7,-1
800046e0:	5c 87       	casts.h	r7
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
800046e2:	e0 68 01 ff 	mov	r8,511
800046e6:	f0 07 19 00 	cp.h	r7,r8
800046ea:	5f 89       	srls	r9
800046ec:	36 38       	mov	r8,99
800046ee:	f0 03 18 00 	cp.b	r3,r8
800046f2:	5f 88       	srls	r8
800046f4:	f3 e8 00 08 	and	r8,r9,r8
800046f8:	e8 08 18 00 	cp.b	r8,r4
800046fc:	fe 91 ff 1b 	brne	80004532 <sdcard_mount+0x19a>
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
		return false;
	if(!_initFat())
		return false;
	_getFilesInfos();
	_pdcaInit();
80004700:	f0 1f 00 0f 	mcall	8000473c <sdcard_mount+0x3a4>
80004704:	30 1c       	mov	r12,1
	//gfx_BeginNewTerminal((Vector2){20,200});
	//gfx_AddLineToTerminal(files[0].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[1].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
80004706:	c0 28       	rjmp	8000470a <sdcard_mount+0x372>
80004708:	30 0c       	mov	r12,0
}
8000470a:	2f 0d       	sub	sp,-64
8000470c:	d8 32       	popm	r0-r7,pc
8000470e:	00 00       	add	r0,r0
80004710:	80 00       	ld.sh	r0,r0[0x0]
80004712:	43 8c       	lddsp	r12,sp[0xe0]
80004714:	00 00       	add	r0,r0
80004716:	00 10       	sub	r0,r0
80004718:	80 00       	ld.sh	r0,r0[0x0]
8000471a:	28 54       	sub	r4,-123
8000471c:	00 00       	add	r0,r0
8000471e:	16 0c       	add	r12,r11
80004720:	80 00       	ld.sh	r0,r0[0x0]
80004722:	41 54       	lddsp	r4,sp[0x54]
80004724:	00 00       	add	r0,r0
80004726:	07 38       	ld.ub	r8,r3++
80004728:	00 00       	add	r0,r0
8000472a:	09 88       	ld.ub	r8,r4[0x0]
8000472c:	00 00       	add	r0,r0
8000472e:	18 14       	sub	r4,r12
80004730:	00 00       	add	r0,r0
80004732:	18 10       	sub	r0,r12
80004734:	00 00       	add	r0,r0
80004736:	18 0c       	add	r12,r12
80004738:	00 00       	add	r0,r0
8000473a:	09 8c       	ld.ub	r12,r4[0x0]
8000473c:	80 00       	ld.sh	r0,r0[0x0]
8000473e:	40 e0       	lddsp	r0,sp[0x38]

80004740 <sdcard_init>:

/************************************************************************/
/* FUNCTIONS                                                            */
/************************************************************************/

void sdcard_init(void){
80004740:	eb cd 40 80 	pushm	r7,lr
80004744:	20 8d       	sub	sp,32
	gpio_map_t sdGPIO={
		{PIN_NPCS_SD,	FCT_NPCS_SD	  },
		{PIN_SCK_SPI1,	FCT_SCK_SPI1  },
		{PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
80004746:	49 a8       	lddpc	r8,800047ac <sdcard_init+0x6c>
80004748:	1a 9c       	mov	r12,sp
8000474a:	f0 ea 00 00 	ld.d	r10,r8[0]
8000474e:	fa eb 00 00 	st.d	sp[0],r10
80004752:	f0 ea 00 08 	ld.d	r10,r8[8]
80004756:	fa eb 00 08 	st.d	sp[8],r10
8000475a:	f0 ea 00 10 	ld.d	r10,r8[16]
8000475e:	fa eb 00 10 	st.d	sp[16],r10
80004762:	f0 e8 00 18 	ld.d	r8,r8[24]
80004766:	fa e9 00 18 	st.d	sp[24],r8

	gpio_enable_module(sdGPIO, sizeof (sdGPIO)/ sizeof(sdGPIO[0]));
8000476a:	30 4b       	mov	r11,4
8000476c:	f0 1f 00 11 	mcall	800047b0 <sdcard_init+0x70>
	

	spi_initMaster((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions);
80004770:	49 17       	lddpc	r7,800047b4 <sdcard_init+0x74>
80004772:	0e 9b       	mov	r11,r7
80004774:	fe 7c 28 00 	mov	r12,-55296
80004778:	f0 1f 00 10 	mcall	800047b8 <sdcard_init+0x78>

	spi_selectionMode((volatile struct avr32_spi_t*) SD_MMC_SPI, 0, 0, 0);
8000477c:	30 09       	mov	r9,0
8000477e:	12 9a       	mov	r10,r9
80004780:	12 9b       	mov	r11,r9
80004782:	fe 7c 28 00 	mov	r12,-55296
80004786:	f0 1f 00 0e 	mcall	800047bc <sdcard_init+0x7c>

	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);
8000478a:	e0 6a 90 00 	mov	r10,36864
8000478e:	ea 1a 03 d0 	orh	r10,0x3d0
80004792:	0e 9b       	mov	r11,r7
80004794:	fe 7c 28 00 	mov	r12,-55296
80004798:	f0 1f 00 0a 	mcall	800047c0 <sdcard_init+0x80>

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
8000479c:	fe 7c 28 00 	mov	r12,-55296
800047a0:	f0 1f 00 09 	mcall	800047c4 <sdcard_init+0x84>
}
800047a4:	2f 8d       	sub	sp,-32
800047a6:	e3 cd 80 80 	ldm	sp++,r7,pc
800047aa:	00 00       	add	r0,r0
800047ac:	80 00       	ld.sh	r0,r0[0x0]
800047ae:	4d 40       	lddpc	r0,800048fc <main+0xa0>
800047b0:	80 00       	ld.sh	r0,r0[0x0]
800047b2:	28 e8       	sub	r8,-114
800047b4:	00 00       	add	r0,r0
800047b6:	00 10       	sub	r0,r0
800047b8:	80 00       	ld.sh	r0,r0[0x0]
800047ba:	2d b6       	sub	r6,-37
800047bc:	80 00       	ld.sh	r0,r0[0x0]
800047be:	2d ee       	sub	lr,-34
800047c0:	80 00       	ld.sh	r0,r0[0x0]
800047c2:	2e 8c       	sub	r12,-24
800047c4:	80 00       	ld.sh	r0,r0[0x0]
800047c6:	2f 44       	sub	r4,-12

800047c8 <sysclk_init>:
/* sysclk_init (void)
*
* Initializes SYSCLK for a 64 MHz clock.
*
*/
void sysclk_init (void) {
800047c8:	d4 01       	pushm	lr
  // PLL formula = PLL_OUT (OSC0 / DIV) * (MUL+1) => (16MHz / 1) * (7+1) = 128MHz
  pm_switch_to_osc0(&AVR32_PM, BOARD_OSC0_HZ, OSC0_STARTUP_US);  // Switch main clock to Osc0.
800047ca:	30 3a       	mov	r10,3
800047cc:	e0 6b 90 00 	mov	r11,36864
800047d0:	ea 1b 03 d0 	orh	r11,0x3d0
800047d4:	fe 7c 0c 00 	mov	r12,-62464
800047d8:	f0 1f 00 19 	mcall	8000483c <sysclk_init+0x74>
  pm_pll_setup(&AVR32_PM, PLL, MUL, DIV, OSC, LOCK_COUNT);
800047dc:	31 08       	mov	r8,16
800047de:	1a d8       	st.w	--sp,r8
800047e0:	30 08       	mov	r8,0
800047e2:	30 19       	mov	r9,1
800047e4:	30 7a       	mov	r10,7
800047e6:	10 9b       	mov	r11,r8
800047e8:	fe 7c 0c 00 	mov	r12,-62464
800047ec:	f0 1f 00 15 	mcall	80004840 <sysclk_init+0x78>
   pll_freq Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
   pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
   pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
  */
  /* PLL output VCO frequency is 128MHz. We divide it by 2 with the pll_div2=1. This enable to get later main clock to 64MHz */
  pm_pll_set_option(&AVR32_PM, PLL, PLL_F, PLL_DIV2, PLL_WBW_DIS);
800047f0:	30 08       	mov	r8,0
800047f2:	30 19       	mov	r9,1
800047f4:	12 9a       	mov	r10,r9
800047f6:	10 9b       	mov	r11,r8
800047f8:	fe 7c 0c 00 	mov	r12,-62464
800047fc:	f0 1f 00 12 	mcall	80004844 <sysclk_init+0x7c>
  pm_pll_enable(&AVR32_PM, PLL);
80004800:	30 0b       	mov	r11,0
80004802:	fe 7c 0c 00 	mov	r12,-62464
80004806:	f0 1f 00 11 	mcall	80004848 <sysclk_init+0x80>

  /* Wait for PLL0 locked */
  pm_wait_for_pll0_locked(&AVR32_PM) ;
8000480a:	fe 7c 0c 00 	mov	r12,-62464
8000480e:	f0 1f 00 10 	mcall	8000484c <sysclk_init+0x84>
  pm_cksel(&AVR32_PM, 1, 0, 0, 0, 0, 0);		// 1 divides PBA clock by two
80004812:	30 0a       	mov	r10,0
80004814:	1a da       	st.w	--sp,r10
80004816:	1a da       	st.w	--sp,r10
80004818:	14 98       	mov	r8,r10
8000481a:	14 99       	mov	r9,r10
8000481c:	30 1b       	mov	r11,1
8000481e:	fe 7c 0c 00 	mov	r12,-62464
80004822:	f0 1f 00 0c 	mcall	80004850 <sysclk_init+0x88>

  // Set one wait-state (WS) for flash controller. 0 WS access is up to 30MHz for HSB/CPU clock.
  // As we want to have 64MHz on HSB/CPU clock, we need to set 1 WS on flash controller.
  flashc_set_wait_state(1);
80004826:	30 1c       	mov	r12,1
80004828:	f0 1f 00 0b 	mcall	80004854 <sysclk_init+0x8c>
  pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCSEL_PLL0); /* Switch main clock to 64MHz */	
8000482c:	30 2b       	mov	r11,2
8000482e:	fe 7c 0c 00 	mov	r12,-62464
80004832:	f0 1f 00 0a 	mcall	80004858 <sysclk_init+0x90>
80004836:	2f dd       	sub	sp,-12
}
80004838:	d8 02       	popm	pc
8000483a:	00 00       	add	r0,r0
8000483c:	80 00       	ld.sh	r0,r0[0x0]
8000483e:	2c dc       	sub	r12,-51
80004840:	80 00       	ld.sh	r0,r0[0x0]
80004842:	2c 7e       	sub	lr,-57
80004844:	80 00       	ld.sh	r0,r0[0x0]
80004846:	2c a0       	sub	r0,-54
80004848:	80 00       	ld.sh	r0,r0[0x0]
8000484a:	2c ba       	sub	r10,-53
8000484c:	80 00       	ld.sh	r0,r0[0x0]
8000484e:	2c c8       	sub	r8,-52
80004850:	80 00       	ld.sh	r0,r0[0x0]
80004852:	2c 38       	sub	r8,-61
80004854:	80 00       	ld.sh	r0,r0[0x0]
80004856:	28 88       	sub	r8,-120
80004858:	80 00       	ld.sh	r0,r0[0x0]
8000485a:	2c d2       	sub	r2,-51

8000485c <main>:
#else
	#include "mainCentre.h"
#endif


int main (void) {
8000485c:	d4 01       	pushm	lr
	
	#ifdef AVIS_POLITIQUE
		mainGauche();
8000485e:	f0 1f 00 02 	mcall	80004864 <main+0x8>
	#else
		mainCentre();
	#endif
	
}
80004862:	d8 0a       	popm	pc,r12=0
80004864:	80 00       	ld.sh	r0,r0[0x0]
80004866:	3f cc       	mov	r12,-4

Disassembly of section .exception:

80004a00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80004a00:	c0 08       	rjmp	80004a00 <_evba>
	...

80004a04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80004a04:	c0 08       	rjmp	80004a04 <_handle_TLB_Multiple_Hit>
	...

80004a08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80004a08:	c0 08       	rjmp	80004a08 <_handle_Bus_Error_Data_Fetch>
	...

80004a0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80004a0c:	c0 08       	rjmp	80004a0c <_handle_Bus_Error_Instruction_Fetch>
	...

80004a10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80004a10:	c0 08       	rjmp	80004a10 <_handle_NMI>
	...

80004a14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80004a14:	c0 08       	rjmp	80004a14 <_handle_Instruction_Address>
	...

80004a18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80004a18:	c0 08       	rjmp	80004a18 <_handle_ITLB_Protection>
	...

80004a1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80004a1c:	c0 08       	rjmp	80004a1c <_handle_Breakpoint>
	...

80004a20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80004a20:	c0 08       	rjmp	80004a20 <_handle_Illegal_Opcode>
	...

80004a24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80004a24:	c0 08       	rjmp	80004a24 <_handle_Unimplemented_Instruction>
	...

80004a28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80004a28:	c0 08       	rjmp	80004a28 <_handle_Privilege_Violation>
	...

80004a2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80004a2c:	c0 08       	rjmp	80004a2c <_handle_Floating_Point>
	...

80004a30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80004a30:	c0 08       	rjmp	80004a30 <_handle_Coprocessor_Absent>
	...

80004a34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80004a34:	c0 08       	rjmp	80004a34 <_handle_Data_Address_Read>
	...

80004a38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80004a38:	c0 08       	rjmp	80004a38 <_handle_Data_Address_Write>
	...

80004a3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80004a3c:	c0 08       	rjmp	80004a3c <_handle_DTLB_Protection_Read>
	...

80004a40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80004a40:	c0 08       	rjmp	80004a40 <_handle_DTLB_Protection_Write>
	...

80004a44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80004a44:	c0 08       	rjmp	80004a44 <_handle_DTLB_Modified>
	...

80004a50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80004a50:	c0 08       	rjmp	80004a50 <_handle_ITLB_Miss>
	...

80004a60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80004a60:	c0 08       	rjmp	80004a60 <_handle_DTLB_Miss_Read>
	...

80004a70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80004a70:	c0 08       	rjmp	80004a70 <_handle_DTLB_Miss_Write>
	...

80004b00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80004b00:	c0 08       	rjmp	80004b00 <_handle_Supervisor_Call>
80004b02:	d7 03       	nop

80004b04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004b04:	30 0c       	mov	r12,0
80004b06:	fe b0 ef d3 	rcall	80002aac <_get_interrupt_handler>
80004b0a:	58 0c       	cp.w	r12,0
80004b0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004b10:	d6 03       	rete

80004b12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004b12:	30 1c       	mov	r12,1
80004b14:	fe b0 ef cc 	rcall	80002aac <_get_interrupt_handler>
80004b18:	58 0c       	cp.w	r12,0
80004b1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004b1e:	d6 03       	rete

80004b20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004b20:	30 2c       	mov	r12,2
80004b22:	fe b0 ef c5 	rcall	80002aac <_get_interrupt_handler>
80004b26:	58 0c       	cp.w	r12,0
80004b28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004b2c:	d6 03       	rete

80004b2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004b2e:	30 3c       	mov	r12,3
80004b30:	fe b0 ef be 	rcall	80002aac <_get_interrupt_handler>
80004b34:	58 0c       	cp.w	r12,0
80004b36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004b3a:	d6 03       	rete
80004b3c:	d7 03       	nop
80004b3e:	d7 03       	nop
80004b40:	d7 03       	nop
80004b42:	d7 03       	nop
80004b44:	d7 03       	nop
80004b46:	d7 03       	nop
80004b48:	d7 03       	nop
80004b4a:	d7 03       	nop
80004b4c:	d7 03       	nop
80004b4e:	d7 03       	nop
80004b50:	d7 03       	nop
80004b52:	d7 03       	nop
80004b54:	d7 03       	nop
80004b56:	d7 03       	nop
80004b58:	d7 03       	nop
80004b5a:	d7 03       	nop
80004b5c:	d7 03       	nop
80004b5e:	d7 03       	nop
80004b60:	d7 03       	nop
80004b62:	d7 03       	nop
80004b64:	d7 03       	nop
80004b66:	d7 03       	nop
80004b68:	d7 03       	nop
80004b6a:	d7 03       	nop
80004b6c:	d7 03       	nop
80004b6e:	d7 03       	nop
80004b70:	d7 03       	nop
80004b72:	d7 03       	nop
80004b74:	d7 03       	nop
80004b76:	d7 03       	nop
80004b78:	d7 03       	nop
80004b7a:	d7 03       	nop
80004b7c:	d7 03       	nop
80004b7e:	d7 03       	nop
80004b80:	d7 03       	nop
80004b82:	d7 03       	nop
80004b84:	d7 03       	nop
80004b86:	d7 03       	nop
80004b88:	d7 03       	nop
80004b8a:	d7 03       	nop
80004b8c:	d7 03       	nop
80004b8e:	d7 03       	nop
80004b90:	d7 03       	nop
80004b92:	d7 03       	nop
80004b94:	d7 03       	nop
80004b96:	d7 03       	nop
80004b98:	d7 03       	nop
80004b9a:	d7 03       	nop
80004b9c:	d7 03       	nop
80004b9e:	d7 03       	nop
80004ba0:	d7 03       	nop
80004ba2:	d7 03       	nop
80004ba4:	d7 03       	nop
80004ba6:	d7 03       	nop
80004ba8:	d7 03       	nop
80004baa:	d7 03       	nop
80004bac:	d7 03       	nop
80004bae:	d7 03       	nop
80004bb0:	d7 03       	nop
80004bb2:	d7 03       	nop
80004bb4:	d7 03       	nop
80004bb6:	d7 03       	nop
80004bb8:	d7 03       	nop
80004bba:	d7 03       	nop
80004bbc:	d7 03       	nop
80004bbe:	d7 03       	nop
80004bc0:	d7 03       	nop
80004bc2:	d7 03       	nop
80004bc4:	d7 03       	nop
80004bc6:	d7 03       	nop
80004bc8:	d7 03       	nop
80004bca:	d7 03       	nop
80004bcc:	d7 03       	nop
80004bce:	d7 03       	nop
80004bd0:	d7 03       	nop
80004bd2:	d7 03       	nop
80004bd4:	d7 03       	nop
80004bd6:	d7 03       	nop
80004bd8:	d7 03       	nop
80004bda:	d7 03       	nop
80004bdc:	d7 03       	nop
80004bde:	d7 03       	nop
80004be0:	d7 03       	nop
80004be2:	d7 03       	nop
80004be4:	d7 03       	nop
80004be6:	d7 03       	nop
80004be8:	d7 03       	nop
80004bea:	d7 03       	nop
80004bec:	d7 03       	nop
80004bee:	d7 03       	nop
80004bf0:	d7 03       	nop
80004bf2:	d7 03       	nop
80004bf4:	d7 03       	nop
80004bf6:	d7 03       	nop
80004bf8:	d7 03       	nop
80004bfa:	d7 03       	nop
80004bfc:	d7 03       	nop
80004bfe:	d7 03       	nop
