Fitter report for reaction_time_test
Sun May 15 05:20:58 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. Output Pin Default Load For Reported TCO
 15. Fitter Resource Utilization by Entity
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Interconnect Usage Summary
 22. LAB Logic Elements
 23. LAB-wide Signals
 24. LAB Signals Sourced
 25. LAB Signals Sourced Out
 26. LAB Distinct Inputs
 27. Fitter Device Options
 28. Estimated Delay Added for Hold Timing
 29. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------+
; Fitter Summary                                                  ;
+-----------------------+-----------------------------------------+
; Fitter Status         ; Successful - Sun May 15 05:20:58 2022   ;
; Quartus II Version    ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name         ; reaction_time_test                      ;
; Top-level Entity Name ; top_control                             ;
; Family                ; Cyclone                                 ;
; Device                ; EP1C3T144C8                             ;
; Timing Models         ; Final                                   ;
; Total logic elements  ; 725 / 2,910 ( 25 % )                    ;
; Total pins            ; 17 / 104 ( 16 % )                       ;
; Total virtual pins    ; 0                                       ;
; Total memory bits     ; 0 / 59,904 ( 0 % )                      ;
; Total PLLs            ; 0 / 1 ( 0 % )                           ;
+-----------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP1C3T144C8                    ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Device I/O Standard                                                ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; Slow Slew Rate                                                     ; Off                            ; Off                            ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+-------------------------+--------------------+
; Type                    ; Value              ;
+-------------------------+--------------------+
; Placement               ;                    ;
;     -- Requested        ; 0 / 745 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 745 ( 0.00 % ) ;
;                         ;                    ;
; Routing (by Connection) ;                    ;
;     -- Requested        ; 0 / 0 ( 0.00 % )   ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )   ;
+-------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 745     ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in G:/reaction_time_test/par/reaction_time_test.pin.


+----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                              ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Total logic elements                        ; 725 / 2,910 ( 25 % )         ;
;     -- Combinational with no register       ; 632                          ;
;     -- Register only                        ; 1                            ;
;     -- Combinational with a register        ; 92                           ;
;                                             ;                              ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 144                          ;
;     -- 3 input functions                    ; 141                          ;
;     -- 2 input functions                    ; 293                          ;
;     -- 1 input functions                    ; 145                          ;
;     -- 0 input functions                    ; 1                            ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 432                          ;
;     -- arithmetic mode                      ; 293                          ;
;     -- qfbk mode                            ; 3                            ;
;     -- register cascade mode                ; 0                            ;
;     -- synchronous clear/load mode          ; 58                           ;
;     -- asynchronous clear/load mode         ; 32                           ;
;                                             ;                              ;
; Total registers                             ; 93 / 3,210 ( 3 % )           ;
; Total LABs                                  ; 90 / 291 ( 31 % )            ;
; Logic elements in carry chains              ; 371                          ;
; User inserted logic elements                ; 0                            ;
; Virtual pins                                ; 0                            ;
; I/O pins                                    ; 17 / 104 ( 16 % )            ;
;     -- Clock pins                           ; 1 / 2 ( 50 % )               ;
; Global signals                              ; 3                            ;
; M4Ks                                        ; 0 / 13 ( 0 % )               ;
; Total memory bits                           ; 0 / 59,904 ( 0 % )           ;
; Total RAM block bits                        ; 0 / 59,904 ( 0 % )           ;
; PLLs                                        ; 0 / 1 ( 0 % )                ;
; Global clocks                               ; 3 / 8 ( 38 % )               ;
; JTAGs                                       ; 0 / 1 ( 0 % )                ;
; ASMI Blocks                                 ; 0 / 1 ( 0 % )                ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                ;
; Average interconnect usage (total/H/V)      ; 5% / 4% / 6%                 ;
; Peak interconnect usage (total/H/V)         ; 8% / 7% / 9%                 ;
; Maximum fan-out node                        ; clk                          ;
; Maximum fan-out                             ; 89                           ;
; Highest non-global fan-out signal           ; delay:inst_delay|LessThan0~9 ;
; Highest non-global fan-out                  ; 30                           ;
; Total fan-out                               ; 2042                         ;
; Average fan-out                             ; 2.74                         ;
+---------------------------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk      ; 16    ; 1        ; 0            ; 8            ; 2           ; 89                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; response ; 56    ; 4        ; 16           ; 0            ; 1           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; start    ; 55    ; 4        ; 16           ; 0            ; 2           ; 35                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                    ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load  ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+
; acom        ; 98    ; 3        ; 27           ; 9            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; de[0]       ; 41    ; 4        ; 6            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; de[1]       ; 42    ; 4        ; 6            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; earlyLed    ; 1     ; 1        ; 0            ; 13           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; overflowLed ; 2     ; 1        ; 0            ; 13           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; readyLed    ; 3     ; 1        ; 0            ; 12           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; seg[0]      ; 39    ; 4        ; 4            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; seg[1]      ; 38    ; 4        ; 2            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; seg[2]      ; 37    ; 4        ; 2            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; seg[3]      ; 36    ; 1        ; 0            ; 1            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; seg[4]      ; 35    ; 1        ; 0            ; 1            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; seg[5]      ; 34    ; 1        ; 0            ; 2            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; seg[6]      ; 33    ; 1        ; 0            ; 2            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
; testLed     ; 28    ; 1        ; 0            ; 4            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 10 pF ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 22 ( 50 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 28 ( 0 % )   ; 3.3V          ; --           ;
; 3        ; 1 / 26 ( 4 % )   ; 3.3V          ; --           ;
; 4        ; 7 / 28 ( 25 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; earlyLed                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; overflowLed                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; readyLed                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ; 3          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 5        ; 4          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 6        ; 5          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 7        ; 6          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 9        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 7          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 11       ; 8          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 12       ; 9          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 10         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 11         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 16       ; 12         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 17       ; 13         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 18       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GNDG_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 14         ; 1        ; ^nCEO                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 15         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 16         ; 1        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 17         ; 1        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 24       ; 18         ; 1        ; ^DCLK                                    ; bidir  ;              ;         ; --         ;                 ; --       ; --           ;
; 25       ; 19         ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 26       ; 20         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 27       ; 21         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 22         ; 1        ; testLed                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 31       ; 23         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 24         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ; 25         ; 1        ; seg[6]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 26         ; 1        ; seg[5]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ; 27         ; 1        ; seg[4]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 36       ; 28         ; 1        ; seg[3]                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 37       ; 29         ; 4        ; seg[2]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 38       ; 30         ; 4        ; seg[1]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 31         ; 4        ; seg[0]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ; 32         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 33         ; 4        ; de[0]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 42       ; 34         ; 4        ; de[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 44       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 45       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 46       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 47       ; 35         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 36         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ; 37         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 50       ; 38         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 51       ; 39         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 52       ; 40         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 53       ; 41         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 54       ; 42         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 55       ; 43         ; 4        ; start                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ; 44         ; 4        ; response                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; 57       ; 45         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 46         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 59       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 60       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 61       ; 49         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 62       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 63       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 65       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 51         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ; 52         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 69       ; 53         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 54         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 55         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 72       ; 56         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 73       ; 57         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 74       ; 58         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 59         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 60         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 77       ; 61         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 78       ; 62         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 79       ; 63         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 80       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 81       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ; 64         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 83       ; 65         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 84       ; 66         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 85       ; 67         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 86       ; 68         ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 87       ; 69         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 88       ; 70         ; 3        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 89       ; 71         ; 3        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 90       ; 72         ; 3        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 91       ; 73         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 92       ; 74         ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 93       ; 75         ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 94       ; 76         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ; 77         ; 3        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 78         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 97       ; 79         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 98       ; 80         ; 3        ; acom                                     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 81         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 82         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 83         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 84         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 105      ; 85         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 106      ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 107      ; 87         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 108      ; 88         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 109      ; 89         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 110      ; 90         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 111      ; 91         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 112      ; 92         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 93         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 94         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 116      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 95         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 96         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 97         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ; 98         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ; 99         ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 124      ; 100        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 125      ; 101        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 126      ; 102        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 127      ; 103        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 128      ; 104        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 129      ; 105        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 130      ; 106        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 131      ; 107        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 132      ; 108        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 133      ; 109        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 134      ; 110        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 135      ;            ;          ; VCCINT                                   ; power  ;              ; 1.5V    ; --         ;                 ; --       ; --           ;
; 136      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 137      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 138      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 139      ; 111        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 140      ; 112        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 141      ; 113        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 142      ; 114        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 143      ; 115        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 116        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                         ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; 3.3-V LVTTL         ; 10 pF ; Not Available                      ;
; 3.3-V LVCMOS        ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 10 pF ; (See SSTL-2)                       ;
; LVDS                ; 4 pF  ; 100 Ohm (Differential)             ;
; RSDS                ; 10 pF ; 100 Ohm (Differential)             ;
+---------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; LC Registers ; Memory Bits ; M4Ks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                      ; Library Name ;
+------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_control                                   ; 725 (14)    ; 93           ; 0           ; 0    ; 17   ; 0            ; 632 (14)     ; 1 (0)             ; 92 (0)           ; 371 (14)        ; 3 (0)      ; |top_control                                                                                                                                             ; work         ;
;    |count:inst_count|                          ; 34 (34)     ; 25           ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 25 (25)          ; 23 (23)         ; 0 (0)      ; |top_control|count:inst_count                                                                                                                            ; work         ;
;    |delay:inst_delay|                          ; 50 (42)     ; 39           ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 1 (0)             ; 38 (31)          ; 24 (24)         ; 3 (3)      ; |top_control|delay:inst_delay                                                                                                                            ; work         ;
;       |random:inst_random|                     ; 8 (8)       ; 8            ; 0           ; 0    ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0 (0)           ; 0 (0)      ; |top_control|delay:inst_delay|random:inst_random                                                                                                         ; work         ;
;    |display:inst_display|                      ; 627 (43)    ; 29           ; 0           ; 0    ; 0    ; 0            ; 598 (14)     ; 0 (0)             ; 29 (29)          ; 310 (20)        ; 0 (0)      ; |top_control|display:inst_display                                                                                                                        ; work         ;
;       |bcd_to_segment:inst_bcd_to_segment_100| ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |top_control|display:inst_display|bcd_to_segment:inst_bcd_to_segment_100                                                                                 ; work         ;
;       |bcd_to_segment:inst_bcd_to_segment_10|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |top_control|display:inst_display|bcd_to_segment:inst_bcd_to_segment_10                                                                                  ; work         ;
;       |bcd_to_segment:inst_bcd_to_segment_1|   ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |top_control|display:inst_display|bcd_to_segment:inst_bcd_to_segment_1                                                                                   ; work         ;
;       |lpm_divide:Div0|                        ; 110 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_98m:auto_generated|       ; 110 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_5nh:divider|      ; 110 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider                                              ; work         ;
;                |alt_u_div_qte:divider|         ; 110 (58)    ; 0            ; 0           ; 0    ; 0    ; 0            ; 110 (58)     ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider                        ; work         ;
;                   |add_sub_jec:add_sub_9|      ; 10 (10)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9  ; work         ;
;                   |add_sub_kec:add_sub_10|     ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10 ; work         ;
;                   |add_sub_kec:add_sub_11|     ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11 ; work         ;
;                   |add_sub_kec:add_sub_12|     ; 11 (11)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12 ; work         ;
;                   |add_sub_kec:add_sub_13|     ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13 ; work         ;
;       |lpm_divide:Div1|                        ; 141 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 141 (0)      ; 0 (0)             ; 0 (0)            ; 69 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_v6m:auto_generated|       ; 141 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 141 (0)      ; 0 (0)             ; 0 (0)            ; 69 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_rlh:divider|      ; 141 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 141 (0)      ; 0 (0)             ; 0 (0)            ; 69 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider                                              ; work         ;
;                |alt_u_div_6re:divider|         ; 141 (72)    ; 0            ; 0           ; 0    ; 0    ; 0            ; 141 (72)     ; 0 (0)             ; 0 (0)            ; 69 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider                        ; work         ;
;                   |add_sub_9dc:add_sub_6|      ; 8 (8)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_9dc:add_sub_6  ; work         ;
;                   |add_sub_adc:add_sub_10|     ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_10 ; work         ;
;                   |add_sub_adc:add_sub_11|     ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_11 ; work         ;
;                   |add_sub_adc:add_sub_12|     ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_12 ; work         ;
;                   |add_sub_adc:add_sub_13|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_13 ; work         ;
;                   |add_sub_adc:add_sub_7|      ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_7  ; work         ;
;                   |add_sub_adc:add_sub_8|      ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_8  ; work         ;
;                   |add_sub_adc:add_sub_9|      ; 9 (9)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_9  ; work         ;
;       |lpm_divide:Div2|                        ; 136 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 136 (0)      ; 0 (0)             ; 0 (0)            ; 74 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2                                                                                                        ; work         ;
;          |lpm_divide_s6m:auto_generated|       ; 136 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 136 (0)      ; 0 (0)             ; 0 (0)            ; 74 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_olh:divider|      ; 136 (0)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 136 (0)      ; 0 (0)             ; 0 (0)            ; 74 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider                                              ; work         ;
;                |alt_u_div_0re:divider|         ; 136 (62)    ; 0            ; 0           ; 0    ; 0    ; 0            ; 136 (62)     ; 0 (0)             ; 0 (0)            ; 74 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider                        ; work         ;
;                   |add_sub_6dc:add_sub_3|      ; 6 (6)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3  ; work         ;
;                   |add_sub_7dc:add_sub_10|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10 ; work         ;
;                   |add_sub_7dc:add_sub_11|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11 ; work         ;
;                   |add_sub_7dc:add_sub_12|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12 ; work         ;
;                   |add_sub_7dc:add_sub_13|     ; 5 (5)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13 ; work         ;
;                   |add_sub_7dc:add_sub_4|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4  ; work         ;
;                   |add_sub_7dc:add_sub_5|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5  ; work         ;
;                   |add_sub_7dc:add_sub_6|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_6  ; work         ;
;                   |add_sub_7dc:add_sub_7|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7  ; work         ;
;                   |add_sub_7dc:add_sub_8|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8  ; work         ;
;                   |add_sub_7dc:add_sub_9|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9  ; work         ;
;       |lpm_divide:Mod0|                        ; 19 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0                                                                                                        ; work         ;
;          |lpm_divide_vul:auto_generated|       ; 19 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_olh:divider|      ; 19 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider                                              ; work         ;
;                |alt_u_div_0re:divider|         ; 19 (9)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 19 (9)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider                        ; work         ;
;                   |add_sub_7dc:add_sub_12|     ; 3 (3)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12 ; work         ;
;                   |add_sub_7dc:add_sub_13|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13 ; work         ;
;       |lpm_divide:Mod1|                        ; 60 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1                                                                                                        ; work         ;
;          |lpm_divide_vul:auto_generated|       ; 60 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_olh:divider|      ; 60 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider                                              ; work         ;
;                |alt_u_div_0re:divider|         ; 60 (27)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 60 (27)      ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider                        ; work         ;
;                   |add_sub_7dc:add_sub_10|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10 ; work         ;
;                   |add_sub_7dc:add_sub_11|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11 ; work         ;
;                   |add_sub_7dc:add_sub_12|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12 ; work         ;
;                   |add_sub_7dc:add_sub_13|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13 ; work         ;
;                   |add_sub_7dc:add_sub_9|      ; 5 (5)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9  ; work         ;
;       |lpm_divide:Mod2|                        ; 97 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2                                                                                                        ; work         ;
;          |lpm_divide_vul:auto_generated|       ; 97 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_olh:divider|      ; 97 (0)      ; 0            ; 0           ; 0    ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider                                              ; work         ;
;                |alt_u_div_0re:divider|         ; 97 (45)     ; 0            ; 0           ; 0    ; 0    ; 0            ; 97 (45)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider                        ; work         ;
;                   |add_sub_7dc:add_sub_10|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10 ; work         ;
;                   |add_sub_7dc:add_sub_11|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11 ; work         ;
;                   |add_sub_7dc:add_sub_12|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12 ; work         ;
;                   |add_sub_7dc:add_sub_13|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13 ; work         ;
;                   |add_sub_7dc:add_sub_6|      ; 3 (3)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_6  ; work         ;
;                   |add_sub_7dc:add_sub_7|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7  ; work         ;
;                   |add_sub_7dc:add_sub_8|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8  ; work         ;
;                   |add_sub_7dc:add_sub_9|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9  ; work         ;
+------------------------------------------------+-------------+--------------+-------------+------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; testLed     ; Output   ; --            ; --            ; --                    ; --  ;
; readyLed    ; Output   ; --            ; --            ; --                    ; --  ;
; earlyLed    ; Output   ; --            ; --            ; --                    ; --  ;
; overflowLed ; Output   ; --            ; --            ; --                    ; --  ;
; acom        ; Output   ; --            ; --            ; --                    ; --  ;
; seg[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; seg[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; seg[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; seg[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; seg[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; seg[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; seg[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; de[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; de[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; response    ; Input    ; ON            ; ON            ; --                    ; --  ;
; clk         ; Input    ; OFF           ; OFF           ; --                    ; --  ;
; start       ; Input    ; OFF           ; ON            ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+-------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                      ;
+-------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                   ; Pad To Core Index ; Setting ;
+-------------------------------------------------------+-------------------+---------+
; response                                              ;                   ;         ;
;      - delay:inst_delay|early                         ; 0                 ; ON      ;
;      - count:inst_count|overflow                      ; 0                 ; ON      ;
;      - delay:inst_delay|random:inst_random|randNum[2] ; 0                 ; ON      ;
;      - count:inst_count|rectTime[13]~40               ; 0                 ; ON      ;
; clk                                                   ;                   ;         ;
; start                                                 ;                   ;         ;
;      - delay:inst_delay|random                        ; 0                 ; OFF     ;
;      - delay:inst_delay|early                         ; 0                 ; OFF     ;
;      - delay:inst_delay|ready                         ; 0                 ; OFF     ;
;      - delay:inst_delay|cnt[3]                        ; 0                 ; OFF     ;
;      - delay:inst_delay|cnt[2]                        ; 0                 ; OFF     ;
;      - delay:inst_delay|cnt[1]                        ; 0                 ; OFF     ;
;      - delay:inst_delay|cnt[0]                        ; 0                 ; OFF     ;
;      - delay:inst_delay|random:inst_random|randNum[1] ; 0                 ; OFF     ;
;      - delay:inst_delay|counter[0]                    ; 1                 ; ON      ;
;      - delay:inst_delay|counter[1]                    ; 1                 ; ON      ;
;      - delay:inst_delay|counter[2]                    ; 1                 ; ON      ;
;      - delay:inst_delay|counter[3]                    ; 1                 ; ON      ;
;      - delay:inst_delay|counter[4]                    ; 1                 ; ON      ;
;      - delay:inst_delay|counter[5]                    ; 1                 ; ON      ;
;      - delay:inst_delay|counter[6]                    ; 1                 ; ON      ;
;      - delay:inst_delay|counter[7]                    ; 1                 ; ON      ;
;      - delay:inst_delay|counter[8]                    ; 1                 ; ON      ;
;      - delay:inst_delay|counter[9]                    ; 1                 ; ON      ;
;      - delay:inst_delay|counter[10]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[11]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[12]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[13]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[14]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[15]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[16]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[17]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[18]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[19]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[20]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[21]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[22]                   ; 1                 ; ON      ;
;      - delay:inst_delay|counter[23]                   ; 1                 ; ON      ;
;      - delay:inst_delay|random:inst_random|randNum[3] ; 0                 ; OFF     ;
;      - delay:inst_delay|random:inst_random|randNum[2] ; 0                 ; OFF     ;
;      - delay:inst_delay|random:inst_random|randNum[0] ; 0                 ; OFF     ;
+-------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                  ;
+----------------------------------+--------------+---------+-----------------------------------+--------+----------------------+------------------+
; Name                             ; Location     ; Fan-Out ; Usage                             ; Global ; Global Resource Used ; Global Line Name ;
+----------------------------------+--------------+---------+-----------------------------------+--------+----------------------+------------------+
; clk                              ; PIN_16       ; 89      ; Clock                             ; yes    ; Global Clock         ; GCLK2            ;
; count:inst_count|LessThan0~2     ; LC_X21_Y1_N9 ; 12      ; Sync. clear                       ; no     ; --                   ; --               ;
; count:inst_count|rectTime[13]~40 ; LC_X21_Y1_N8 ; 14      ; Clock enable                      ; no     ; --                   ; --               ;
; delay:inst_delay|LessThan0~9     ; LC_X16_Y4_N2 ; 30      ; Sync. clear                       ; no     ; --                   ; --               ;
; delay:inst_delay|random          ; LC_X15_Y4_N8 ; 28      ; Async. clear                      ; yes    ; Global Clock         ; GCLK3            ;
; display:inst_display|LessThan0~6 ; LC_X12_Y1_N5 ; 22      ; Clock enable, Sync. clear         ; no     ; --                   ; --               ;
; start                            ; PIN_55       ; 35      ; Async. clear, Clock, Clock enable ; yes    ; Global Clock         ; GCLK1            ;
+----------------------------------+--------------+---------+-----------------------------------+--------+----------------------+------------------+


+--------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                ;
+-------------------------+--------------+---------+----------------------+------------------+
; Name                    ; Location     ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------------------------+--------------+---------+----------------------+------------------+
; clk                     ; PIN_16       ; 89      ; Global Clock         ; GCLK2            ;
; delay:inst_delay|random ; LC_X15_Y4_N8 ; 28      ; Global Clock         ; GCLK3            ;
; start                   ; PIN_55       ; 35      ; Global Clock         ; GCLK1            ;
+-------------------------+--------------+---------+----------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                            ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; delay:inst_delay|LessThan0~9                                                                                                                                    ; 30      ;
; display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11|add_sub_cella[4]~46 ; 24      ;
; display:inst_display|LessThan0~6                                                                                                                                ; 22      ;
; display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9|add_sub_cella[4]~41  ; 22      ;
; display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10|add_sub_cella[4]~46 ; 22      ;
; display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12|add_sub_cella[4]~46 ; 18      ;
; display:inst_display|de[0]                                                                                                                                      ; 17      ;
; display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_7|add_sub_cella[3]~34  ; 17      ;
; display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_9|add_sub_cella[3]~34  ; 17      ;
; display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_8|add_sub_cella[3]~34  ; 17      ;
; display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_10|add_sub_cella[3]~34 ; 17      ;
; display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_9dc:add_sub_6|add_sub_cella[3]~29  ; 16      ;
; display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_11|add_sub_cella[3]~34 ; 16      ;
; count:inst_count|rectTime[13]~40                                                                                                                                ; 14      ;
; display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_12|add_sub_cella[3]~34 ; 14      ;
; count:inst_count|LessThan0~2                                                                                                                                    ; 12      ;
; display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~22  ; 12      ;
; display:inst_display|de[1]                                                                                                                                      ; 11      ;
; display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~22  ; 11      ;
; display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~22  ; 11      ;
; display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~22  ; 11      ;
; display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8|add_sub_cella[2]~22  ; 11      ;
; display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9|add_sub_cella[2]~22  ; 11      ;
; display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~22 ; 11      ;
; display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~17  ; 10      ;
; display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11|add_sub_cella[2]~22 ; 10      ;
; display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12|add_sub_cella[2]~22 ; 10      ;
; Add0~57                                                                                                                                                         ; 9       ;
; Add0~55                                                                                                                                                         ; 9       ;
; Add0~51                                                                                                                                                         ; 9       ;
; Add0~49                                                                                                                                                         ; 9       ;
; Add0~47                                                                                                                                                         ; 9       ;
; Add0~45                                                                                                                                                         ; 9       ;
; Add0~43                                                                                                                                                         ; 9       ;
; Add0~41                                                                                                                                                         ; 9       ;
; display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_6|add_sub_cella[3]~11  ; 8       ;
; display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9|add_sub_cella[3]~23  ; 8       ;
; display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~22  ; 8       ;
; display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~22 ; 8       ;
; display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8|add_sub_cella[2]~22  ; 8       ;
; display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9|add_sub_cella[2]~22  ; 8       ;
; display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~22 ; 8       ;
; Add0~39                                                                                                                                                         ; 8       ;
; display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11|add_sub_cella[2]~22 ; 8       ;
; display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11|add_sub_cella[2]~22 ; 8       ;
; display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12|add_sub_cella[3]~11 ; 7       ;
; display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[68]~143                           ; 7       ;
; display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[67]~141                           ; 7       ;
; display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[66]~140                           ; 7       ;
; display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[68]~142                           ; 7       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------+
; Interconnect Usage Summary                        ;
+----------------------------+----------------------+
; Interconnect Resource Type ; Usage                ;
+----------------------------+----------------------+
; C4s                        ; 436 / 8,840 ( 5 % )  ;
; Direct links               ; 183 / 11,506 ( 2 % ) ;
; Global clocks              ; 3 / 8 ( 38 % )       ;
; LAB clocks                 ; 13 / 156 ( 8 % )     ;
; LUT chains                 ; 31 / 2,619 ( 1 % )   ;
; Local interconnects        ; 800 / 11,506 ( 7 % ) ;
; M4K buffers                ; 0 / 468 ( 0 % )      ;
; R4s                        ; 348 / 7,520 ( 5 % )  ;
+----------------------------+----------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 8.06) ; Number of LABs  (Total = 90) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 3                            ;
; 2                                          ; 10                           ;
; 3                                          ; 2                            ;
; 4                                          ; 4                            ;
; 5                                          ; 2                            ;
; 6                                          ; 4                            ;
; 7                                          ; 1                            ;
; 8                                          ; 0                            ;
; 9                                          ; 1                            ;
; 10                                         ; 63                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.38) ; Number of LABs  (Total = 90) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 7                            ;
; 1 Clock                            ; 17                           ;
; 1 Clock enable                     ; 5                            ;
; 1 Sync. clear                      ; 5                            ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 7.14) ; Number of LABs  (Total = 90) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 3                            ;
; 2                                           ; 11                           ;
; 3                                           ; 2                            ;
; 4                                           ; 5                            ;
; 5                                           ; 2                            ;
; 6                                           ; 5                            ;
; 7                                           ; 1                            ;
; 8                                           ; 30                           ;
; 9                                           ; 5                            ;
; 10                                          ; 26                           ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 5.43) ; Number of LABs  (Total = 90) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 6                            ;
; 2                                               ; 16                           ;
; 3                                               ; 4                            ;
; 4                                               ; 12                           ;
; 5                                               ; 8                            ;
; 6                                               ; 11                           ;
; 7                                               ; 9                            ;
; 8                                               ; 5                            ;
; 9                                               ; 8                            ;
; 10                                              ; 11                           ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 8.06) ; Number of LABs  (Total = 90) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 9                            ;
; 2                                           ; 3                            ;
; 3                                           ; 6                            ;
; 4                                           ; 9                            ;
; 5                                           ; 3                            ;
; 6                                           ; 2                            ;
; 7                                           ; 10                           ;
; 8                                           ; 5                            ;
; 9                                           ; 5                            ;
; 10                                          ; 11                           ;
; 11                                          ; 4                            ;
; 12                                          ; 10                           ;
; 13                                          ; 3                            ;
; 14                                          ; 1                            ;
; 15                                          ; 4                            ;
; 16                                          ; 1                            ;
; 17                                          ; 3                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun May 15 05:20:53 2022
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off reaction_time_test -c reaction_time_test
Info: Selected device EP1C3T144C8 for design "reaction_time_test"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is not available with your current license
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP1C3T144A8 is compatible
    Info: Device EP1C6T144C8 is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~nCSO~ is reserved at location 12
    Info: Pin ~ASDO~ is reserved at location 25
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Info: Completed User Assigned Global Signals Promotion Operation
Info: DQS I/O pins require 0 global routing resources
Info: Automatically promoted signal "clk" to use Global clock in PIN 16
Info: Automatically promoted some destinations of signal "start" to use Global clock
    Info: Destination "delay:inst_delay|counter[0]" may be non-global or may not use global clock
    Info: Destination "delay:inst_delay|counter[1]" may be non-global or may not use global clock
    Info: Destination "delay:inst_delay|counter[2]" may be non-global or may not use global clock
    Info: Destination "delay:inst_delay|counter[3]" may be non-global or may not use global clock
    Info: Destination "delay:inst_delay|counter[4]" may be non-global or may not use global clock
    Info: Destination "delay:inst_delay|counter[5]" may be non-global or may not use global clock
    Info: Destination "delay:inst_delay|counter[6]" may be non-global or may not use global clock
    Info: Destination "delay:inst_delay|counter[7]" may be non-global or may not use global clock
    Info: Destination "delay:inst_delay|counter[8]" may be non-global or may not use global clock
    Info: Destination "delay:inst_delay|counter[9]" may be non-global or may not use global clock
    Info: Limited to 10 non-global destinations
Info: Pin "start" drives global clock, but is not placed in a dedicated clock pin position
Info: Automatically promoted some destinations of signal "delay:inst_delay|random" to use Global clock
    Info: Destination "delay:inst_delay|random" may be non-global or may not use global clock
    Info: Destination "delay:inst_delay|early" may be non-global or may not use global clock
    Info: Destination "testLed" may be non-global or may not use global clock
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density
Info: Finished moving registers into I/O cells, LUTs, and RAM blocks
Info: Finished register packing
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Slack time is -42.829 ns between source register "count:inst_count|rectTime[2]" and destination register "display:inst_display|seg[4]"
    Info: + Largest register to register requirement is 0.739 ns
    Info:   Shortest clock path from clock "clk" to destination register is 2.753 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 89; CLK Node = 'clk'
        Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'display:inst_display|seg[4]'
        Info: Total cell delay = 2.180 ns ( 79.19 % )
        Info: Total interconnect delay = 0.573 ns ( 20.81 % )
    Info:   Longest clock path from clock "clk" to destination register is 2.753 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 89; CLK Node = 'clk'
        Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'display:inst_display|seg[4]'
        Info: Total cell delay = 2.180 ns ( 79.19 % )
        Info: Total interconnect delay = 0.573 ns ( 20.81 % )
    Info:   Shortest clock path from clock "clk" to source register is 2.753 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 89; CLK Node = 'clk'
        Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'count:inst_count|rectTime[2]'
        Info: Total cell delay = 2.180 ns ( 79.19 % )
        Info: Total interconnect delay = 0.573 ns ( 20.81 % )
    Info:   Longest clock path from clock "clk" to source register is 2.753 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 89; CLK Node = 'clk'
        Info: 2: + IC(0.573 ns) + CELL(0.711 ns) = 2.753 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'count:inst_count|rectTime[2]'
        Info: Total cell delay = 2.180 ns ( 79.19 % )
        Info: Total interconnect delay = 0.573 ns ( 20.81 % )
    Info:   Micro clock to output delay of source is 0.224 ns
    Info:   Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 43.568 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'count:inst_count|rectTime[2]'
        Info: 2: + IC(0.699 ns) + CELL(0.575 ns) = 1.274 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~62COUT1_81'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.354 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~60COUT1_83'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.434 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~40COUT1_85'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.514 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'Add0~42COUT1_87'
        Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 1.772 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'Add0~44'
        Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 2.451 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'Add0~49'
        Info: 8: + IC(1.984 ns) + CELL(0.575 ns) = 5.010 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1_40'
        Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 5.618 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~27'
        Info: 10: + IC(0.385 ns) + CELL(0.575 ns) = 6.578 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~24COUT1_34'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.658 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~20COUT1_36'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.738 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~22COUT1_38'
        Info: 13: + IC(0.000 ns) + CELL(0.608 ns) = 7.346 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~17'
        Info: 14: + IC(0.064 ns) + CELL(0.590 ns) = 8.000 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[16]~108'
        Info: 15: + IC(0.771 ns) + CELL(0.432 ns) = 9.203 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~27COUT1_44'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.283 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~29COUT1_46'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.363 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~25COUT1_48'
        Info: 18: + IC(0.000 ns) + CELL(0.608 ns) = 9.971 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~22'
        Info: 19: + IC(0.303 ns) + CELL(0.590 ns) = 10.864 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[21]~98'
        Info: 20: + IC(0.533 ns) + CELL(0.432 ns) = 11.829 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~25COUT1_44'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 11.909 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~31COUT1_46'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 11.989 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~27COUT1_48'
        Info: 23: + IC(0.000 ns) + CELL(0.608 ns) = 12.597 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~22'
        Info: 24: + IC(1.263 ns) + CELL(0.114 ns) = 13.974 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[28]~156'
        Info: 25: + IC(0.623 ns) + CELL(0.575 ns) = 15.172 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~29COUT1_48'
        Info: 26: + IC(0.000 ns) + CELL(0.608 ns) = 15.780 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~22'
        Info: 27: + IC(1.113 ns) + CELL(0.575 ns) = 17.468 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[1]~COUTCOUT1_50'
        Info: 28: + IC(0.000 ns) + CELL(0.608 ns) = 18.076 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~34'
        Info: 29: + IC(0.385 ns) + CELL(0.575 ns) = 19.036 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~31COUT1_42'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 19.116 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~25COUT1_44'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 19.196 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~27COUT1_46'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 19.276 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~29COUT1_48'
        Info: 33: + IC(0.000 ns) + CELL(0.608 ns) = 19.884 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~22'
        Info: 34: + IC(1.250 ns) + CELL(0.114 ns) = 21.248 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[36]~63'
        Info: 35: + IC(1.095 ns) + CELL(0.575 ns) = 22.918 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8|add_sub_cella[2]~27COUT1_44'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 22.998 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8|add_sub_cella[2]~29COUT1_46'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 23.078 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8|add_sub_cella[2]~25COUT1_48'
        Info: 38: + IC(0.000 ns) + CELL(0.608 ns) = 23.686 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8|add_sub_cella[2]~22'
        Info: 39: + IC(1.250 ns) + CELL(0.114 ns) = 25.050 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[42]~150'
        Info: 40: + IC(0.623 ns) + CELL(0.575 ns) = 26.248 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9|add_sub_cella[2]~31COUT1_46'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 26.328 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9|add_sub_cella[2]~27COUT1_48'
        Info: 42: + IC(0.000 ns) + CELL(0.608 ns) = 26.936 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9|add_sub_cella[2]~22'
        Info: 43: + IC(0.064 ns) + CELL(0.590 ns) = 27.590 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[46]~48'
        Info: 44: + IC(1.152 ns) + CELL(0.432 ns) = 29.174 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~25COUT1_44'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 29.254 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~27COUT1_46'
        Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 29.334 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~29COUT1_48'
        Info: 47: + IC(0.000 ns) + CELL(0.608 ns) = 29.942 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~22'
        Info: 48: + IC(1.263 ns) + CELL(0.114 ns) = 31.319 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[52]~146'
        Info: 49: + IC(1.004 ns) + CELL(0.575 ns) = 32.898 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11|add_sub_cella[2]~29COUT1_46'
        Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 32.978 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11|add_sub_cella[2]~25COUT1_48'
        Info: 51: + IC(0.000 ns) + CELL(0.608 ns) = 33.586 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11|add_sub_cella[2]~22'
        Info: 52: + IC(1.159 ns) + CELL(0.114 ns) = 34.859 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[57]~144'
        Info: 53: + IC(0.623 ns) + CELL(0.575 ns) = 36.057 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12|add_sub_cella[2]~31COUT1_46'
        Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 36.137 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12|add_sub_cella[2]~27COUT1_48'
        Info: 55: + IC(0.000 ns) + CELL(0.608 ns) = 36.745 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12|add_sub_cella[2]~22'
        Info: 56: + IC(0.303 ns) + CELL(0.590 ns) = 37.638 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[63]~16'
        Info: 57: + IC(1.261 ns) + CELL(0.432 ns) = 39.331 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13|add_sub_cella[2]~29COUT1_48'
        Info: 58: + IC(0.000 ns) + CELL(0.608 ns) = 39.939 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13|add_sub_cella[2]~22'
        Info: 59: + IC(0.601 ns) + CELL(0.292 ns) = 40.832 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[66]~140'
        Info: 60: + IC(0.838 ns) + CELL(0.442 ns) = 42.112 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|bcd_to_segment:inst_bcd_to_segment_1|WideOr2~0'
        Info: 61: + IC(0.212 ns) + CELL(0.442 ns) = 42.766 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'display:inst_display|Mux2~0'
        Info: 62: + IC(0.064 ns) + CELL(0.738 ns) = 43.568 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'display:inst_display|seg[4]'
        Info: Total cell delay = 22.683 ns ( 52.06 % )
        Info: Total interconnect delay = 20.885 ns ( 47.94 % )
Info: Estimated most critical path is register to register delay of 43.568 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y2; Fanout = 7; REG Node = 'count:inst_count|rectTime[2]'
    Info: 2: + IC(0.699 ns) + CELL(0.575 ns) = 1.274 ns; Loc. = LAB_X20_Y2; Fanout = 2; COMB Node = 'Add0~62COUT1_81'
    Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.354 ns; Loc. = LAB_X20_Y2; Fanout = 2; COMB Node = 'Add0~60COUT1_83'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.434 ns; Loc. = LAB_X20_Y2; Fanout = 2; COMB Node = 'Add0~40COUT1_85'
    Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.514 ns; Loc. = LAB_X20_Y2; Fanout = 2; COMB Node = 'Add0~42COUT1_87'
    Info: 6: + IC(0.000 ns) + CELL(0.258 ns) = 1.772 ns; Loc. = LAB_X20_Y2; Fanout = 6; COMB Node = 'Add0~44'
    Info: 7: + IC(0.000 ns) + CELL(0.679 ns) = 2.451 ns; Loc. = LAB_X20_Y1; Fanout = 14; COMB Node = 'Add0~49'
    Info: 8: + IC(1.984 ns) + CELL(0.575 ns) = 5.010 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[1]~COUTCOUT1_40'
    Info: 9: + IC(0.000 ns) + CELL(0.608 ns) = 5.618 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~27'
    Info: 10: + IC(0.385 ns) + CELL(0.575 ns) = 6.578 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~24COUT1_34'
    Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 6.658 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~20COUT1_36'
    Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 6.738 ns; Loc. = LAB_X19_Y10; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~22COUT1_38'
    Info: 13: + IC(0.000 ns) + CELL(0.608 ns) = 7.346 ns; Loc. = LAB_X19_Y10; Fanout = 12; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3|add_sub_cella[2]~17'
    Info: 14: + IC(0.064 ns) + CELL(0.590 ns) = 8.000 ns; Loc. = LAB_X19_Y10; Fanout = 3; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[16]~108'
    Info: 15: + IC(0.771 ns) + CELL(0.432 ns) = 9.203 ns; Loc. = LAB_X20_Y10; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~27COUT1_44'
    Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.283 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~29COUT1_46'
    Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.363 ns; Loc. = LAB_X20_Y10; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~25COUT1_48'
    Info: 18: + IC(0.000 ns) + CELL(0.608 ns) = 9.971 ns; Loc. = LAB_X20_Y10; Fanout = 13; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4|add_sub_cella[2]~22'
    Info: 19: + IC(0.303 ns) + CELL(0.590 ns) = 10.864 ns; Loc. = LAB_X21_Y10; Fanout = 3; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[21]~98'
    Info: 20: + IC(0.533 ns) + CELL(0.432 ns) = 11.829 ns; Loc. = LAB_X21_Y10; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~25COUT1_44'
    Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 11.909 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~31COUT1_46'
    Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 11.989 ns; Loc. = LAB_X21_Y10; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~27COUT1_48'
    Info: 23: + IC(0.000 ns) + CELL(0.608 ns) = 12.597 ns; Loc. = LAB_X21_Y10; Fanout = 14; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5|add_sub_cella[2]~22'
    Info: 24: + IC(1.263 ns) + CELL(0.114 ns) = 13.974 ns; Loc. = LAB_X21_Y7; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[28]~156'
    Info: 25: + IC(0.623 ns) + CELL(0.575 ns) = 15.172 ns; Loc. = LAB_X20_Y7; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~29COUT1_48'
    Info: 26: + IC(0.000 ns) + CELL(0.608 ns) = 15.780 ns; Loc. = LAB_X20_Y7; Fanout = 13; COMB Node = 'display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_6|add_sub_cella[2]~22'
    Info: 27: + IC(1.113 ns) + CELL(0.575 ns) = 17.468 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[1]~COUTCOUT1_50'
    Info: 28: + IC(0.000 ns) + CELL(0.608 ns) = 18.076 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~34'
    Info: 29: + IC(0.385 ns) + CELL(0.575 ns) = 19.036 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~31COUT1_42'
    Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 19.116 ns; Loc. = LAB_X21_Y11; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~25COUT1_44'
    Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 19.196 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~27COUT1_46'
    Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 19.276 ns; Loc. = LAB_X21_Y11; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~29COUT1_48'
    Info: 33: + IC(0.000 ns) + CELL(0.608 ns) = 19.884 ns; Loc. = LAB_X21_Y11; Fanout = 8; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7|add_sub_cella[2]~22'
    Info: 34: + IC(1.250 ns) + CELL(0.114 ns) = 21.248 ns; Loc. = LAB_X22_Y9; Fanout = 3; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[36]~63'
    Info: 35: + IC(1.095 ns) + CELL(0.575 ns) = 22.918 ns; Loc. = LAB_X22_Y11; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8|add_sub_cella[2]~27COUT1_44'
    Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 22.998 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8|add_sub_cella[2]~29COUT1_46'
    Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 23.078 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8|add_sub_cella[2]~25COUT1_48'
    Info: 38: + IC(0.000 ns) + CELL(0.608 ns) = 23.686 ns; Loc. = LAB_X22_Y11; Fanout = 8; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8|add_sub_cella[2]~22'
    Info: 39: + IC(1.250 ns) + CELL(0.114 ns) = 25.050 ns; Loc. = LAB_X22_Y9; Fanout = 4; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[42]~150'
    Info: 40: + IC(0.623 ns) + CELL(0.575 ns) = 26.248 ns; Loc. = LAB_X23_Y9; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9|add_sub_cella[2]~31COUT1_46'
    Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 26.328 ns; Loc. = LAB_X23_Y9; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9|add_sub_cella[2]~27COUT1_48'
    Info: 42: + IC(0.000 ns) + CELL(0.608 ns) = 26.936 ns; Loc. = LAB_X23_Y9; Fanout = 8; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9|add_sub_cella[2]~22'
    Info: 43: + IC(0.064 ns) + CELL(0.590 ns) = 27.590 ns; Loc. = LAB_X23_Y9; Fanout = 3; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[46]~48'
    Info: 44: + IC(1.152 ns) + CELL(0.432 ns) = 29.174 ns; Loc. = LAB_X21_Y9; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~25COUT1_44'
    Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 29.254 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~27COUT1_46'
    Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 29.334 ns; Loc. = LAB_X21_Y9; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~29COUT1_48'
    Info: 47: + IC(0.000 ns) + CELL(0.608 ns) = 29.942 ns; Loc. = LAB_X21_Y9; Fanout = 8; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10|add_sub_cella[2]~22'
    Info: 48: + IC(1.263 ns) + CELL(0.114 ns) = 31.319 ns; Loc. = LAB_X20_Y12; Fanout = 4; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[52]~146'
    Info: 49: + IC(1.004 ns) + CELL(0.575 ns) = 32.898 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11|add_sub_cella[2]~29COUT1_46'
    Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 32.978 ns; Loc. = LAB_X22_Y12; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11|add_sub_cella[2]~25COUT1_48'
    Info: 51: + IC(0.000 ns) + CELL(0.608 ns) = 33.586 ns; Loc. = LAB_X22_Y12; Fanout = 8; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11|add_sub_cella[2]~22'
    Info: 52: + IC(1.159 ns) + CELL(0.114 ns) = 34.859 ns; Loc. = LAB_X20_Y12; Fanout = 4; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[57]~144'
    Info: 53: + IC(0.623 ns) + CELL(0.575 ns) = 36.057 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12|add_sub_cella[2]~31COUT1_46'
    Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 36.137 ns; Loc. = LAB_X21_Y12; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12|add_sub_cella[2]~27COUT1_48'
    Info: 55: + IC(0.000 ns) + CELL(0.608 ns) = 36.745 ns; Loc. = LAB_X21_Y12; Fanout = 6; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12|add_sub_cella[2]~22'
    Info: 56: + IC(0.303 ns) + CELL(0.590 ns) = 37.638 ns; Loc. = LAB_X20_Y12; Fanout = 2; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[63]~16'
    Info: 57: + IC(1.261 ns) + CELL(0.432 ns) = 39.331 ns; Loc. = LAB_X20_Y8; Fanout = 1; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13|add_sub_cella[2]~29COUT1_48'
    Info: 58: + IC(0.000 ns) + CELL(0.608 ns) = 39.939 ns; Loc. = LAB_X20_Y8; Fanout = 3; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13|add_sub_cella[2]~22'
    Info: 59: + IC(0.601 ns) + CELL(0.292 ns) = 40.832 ns; Loc. = LAB_X21_Y8; Fanout = 7; COMB Node = 'display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|StageOut[66]~140'
    Info: 60: + IC(0.838 ns) + CELL(0.442 ns) = 42.112 ns; Loc. = LAB_X17_Y8; Fanout = 1; COMB Node = 'display:inst_display|bcd_to_segment:inst_bcd_to_segment_1|WideOr2~0'
    Info: 61: + IC(0.212 ns) + CELL(0.442 ns) = 42.766 ns; Loc. = LAB_X17_Y8; Fanout = 1; COMB Node = 'display:inst_display|Mux2~0'
    Info: 62: + IC(0.064 ns) + CELL(0.738 ns) = 43.568 ns; Loc. = LAB_X17_Y8; Fanout = 1; REG Node = 'display:inst_display|seg[4]'
    Info: Total cell delay = 22.683 ns ( 52.06 % )
    Info: Total interconnect delay = 20.885 ns ( 47.94 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 5% of the available device resources
    Info: Peak interconnect usage is 8% of the available device resources in the region that extends from location X14_Y0 to location X27_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin acom has VCC driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Sun May 15 05:21:00 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


