$date
  Thu Nov 10 16:39:00 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_mux_4_1 $end
$var reg 1 ! x0 $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % y0 $end
$var reg 2 & s[1:0] $end
$scope module simblk $end
$var reg 1 ' x0 $end
$var reg 1 ( x1 $end
$var reg 1 ) x2 $end
$var reg 1 * x3 $end
$var reg 2 + s[1:0] $end
$var reg 1 , y0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
b00 &
0'
0(
0)
0*
b00 +
0,
#20000000
1!
1%
1'
1,
#40000000
0!
1"
0%
0'
1(
0,
#60000000
1%
b01 &
b01 +
1,
#80000000
0"
0%
0(
0,
#100000000
1#
1%
b10 &
1)
b10 +
1,
#120000000
0#
0%
0)
0,
#140000000
1$
1%
b11 &
1*
b11 +
1,
#160000000
0$
0%
0*
0,
