irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Jun 01, 2023 at 20:56:31 CST
irun
	TESTBED.sv
	-define RTL
	-debug
file: TESTBED.sv
	module worklib.PATTERN:sv
		errors: 0, warnings: 0
	module worklib.SMJ:sv
		errors: 0, warnings: 0
	module worklib.sorter:sv
		errors: 0, warnings: 0
	module worklib.comp:sv
		errors: 0, warnings: 0
	module worklib.TESTBENCH:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		TESTBENCH
		$fsdbDumpfile("SMJ.fsdb");
		            |
ncelab: *W,MISSYST (./TESTBED.sv,17|14): Unrecognized system task or function: $fsdbDumpfile (did not match built-in or user-defined names) [2.7.4(IEEE Std 1364-2001)].
If item was defined in a shared-object library, the problem could be:
libvpi.so: cannot open shared object file: No such file or directory or file is not valid ELFCLASS64 library.
libpli.so: cannot open shared object file: No such file or directory or file is not valid ELFCLASS64 library..
		$fsdbDumpvars(0,"+mda");
		            |
ncelab: *W,MISSYST (./TESTBED.sv,18|14): Unrecognized system task or function: $fsdbDumpvars (did not match built-in or user-defined names) [2.7.4(IEEE Std 1364-2001)].
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: ....................
	$readmemb("../00_TESTBED/input_hand.txt",input_hand);
	                                                  |
ncelab: *W,MEMODR (./PATTERN.sv,50|51): $readmem default memory order incompatible with IEEE1364.
	$readmemb("../00_TESTBED/output.txt",output_file);
	                                               |
ncelab: *W,MEMODR (./PATTERN.sv,51|48): $readmem default memory order incompatible with IEEE1364.
 Done
	Generating native compiled code:
		worklib.PATTERN:sv <0x13f18d20>
			streams:   8, words: 54215
		worklib.SMJ:sv <0x63447a41>
			streams:   6, words:  5213
		worklib.TESTBENCH:sv <0x21c05fea>
			streams:  13, words:  3259
		worklib.comp:sv <0x19006480>
			streams:   1, words:   489
		worklib.sorter:sv <0x1eb31b6d>
			streams:  30, words:  6701
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                14       5
		Registers:              33      33
		Vectored wires:         73       -
		Always blocks:           2       2
		Initial blocks:          4       4
		Cont. assignments:      10       1
		Pseudo assignments:     47      47
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.TESTBENCH:sv
Loading snapshot worklib.TESTBENCH:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
		$fsdbDumpfile("SMJ.fsdb");
		            |
ncsim: *E,MSSYSTF (./TESTBED.sv,17|14): User Defined system task or function ($fsdbDumpfile) registered during elaboration and used within the simulation has not been registered during simulation.
		$fsdbDumpvars(0,"+mda");
		            |
ncsim: *E,MSSYSTF (./TESTBED.sv,18|14): User Defined system task or function ($fsdbDumpvars) registered during elaboration and used within the simulation has not been registered during simulation.
TOOL:	irun(64)	15.20-s084: Exiting on Jun 01, 2023 at 20:56:32 CST  (total: 00:00:01)
