{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571753125819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571753125853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 22 11:05:25 2019 " "Processing started: Tue Oct 22 11:05:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571753125853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571753125853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571753125854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571753128047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571753128047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristatebuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristatebuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trin-Behavior " "Found design unit 1: trin-Behavior" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158375 ""} { "Info" "ISGN_ENTITY_NAME" "1 trin " "Found entity 1: trin" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571753158375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctrlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRLUNIT-Behavior " "Found design unit 1: CTRLUNIT-Behavior" {  } { { "ctrlUnit.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/ctrlUnit.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158401 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRLUNIT " "Found entity 1: CTRLUNIT" {  } { { "ctrlUnit.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/ctrlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571753158401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arqproj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arqproj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projArq-ula " "Found design unit 1: projArq-ula" {  } { { "arqProj.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/arqProj.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158413 ""} { "Info" "ISGN_ENTITY_NAME" "1 projArq " "Found entity 1: projArq" {  } { { "arqProj.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/arqProj.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571753158413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registermod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registermod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registerMod.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/registerMod.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158426 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registerMod.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/registerMod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571753158426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavior " "Found design unit 1: CPU-Behavior" {  } { { "cpu.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/cpu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158465 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571753158465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571753158499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571753158499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571753158668 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Li cpu.vhd(13) " "VHDL Signal Declaration warning at cpu.vhd(13): used implicit default value for signal \"Li\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/cpu.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571753158823 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRLUNIT CTRLUNIT:unidadeControle " "Elaborating entity \"CTRLUNIT\" for hierarchy \"CTRLUNIT:unidadeControle\"" {  } { { "cpu.vhd" "unidadeControle" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/cpu.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571753158879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador registrador:reg0 " "Elaborating entity \"registrador\" for hierarchy \"registrador:reg0\"" {  } { { "cpu.vhd" "reg0" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/cpu.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571753159074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trin trin:triState0 " "Elaborating entity \"trin\" for hierarchy \"trin:triState0\"" {  } { { "cpu.vhd" "triState0" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/cpu.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571753159122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projArq projArq:UndLA " "Elaborating entity \"projArq\" for hierarchy \"projArq:UndLA\"" {  } { { "cpu.vhd" "UndLA" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/cpu.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571753159172 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triState0\|F\[0\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triState0\|F\[0\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triState0\|F\[1\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triState0\|F\[1\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[2\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[2\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[3\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[3\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[4\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[4\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[5\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[5\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[6\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[6\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[7\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[7\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[8\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[8\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[9\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[9\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[10\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[10\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[11\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[11\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[12\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[12\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[13\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[13\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[14\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[14\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "trin:triUPCODE\|F\[15\] projArq:UndLA\|ula_out " "Converted the fan-out from the tri-state buffer \"trin:triUPCODE\|F\[15\]\" to the node \"projArq:UndLA\|ula_out\" into an OR gate" {  } { { "triStateBuffer.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/triStateBuffer.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1571753161457 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1571753161457 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Li GND " "Pin \"Li\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/cpu.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571753161528 "|CPU|Li"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA\[0\] GND " "Pin \"ULA\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/18189084/Downloads/CPU-VHDL-master/cpuv1/cpu.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571753161528 "|CPU|ULA[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571753161528 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571753161831 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571753164279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571753164279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "400 " "Implemented 400 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571753166611 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571753166611 ""} { "Info" "ICUT_CUT_TM_LCELLS" "281 " "Implemented 281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571753166611 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571753166611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571753166666 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 22 11:06:06 2019 " "Processing ended: Tue Oct 22 11:06:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571753166666 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571753166666 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571753166666 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571753166666 ""}
