# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do BRAM_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8 {C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:17:16 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8" C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v 
# -- Compiling module BRAM
# 
# Top level modules:
# 	BRAM
# End time: 20:17:16 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8 {C:/Users/damia/Studia/DigitalHardwareUT/Lab8/FIFO_block.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:17:16 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8" C:/Users/damia/Studia/DigitalHardwareUT/Lab8/FIFO_block.v 
# -- Compiling module FIFO_block
# 
# Top level modules:
# 	FIFO_block
# End time: 20:17:16 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8 {C:/Users/damia/Studia/DigitalHardwareUT/Lab8/Bin2Seg.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:17:16 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8" C:/Users/damia/Studia/DigitalHardwareUT/Lab8/Bin2Seg.v 
# -- Compiling module Bin2Seg
# 
# Top level modules:
# 	Bin2Seg
# End time: 20:17:16 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8/output_files {C:/Users/damia/Studia/DigitalHardwareUT/Lab8/output_files/WriteRequets.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:17:17 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8/output_files" C:/Users/damia/Studia/DigitalHardwareUT/Lab8/output_files/WriteRequets.v 
# -- Compiling module WriteRequets
# 
# Top level modules:
# 	WriteRequets
# End time: 20:17:17 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8 {C:/Users/damia/Studia/DigitalHardwareUT/Lab8/ReadRequets.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:17:17 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8" C:/Users/damia/Studia/DigitalHardwareUT/Lab8/ReadRequets.v 
# -- Compiling module ReadRequets
# 
# Top level modules:
# 	ReadRequets
# End time: 20:17:17 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8 {C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 20:17:17 on Oct 16,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/damia/Studia/DigitalHardwareUT/Lab8" C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM_tb.v 
# -- Compiling module BRAM_tb
# 
# Top level modules:
# 	BRAM_tb
# End time: 20:17:17 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  BRAM_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" BRAM_tb 
# Start time: 20:17:17 on Oct 16,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v(25): (vopt-2685) [TFMPC] - Too few port connections for 'FIFO'.  Expected 8, found 6.
# ** Warning: C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v(25): (vopt-2718) [TFMPC] - Missing connection for port 'full'.
# ** Warning: C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM.v(25): (vopt-2718) [TFMPC] - Missing connection for port 'empty'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading work.BRAM_tb(fast)
# Loading work.BRAM(fast)
# Loading work.WriteRequets(fast)
# Loading work.ReadRequets(fast)
# Loading work.FIFO_block(fast)
# Loading altera_mf_ver.scfifo(fast)
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES(fast)
# Loading work.Bin2Seg(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM_tb.v(89)
#    Time: 480 ns  Iteration: 0  Instance: /BRAM_tb
# 1
# Break in Module BRAM_tb at C:/Users/damia/Studia/DigitalHardwareUT/Lab8/BRAM_tb.v line 89
# End time: 20:18:16 on Oct 16,2024, Elapsed time: 0:00:59
# Errors: 0, Warnings: 4
