ram3_80_2.v,verilog,xil_defaultlib,../../../../FC1.srcs/sources_1/ip/ram3_80_2/sim/ram3_80_2.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
