"d:\University\Katya\university\6 semestr\“ œ\activeHDL\muxVHDL\mux\compile\mux2.vhd" VHDL mux 1 0 0
. . 0 0 0