// Seed: 1280943838
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  assign id_1 = id_1;
  logic id_2;
  logic id_3;
  always @(posedge {id_3, 1'd0, id_3});
endmodule
