/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 13:59:01 2014
 *                 Full Compile MD5 Checksum  7f8620d6db569529bdb0529f9fa1fcf2
 *                     (minus title and desc)
 *                 MD5 Checksum               48c8fdf2af4291bac0fa2b0d5245d05c
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_XPT_DPCR12_H__
#define BCHP_XPT_DPCR12_H__

/***************************************************************************
 *XPT_DPCR12 - XPT DPCR12 Control Registers
 ***************************************************************************/
#define BCHP_XPT_DPCR12_PID_CH                   0x00a02600 /* [RW] Data Transport PCR PID Channel Register */
#define BCHP_XPT_DPCR12_CTRL                     0x00a02604 /* [RW] Data Transport PCR Control Register */
#define BCHP_XPT_DPCR12_INTR_STATUS_REG          0x00a02608 /* [RW] Interrupt Status Register */
#define BCHP_XPT_DPCR12_INTR_STATUS_REG_EN       0x00a0260c /* [RW] Interrupt Status Enable Register */
#define BCHP_XPT_DPCR12_STC_EXT_CTRL             0x00a02610 /* [RW] Data Transport PCR STC Extension Control Register */
#define BCHP_XPT_DPCR12_MAX_PCR_ERROR            0x00a02620 /* [RW] Data Transport PCR Max PCR Error Register */
#define BCHP_XPT_DPCR12_SEND_BASE                0x00a02624 /* [RW] Data Transport PCR Send Base Register */
#define BCHP_XPT_DPCR12_SEND_EXT                 0x00a02628 /* [RW] Data Transport PCR Send Extension Register */
#define BCHP_XPT_DPCR12_STC_EXT_CTRL27           0x00a0262c /* [RO] Data Transport PCR STC Extension Control Register (Test Only) */
#define BCHP_XPT_DPCR12_STC_HI                   0x00a02630 /* [RO] Data Transport PCR STC MSBs Register */
#define BCHP_XPT_DPCR12_STC_LO                   0x00a02634 /* [RO] Data Transport PCR STC LSBs Register */
#define BCHP_XPT_DPCR12_PWM_CTRLVALUE            0x00a02638 /* [RO] Data Transport PCR PWM Control Value Register */
#define BCHP_XPT_DPCR12_LAST_PCR_HI              0x00a0263c /* [RO] Data Transport PCR Last PCR MSBs Register */
#define BCHP_XPT_DPCR12_LAST_PCR_LO              0x00a02640 /* [RO] Data Transport PCR Last PCR LSBs Register */
#define BCHP_XPT_DPCR12_STC_BASE_LSBS            0x00a02648 /* [RO] Data Transport PCR STC Base LSBs Register */
#define BCHP_XPT_DPCR12_PHASE_ERROR              0x00a0264c /* [RO] Timebase Last Phase Error */
#define BCHP_XPT_DPCR12_LOOP_CTRL                0x00a02650 /* [RW] Timebase Control */
#define BCHP_XPT_DPCR12_REF_PCR_PRESCALE         0x00a02654 /* [RW] Timebase Frequency Reference Prescale Control */
#define BCHP_XPT_DPCR12_REF_PCR_INC              0x00a02658 /* [RW] Timebase Frequency Reference Increment Control */
#define BCHP_XPT_DPCR12_CENTER                   0x00a0265c /* [RW] Timebase Center Frequency */
#define BCHP_XPT_DPCR12_ACCUM_VALUE              0x00a02660 /* [RW] Timebase Loop Filter Integrator */
#define BCHP_XPT_DPCR12_PCR_COUNT                0x00a02664 /* [RO] Data Transport PCR Phase Error Register */
#define BCHP_XPT_DPCR12_SOFT_PCR_CTRL            0x00a02668 /* [RW] Data Transport Soft PCR Control Register */
#define BCHP_XPT_DPCR12_SOFT_PCR_BASE            0x00a0266c /* [RW] Data Transport Soft PCR BASE Register */
#define BCHP_XPT_DPCR12_SOFT_PCR_EXT             0x00a02670 /* [RW] Data Transport Soft PCR Extension Register */
#define BCHP_XPT_DPCR12_PHASE_ERROR_CLAMP        0x00a02674 /* [RW] Timebase Phase Error Control */

#endif /* #ifndef BCHP_XPT_DPCR12_H__ */

/* End of File */
