<module name="MCU_NAVSS0_UDMASS_INTA0_CFG_IMAP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="UDMA_INTA_IMAP_j" acronym="UDMA_INTA_IMAP_j" offset="0x0" width="64" description="The Interrupt Mapping Register controls which of N virtual interrupt source outputs this channels physical interrupt sources will map onto. Offset = 0h + (j * 8h); where j = 0h to 11FFh for NAVSS0_UDMASS_INTA0_CFG_IMAP j = 0h to 5FFh for MCU_NAVSS0_UDMASS_INTA0_CFG_IMAP">
    <bitfield id="RESERVED" width="47" begin="63" end="17" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="REGNUM" width="9" begin="16" end="8" resetval="0x0" description="Virtual interrupt status register number: this field specifies which of the potential virtual interrupt cause registers the event pending bit will appear in." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="BITNUM" width="6" begin="5" end="0" resetval="0x0" description="Virtual interrupt cause register bit number: this field specifies which of the 64 bits in the specified virtual interrupt cause register the event pending bit will appear in." range="" rwaccess="RW"/>
  </register>
</module>
