

================================================================
== Vitis HLS Report for 'VITIS_LOOP_40_4_proc72'
================================================================
* Date:           Thu Sep  7 08:48:36 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.900 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4_fu_46  |VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4  |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      75|    140|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     47|    -|
|Register         |        -|    -|      17|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      92|    203|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+-----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+-----+-----+
    |grp_VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4_fu_46  |VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4  |        0|   0|  75|  140|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                      |                                                 |        0|   0|  75|  140|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |empty_fu_73_p2   |         -|   0|  0|  14|           9|           9|
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|  16|          10|          10|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |block_C_drainer_429_read  |   9|          2|    1|          2|
    |jj_blk_n                  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  47|         10|    4|         10|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                               |  3|   0|    3|          0|
    |ap_done_reg                                                             |  1|   0|    1|          0|
    |empty_reg_86                                                            |  7|   0|    9|          2|
    |grp_VITIS_LOOP_40_4_proc72_Pipeline_VITIS_LOOP_40_4_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |jj_read_reg_80                                                          |  5|   0|    5|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   | 17|   0|   19|          2|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc72|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc72|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc72|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc72|  return value|
|ap_continue                         |   in|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc72|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc72|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  VITIS_LOOP_40_4_proc72|  return value|
|C_4_address0                        |  out|    9|   ap_memory|                     C_4|         array|
|C_4_ce0                             |  out|    1|   ap_memory|                     C_4|         array|
|C_4_we0                             |  out|    1|   ap_memory|                     C_4|         array|
|C_4_d0                              |  out|   48|   ap_memory|                     C_4|         array|
|C_4_address1                        |  out|    9|   ap_memory|                     C_4|         array|
|C_4_ce1                             |  out|    1|   ap_memory|                     C_4|         array|
|C_4_q1                              |   in|   48|   ap_memory|                     C_4|         array|
|block_C_drainer_429_dout            |   in|   48|     ap_fifo|     block_C_drainer_429|       pointer|
|block_C_drainer_429_num_data_valid  |   in|    2|     ap_fifo|     block_C_drainer_429|       pointer|
|block_C_drainer_429_fifo_cap        |   in|    2|     ap_fifo|     block_C_drainer_429|       pointer|
|block_C_drainer_429_empty_n         |   in|    1|     ap_fifo|     block_C_drainer_429|       pointer|
|block_C_drainer_429_read            |  out|    1|     ap_fifo|     block_C_drainer_429|       pointer|
|jj_dout                             |   in|    5|     ap_fifo|                      jj|       pointer|
|jj_num_data_valid                   |   in|    3|     ap_fifo|                      jj|       pointer|
|jj_fifo_cap                         |   in|    3|     ap_fifo|                      jj|       pointer|
|jj_empty_n                          |   in|    1|     ap_fifo|                      jj|       pointer|
|jj_read                             |  out|    1|     ap_fifo|                      jj|       pointer|
+------------------------------------+-----+-----+------------+------------------------+--------------+

