git clone --depth 1 --no-tags https://github.com/AtuL-KumaR-00/HDLBits-Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509809169
git clone --depth 1 --no-tags https://github.com/jinyin2333/FPGA-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/509922065
git clone --depth 1 --no-tags https://github.com/Ahmed0100/floating_point_arithmatic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506559935
git clone --depth 1 --no-tags https://github.com/nakengelhardt/faultinjection_mcy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507024608
git clone --depth 1 --no-tags https://github.com/Itsyashraj/Design-and-Verification-of-configurable-memory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507069015
git clone --depth 1 --no-tags https://github.com/Misaka12124/ASIC-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507564148
git clone --depth 1 --no-tags https://github.com/avinashjnvr/Automatic-Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511055728
git clone --depth 1 --no-tags https://github.com/SaiSatwik2226/4-Stage-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510971247
git clone --depth 1 --no-tags https://github.com/mava123-0/ComputerOrganizationAndArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511228931
git clone --depth 1 --no-tags https://github.com/nk-yadav/image-processing-verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511210445
git clone --depth 1 --no-tags https://github.com/nivasbasker/LFR_with_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511006975
git clone --depth 1 --no-tags https://github.com/kuliga/tcam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/507691673
git clone --depth 1 --no-tags https://github.com/gm-28/PSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/506718959
git clone --depth 1 --no-tags https://github.com/Jnaneshrompilli/8-Bit-ALU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/510460208
git clone --depth 1 --no-tags https://github.com/surucux/Egg-Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508781621
git clone --depth 1 --no-tags https://github.com/annapetrosyaan/Verilog_tasks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/508707133
git clone --depth 1 --no-tags https://github.com/FranciscoDias98/alfa_pc_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511663042
git clone --depth 1 --no-tags https://github.com/ladium493/VLSIhw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/511944317
git clone --depth 1 --no-tags https://github.com/Mark-MDO47/FPGA_RBG_2_RBGW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512077043
git clone --depth 1 --no-tags https://github.com/zf3/nes260.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517127224
git clone --depth 1 --no-tags https://github.com/Centre-for-Hardware-Security/asap7_reference_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512715366
git clone --depth 1 --no-tags https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu7t5v0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516084497
git clone --depth 1 --no-tags https://github.com/anishathalye/knox-hsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512928021
git clone --depth 1 --no-tags https://github.com/w32agobot/SKY130_SAR-ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516343358
git clone --depth 1 --no-tags https://github.com/Koeng101/dnachips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517197855
git clone --depth 1 --no-tags https://github.com/mabrains/PLL_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518325211
git clone --depth 1 --no-tags https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516084506
git clone --depth 1 --no-tags https://github.com/google/globalfoundries-pdk-ip-gf180mcu_fd_ip_sram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516084517
git clone --depth 1 --no-tags https://github.com/lilasrahis/GNN4REL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514908786
git clone --depth 1 --no-tags https://github.com/mbaykenar/mpw7_yonga_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518460376
git clone --depth 1 --no-tags https://github.com/google/globalfoundries-pdk-libs-gf180mcu_fd_io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516084467
git clone --depth 1 --no-tags https://github.com/bxinquan/nios2_cam_isp_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514313792
git clone --depth 1 --no-tags https://github.com/nicyyyy/FPGA-CLAHE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513439827
git clone --depth 1 --no-tags https://github.com/ThuryW/ZJU-ISEE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512643889
git clone --depth 1 --no-tags https://github.com/hankshyu/RISC-V_MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516346030
git clone --depth 1 --no-tags https://github.com/efabless/caravel-gf180mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517777997
git clone --depth 1 --no-tags https://github.com/siliconcompiler/lambdalib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517099753
git clone --depth 1 --no-tags https://github.com/antmicro/alkali-csd-hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517997493
git clone --depth 1 --no-tags https://github.com/simoneruffini/MELA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516682771
git clone --depth 1 --no-tags https://github.com/Mozes-Y/HDLBits_Solutions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515598112
git clone --depth 1 --no-tags https://github.com/Temix707/FPGA_begin.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516416302
git clone --depth 1 --no-tags https://github.com/redlightASl/ConvKing2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514467334
git clone --depth 1 --no-tags https://github.com/mflowgen/skywater-130nm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513317104
git clone --depth 1 --no-tags https://github.com/LinCheYu1128/2022_NYCU_ICLab_Spring.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514817242
git clone --depth 1 --no-tags https://github.com/vinayrayapati/rv32i.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518304577
git clone --depth 1 --no-tags https://github.com/DantuNandiniDevi/iiitb_freqdiv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518305676
git clone --depth 1 --no-tags https://github.com/mattvenn/zero_to_asic_mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513181436
git clone --depth 1 --no-tags https://github.com/KonstantinMS/BT656.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517609135
git clone --depth 1 --no-tags https://github.com/alokerdas/uP16_efabless.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/512617364
git clone --depth 1 --no-tags https://github.com/caifangfei/SIFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514113943
git clone --depth 1 --no-tags https://github.com/likhigowda/Vending-machine-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517053790
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-b-aishpatil.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516733272
git clone --depth 1 --no-tags https://github.com/Leonte-Tudor/Binary-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516679177
git clone --depth 1 --no-tags https://github.com/fuyh20/THUEE-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514519566
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-malivinayak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515929674
git clone --depth 1 --no-tags https://github.com/mtl2236/AutoFlex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515965058
git clone --depth 1 --no-tags https://github.com/sinasoltani123/32-bit-pipelined-MIPS-processor-implemented-using-Verilog-with-booth-multiplication-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514544349
git clone --depth 1 --no-tags https://github.com/Sanya-123/Lib_myViterbi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513066048
git clone --depth 1 --no-tags https://github.com/mabushelbaia/ENCS3310-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517958268
git clone --depth 1 --no-tags https://github.com/seif-1999/An-FPGA-Oriented-Baseband-Modulator-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516504965
git clone --depth 1 --no-tags https://github.com/NidalZabade/ENCS2340-Digital-Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517042168
git clone --depth 1 --no-tags https://github.com/RainSureZhao/Buaa-P4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518532132
git clone --depth 1 --no-tags https://github.com/shuvipas/step-motor-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518501448
git clone --depth 1 --no-tags https://github.com/qgwang-hust/DhGraph-F.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516385853
git clone --depth 1 --no-tags https://github.com/suysh-msra/iiitb_ptvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518305793
git clone --depth 1 --no-tags https://github.com/nikkhilyadav/UART_Communication_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515545375
git clone --depth 1 --no-tags https://github.com/1mina1/Uart-Receiver-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518183536
git clone --depth 1 --no-tags https://github.com/CZX1112/CPU_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513371627
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-SoumitroV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515879481
git clone --depth 1 --no-tags https://github.com/SteveLRojas/Universal_Memory_Programmer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515405539
git clone --depth 1 --no-tags https://github.com/8krisv/risc-v-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515624136
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-GVictorsd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516349036
git clone --depth 1 --no-tags https://github.com/1mina1/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513227626
git clone --depth 1 --no-tags https://github.com/PorterLu/Note.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517071835
git clone --depth 1 --no-tags https://github.com/vvs-kumar/irigb_encoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515885003
git clone --depth 1 --no-tags https://github.com/ECASLab/ALS-benchmark-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516534658
git clone --depth 1 --no-tags https://github.com/AtreusSoltani/Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516704532
git clone --depth 1 --no-tags https://github.com/ducamvinh/QuantLaneNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518290315
git clone --depth 1 --no-tags https://github.com/sharafat-10xEngineers/RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516316674
git clone --depth 1 --no-tags https://github.com/faris771/ENCS3310_ADVANCED_DIGITAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518206629
git clone --depth 1 --no-tags https://github.com/saivardhan18/WallaceTreeMultiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518123619
git clone --depth 1 --no-tags https://github.com/rezasharifi82/ATM-verilog-project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513467378
git clone --depth 1 --no-tags https://github.com/dhairyagada/Terasic_DE10_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517671514
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-Thalp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515950172
git clone --depth 1 --no-tags https://github.com/lunarmobiscuit/verilog-65C2424-fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517220930
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-pramitpal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515874614
git clone --depth 1 --no-tags https://github.com/binoy01/Implementation-of-64x8-memory-array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515851157
git clone --depth 1 --no-tags https://github.com/TX-Leo/THUEE-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517329878
git clone --depth 1 --no-tags https://github.com/Sheldon38/A5-1-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/514866026
git clone --depth 1 --no-tags https://github.com/HamzaHayatAbbasi/AHB_LITE_SLAVE_TESTBENCH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/517260791
git clone --depth 1 --no-tags https://github.com/govind04/16-bit-Wallace-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/518204414
git clone --depth 1 --no-tags https://github.com/vyomasystems-lab/challenges-abhirup-kabiraj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/515959102
git clone --depth 1 --no-tags https://github.com/Harsha642/Verilog-Projects-and-Concepts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/513165283
git clone --depth 1 --no-tags https://github.com/yashgupta26/AMBA_APB_Protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516359259
git clone --depth 1 --no-tags https://github.com/petrohi/tensil-zcu104-tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/516500786
