ECHO is off.
ECHO is off.
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'varad' on host 'asusvivobook' (Windows NT_amd64 version 6.2) on Tue Aug 26 12:18:51 +0530 2025
INFO: [HLS 200-10] In directory 'C:/Users/varad/OneDrive/Documents/GitHub/HLS-pynq'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'C:/Users/varad/OneDrive/Documents/GitHub/HLS-pynq/Demo_examples_learning/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source C:/Users/varad/OneDrive/Documents/GitHub/HLS-pynq/Demo_examples_learning/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project Demo_examples_learning 
INFO: [HLS 200-10] Opening project 'C:/Users/varad/OneDrive/Documents/GitHub/HLS-pynq/Demo_examples_learning'.
INFO: [HLS 200-1510] Running: set_top loop_imperfect 
INFO: [HLS 200-1510] Running: add_files Demo_examples_learning/Pipelining/loop_imperfect.cpp 
INFO: [HLS 200-10] Adding design file 'Demo_examples_learning/Pipelining/loop_imperfect.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Demo_examples_learning/Pipelining/loop_imperfect.hpp 
INFO: [HLS 200-10] Adding design file 'Demo_examples_learning/Pipelining/loop_imperfect.hpp' to the project
INFO: [HLS 200-1510] Running: add_files loop_perfect.cpp 
INFO: [HLS 200-10] Adding design file 'loop_perfect.cpp' to the project
INFO: [HLS 200-1510] Running: add_files loop_pipeline.cpp 
INFO: [HLS 200-10] Adding design file 'loop_pipeline.cpp' to the project
INFO: [HLS 200-1510] Running: add_files loop_pipeline.hpp 
INFO: [HLS 200-10] Adding design file 'loop_pipeline.hpp' to the project
INFO: [HLS 200-1510] Running: add_files Demo_examples_learning/Pipelining/pipeline.cpp 
INFO: [HLS 200-10] Adding design file 'Demo_examples_learning/Pipelining/pipeline.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Demo_examples_learning/Pipelining/pipeline.hpp 
INFO: [HLS 200-10] Adding design file 'Demo_examples_learning/Pipelining/pipeline.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb loop_imperfect_test.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'loop_imperfect_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb loop_pipeline_test.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'loop_pipeline_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb Demo_examples_learning/Pipelining/pipeline.tb -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'Demo_examples_learning/Pipelining/pipeline.tb' to the project
INFO: [HLS 200-1510] Running: add_files -tb Demo_examples_learning/Pipelining/pipeline_tb.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'Demo_examples_learning/Pipelining/pipeline_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/varad/OneDrive/Documents/GitHub/HLS-pynq/Demo_examples_learning/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../loop_imperfect_test.cpp in debug mode
   Compiling ../../../../loop_pipeline_test.cpp in debug mode
   Compiling ../../../Pipelining/pipeline_tb.cpp in debug mode
   Compiling ../../../Pipelining/loop_imperfect.cpp in debug mode
   Compiling ../../../../loop_perfect.cpp in debug mode
   Compiling ../../../../loop_pipeline.cpp in debug mode
   Compiling ../../../Pipelining/pipeline.cpp in debug mode
   Generating csim.exe
Makefile.rules:317: recipe for target 'csim.exe' failed
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/loop_imperfect.hpp:8,
                 from ../../../../loop_imperfect_test.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/loop_imperfect.hpp:8,
                 from ../../../../loop_imperfect_test.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../loop_pipeline.hpp:9,
                 from ../../../../loop_pipeline_test.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../../loop_pipeline.hpp:9,
                 from ../../../../loop_pipeline_test.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../Pipelining/loop_imperfect.hpp:8,
                 from ../../../Pipelining/loop_imperfect.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from ../../../Pipelining/loop_imperfect.hpp:8,
                 from ../../../Pipelining/loop_imperfect.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/loop_imperfect.hpp:8,
                 from ../../../../loop_perfect.cpp:2:
C:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/loop_imperfect.hpp:8,
                 from ../../../../loop_perfect.cpp:2:
C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:150:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/loop_imperfect.hpp:8,
                 from ../../../../loop_pipeline.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2023.2/include/hls_fpo.h:140:0,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/hls_half_fpo.h:19,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/hls_half.h:26,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_private.h:52,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/etc/ap_common.h:666,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/ap_int.h:10,
                 from C:/Xilinx/Vitis_HLS/2023.2/include/loop_imperfect.hpp:8,
                 from ../../../../loop_pipeline.cpp:1:
C:/Xilinx/Vitis_HLS/2023.2/include/floating_point_v7_1_bitacc_cmodel.h:142:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
obj/loop_pipeline_test.o: In function `main':
C:\Users\varad\OneDrive\Documents\GitHub\HLS-pynq\Demo_examples_learning\solution1\csim\build/../../../../loop_pipeline_test.cpp:3: multiple definition of `main'
obj/loop_imperfect_test.o:C:\Users\varad\OneDrive\Documents\GitHub\HLS-pynq\Demo_examples_learning\solution1\csim\build/../../../../loop_imperfect_test.cpp:3: first defined here
obj/pipeline_tb.o: In function `main':
C:\Users\varad\OneDrive\Documents\GitHub\HLS-pynq\Demo_examples_learning\solution1\csim\build/../../../Pipelining/pipeline_tb.cpp:3: multiple definition of `main'
obj/loop_imperfect_test.o:C:\Users\varad\OneDrive\Documents\GitHub\HLS-pynq\Demo_examples_learning\solution1\csim\build/../../../../loop_imperfect_test.cpp:3: first defined here
obj/loop_pipeline_test.o: In function `main':
C:\Users\varad\OneDrive\Documents\GitHub\HLS-pynq\Demo_examples_learning\solution1\csim\build/../../../../loop_pipeline_test.cpp:17: undefined reference to `loop_pipeline(int*)'
collect2.exe: error: ld returned 1 exit status
make: *** [csim.exe] Error 1
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 16.778 seconds; current allocated memory: 0.711 MB.
5
    while executing
"source C:/Users/varad/OneDrive/Documents/GitHub/HLS-pynq/Demo_examples_learning/solution1/csim.tcl"
    invoked from within
"hls::main C:/Users/varad/OneDrive/Documents/GitHub/HLS-pynq/Demo_examples_learning/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$newargs"
    (procedure "hls_proc" line 16)
    invoked from within
"hls_proc [info nameofexecutable] $argv"
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.635 seconds; peak allocated memory: 132.656 MB.
