EESchema Schematic File Version 2  date Monday, March 18, 2013 02:32:12 PM
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:contrib
LIBS:ddr2_sdram_sodimm
LIBS:ep4ce30f29
LIBS:tusb1310a
LIBS:samtec_qth-090-d
LIBS:mic5207-bm5
LIBS:quartzcms4_ground
LIBS:main_board-cache
EELAYER 25  0
EELAYER END
$Descr A3 16535 11700
encoding utf-8
Sheet 1 15
Title "Daisho Project Main Board"
Date "18 mar 2013"
Rev "0"
Comp "ShareBrained Technology, Inc."
Comment1 "Copyright Â© 2013 Jared Boone"
Comment2 "License: GNU General Public License, version 2"
Comment3 ""
Comment4 ""
$EndDescr
Connection ~ 4200 2500
Wire Wire Line
	9300 2500 4200 2500
Wire Wire Line
	8500 4200 9300 4200
Wire Wire Line
	8500 4000 9300 4000
Wire Wire Line
	4500 5250 4200 5250
Wire Wire Line
	4200 5250 4200 1000
Wire Bus Line
	10500 3500 11300 3500
Wire Bus Line
	10500 3300 11300 3300
Wire Wire Line
	12350 8200 13150 8200
Wire Bus Line
	12350 7400 13150 7400
Wire Bus Line
	12350 8800 13150 8800
Wire Bus Line
	6800 7000 6000 7000
Wire Wire Line
	6800 7500 6000 7500
Wire Wire Line
	6800 7300 6000 7300
Wire Wire Line
	6800 7100 6000 7100
Wire Wire Line
	6800 6600 6000 6600
Wire Wire Line
	6800 6000 6000 6000
Wire Bus Line
	6000 6300 6800 6300
Wire Wire Line
	6000 6100 6800 6100
Wire Bus Line
	6000 4000 6800 4000
Wire Wire Line
	2100 3800 2900 3800
Wire Wire Line
	2900 3500 2100 3500
Wire Wire Line
	2100 2800 2900 2800
Connection ~ 2500 1400
Wire Wire Line
	2500 1400 2900 1400
Wire Wire Line
	6000 4200 6800 4200
Wire Bus Line
	6000 4300 6800 4300
Wire Wire Line
	10500 2900 11300 2900
Wire Wire Line
	10500 2600 11300 2600
Wire Wire Line
	10500 2500 11300 2500
Wire Wire Line
	11300 3000 10500 3000
Wire Bus Line
	6000 4400 6800 4400
Wire Wire Line
	6000 4500 6800 4500
Wire Wire Line
	2900 1500 2500 1500
Wire Wire Line
	2100 1300 2900 1300
Connection ~ 2500 1300
Wire Wire Line
	2900 3300 2100 3300
Wire Wire Line
	2900 3600 2100 3600
Wire Wire Line
	2900 3900 2100 3900
Wire Bus Line
	6000 3900 6800 3900
Wire Wire Line
	6000 3800 6800 3800
Wire Wire Line
	6000 6200 6800 6200
Wire Wire Line
	6000 5900 6800 5900
Wire Wire Line
	6000 6500 6800 6500
Wire Wire Line
	6000 6800 6800 6800
Wire Wire Line
	6000 7200 6800 7200
Wire Wire Line
	6000 7400 6800 7400
Wire Bus Line
	6000 6900 6800 6900
Wire Bus Line
	6000 6400 6800 6400
Wire Bus Line
	12350 8100 13150 8100
Wire Wire Line
	12350 7500 13150 7500
Wire Wire Line
	12350 8900 13150 8900
Wire Bus Line
	10500 3400 11300 3400
Wire Wire Line
	4200 1000 2500 1000
Wire Wire Line
	2500 1000 2500 1500
Wire Wire Line
	8500 3800 9300 3800
Wire Wire Line
	8500 4100 9300 4100
Wire Bus Line
	8500 3900 9300 3900
$Sheet
S 13150 6000 1200 3100
U 5138E240
F0 "front_end" 60
F1 "front_end.sch" 60
F2 "FE_B[51..0]" B L 13150 8100 60 
F3 "FE_C[51..0]" B L 13150 8800 60 
F4 "EEPROM_SDA" B L 13150 6900 60 
F5 "EEPROM_SCL" I L 13150 6800 60 
F6 "VCC_3V3D" I L 13150 6200 60 
F7 "VCC_RAW" I L 13150 6100 60 
F8 "VCCIO_A" O L 13150 7500 60 
F9 "VCCIO_C" O L 13150 8900 60 
F10 "VCCIO_B" O L 13150 8200 60 
F11 "FE_A[39..0]" B L 13150 7400 60 
F12 "EN_VCCIO" I L 13150 6300 60 
$EndSheet
$Sheet
S 11300 2400 1200 2200
U 50FA09AE
F0 "ddr2" 50
F1 "ddr2.sch" 50
F2 "CK#1" I L 11300 3000 60 
F3 "CK1" I L 11300 2900 60 
F4 "CK#0" I L 11300 2600 60 
F5 "CK0" I L 11300 2500 60 
F6 "DQ[63..0]" B L 11300 3300 60 
F7 "DM[7..0]" I L 11300 3500 60 
F8 "DQS[7..0]" B L 11300 3400 60 
F9 "SA[1..0]" I R 12500 4150 60 
F10 "SDA" B R 12500 4050 60 
F11 "SCL" I R 12500 3950 60 
F12 "ODT[1..0]" I L 11300 4500 60 
F13 "S#[3..0]" I L 11300 4400 60 
F14 "WE#" I L 11300 4200 60 
F15 "CAS#" I L 11300 4100 60 
F16 "RAS#" I L 11300 4000 60 
F17 "CKE1" I L 11300 3100 60 
F18 "CKE0" I L 11300 2700 60 
F19 "A[15..0]" I L 11300 3800 60 
F20 "BA[2..0]" I L 11300 3700 60 
$EndSheet
$Sheet
S 9300 2400 1200 2200
U 5101C6D6
F0 "fpga_ddr2" 60
F1 "fpga_ddr2.sch" 60
F2 "DDR2_DQS[7..0]" B R 10500 3400 60 
F3 "DDR2_DM[7..0]" O R 10500 3500 60 
F4 "DDR2_CK#0" O R 10500 2600 60 
F5 "DDR2_CK0" O R 10500 2500 60 
F6 "DDR2_CK#1" O R 10500 3000 60 
F7 "DDR2_CK1" O R 10500 2900 60 
F8 "DDR2_DQ[63..0]" B R 10500 3300 60 
F9 "VCCIO" I L 9300 2500 60 
F10 "ULPI_DATA[7..0]" B L 9300 3900 60 
F11 "ULPI_NXT" I L 9300 4200 60 
F12 "ULPI_DIR" I L 9300 4000 60 
F13 "ULPI_STP" O L 9300 4100 60 
F14 "ULPI_CLK" I L 9300 3800 60 
$EndSheet
$Sheet
S 11150 8700 1200 400 
U 5138E160
F0 "fpga_front_end_bank_1" 60
F1 "fpga_front_end_bank_1.sch" 60
F2 "VREF" I R 12350 9000 60 
F3 "D[51..0]" B R 12350 8800 60 
F4 "VCCIO" I R 12350 8900 60 
$EndSheet
$Sheet
S 11150 7300 1200 400 
U 51394328
F0 "fpga_front_end_misc" 60
F1 "fpga_front_end_misc.sch" 60
F2 "D[39..0]" B R 12350 7400 60 
F3 "VREF" I R 12350 7600 60 
F4 "VCCIO" I R 12350 7500 60 
$EndSheet
$Sheet
S 11150 8000 1200 400 
U 5138E12B
F0 "fpga_front_end_bank_0" 60
F1 "fpga_front_end_bank_0.sch" 60
F2 "D[51..0]" B R 12350 8100 60 
F3 "VREF" I R 12350 8300 60 
F4 "VCCIO" I R 12350 8200 60 
$EndSheet
$Sheet
S 6800 3700 1700 900 
U 5109FB2D
F0 "usb0_interfaces" 60
F1 "usb0_interfaces.sch" 60
F2 "RX_VALID" O L 6800 4500 60 
F3 "RX_DATAK[1..0]" O L 6800 4400 60 
F4 "RX_DATA[15..0]" O L 6800 4300 60 
F5 "PCLK" O L 6800 4200 60 
F6 "TX_CLK" I L 6800 3800 60 
F7 "TX_DATA[15..0]" I L 6800 3900 60 
F8 "TX_DATAK[1..0]" I L 6800 4000 60 
F9 "ULPI_NXT" O R 8500 4200 60 
F10 "ULPI_DIR" O R 8500 4000 60 
F11 "ULPI_CLK" O R 8500 3800 60 
F12 "ULPI_STP" I R 8500 4100 60 
F13 "ULPI_DATA[7..0]" B R 8500 3900 60 
$EndSheet
$Sheet
S 4500 3700 1500 3900
U 5129BCC5
F0 "fpga_usb0" 60
F1 "fpga_usb0.sch" 60
F2 "USB0_PIPE_RX_VALID" I R 6000 4500 60 
F3 "USB0_PIPE_RX_DATAK[1..0]" I R 6000 4400 60 
F4 "USB0_PIPE_RX_DATA[15..0]" I R 6000 4300 60 
F5 "USB0_PIPE_PCLK" I R 6000 4200 60 
F6 "USB0_PIPE_TX_DATAK[1..0]" O R 6000 4000 60 
F7 "USB0_PIPE_TX_DATA[15..0]" O R 6000 3900 60 
F8 "USB0_PIPE_TX_CLK" O R 6000 3800 60 
F9 "USB0_TX_ELECIDLE" O R 6000 6100 60 
F10 "USB0_RX_ELECIDLE" B R 6000 6200 60 
F11 "USB0_RX_STATUS[2..0]" I R 6000 6300 60 
F12 "FPGA_CONF_DONE" O L 4500 5600 60 
F13 "USB0_ELAS_BUF_MODE" O R 6000 7500 60 
F14 "USB0_RATE" O R 6000 7400 60 
F15 "USB0_RX_TERMINATION" O R 6000 7300 60 
F16 "USB0_RX_POLARITY" O R 6000 7200 60 
F17 "USB0_TX_SWING" O R 6000 7100 60 
F18 "USB0_TX_MARGIN[2..0]" O R 6000 7000 60 
F19 "USB0_TX_DEEMPH[1..0]" O R 6000 6900 60 
F20 "USB0_TX_ONESZEROS" O R 6000 6800 60 
F21 "USB0_PWRPRESENT" I R 6000 6600 60 
F22 "USB0_PHY_STATUS" B R 6000 6500 60 
F23 "USB0_POWERDOWN[1..0]" O R 6000 6400 60 
F24 "USB0_TX_DETRX_LPBK" O R 6000 6000 60 
F25 "USB0_PHY_RESETN" O R 6000 5900 60 
F26 "VCCIO" I L 4500 5250 60 
$EndSheet
$Sheet
S 6800 5500 1300 2100
U 510A0455
F0 "usb0_configuration" 60
F1 "usb0_configuration.sch" 60
F2 "OUT_ENABLE" I L 6800 5700 60 
F3 "RESET#" I L 6800 5600 60 
F4 "ELAS_BUF_MODE" I L 6800 7500 60 
F5 "RATE" I L 6800 7400 60 
F6 "RX_TERMINATION" I L 6800 7300 60 
F7 "RX_POLARITY" I L 6800 7200 60 
F8 "TX_SWING" I L 6800 7100 60 
F9 "TX_MARGIN[2..0]" I L 6800 7000 60 
F10 "TX_DEEMPH[1..0]" I L 6800 6900 60 
F11 "TX_ONESZEROS" I L 6800 6800 60 
F12 "POWERPRESENT" O L 6800 6600 60 
F13 "PHY_STATUS" B L 6800 6500 60 
F14 "POWER_DOWN[1..0]" I L 6800 6400 60 
F15 "RX_STATUS[2..0]" O L 6800 6300 60 
F16 "RX_ELECIDLE" B L 6800 6200 60 
F17 "TX_ELECIDLE" I L 6800 6100 60 
F18 "TX_DETRX_LPBK" I L 6800 6000 60 
F19 "PHY_RESET#" I L 6800 5900 60 
$EndSheet
$Sheet
S 11150 6400 1200 600 
U 5129C23F
F0 "fpga_configuration" 60
F1 "fpga_configuration.sch" 60
F2 "VCCIO" I L 11150 6500 60 
$EndSheet
$Sheet
S 2900 1200 1000 400 
U 510239EE
F0 "ddr2_power" 60
F1 "ddr2_power.sch" 60
F2 "VCC_IO" I L 2900 1400 60 
F3 "VCC_SPD" I L 2900 1500 60 
F4 "VCC_CORE" I L 2900 1300 60 
$EndSheet
$Sheet
S 2900 3200 1000 800 
U 5109F714
F0 "usb0_power" 60
F1 "usb0_power.sch" 60
F2 "VCC_1V1D" I L 2900 3800 60 
F3 "VCC_1V1A" I L 2900 3900 60 
F4 "VCC_1V8A" I L 2900 3600 60 
F5 "VCC_3V3A" I L 2900 3300 60 
F6 "VCC_1V8D" I L 2900 3500 60 
$EndSheet
$Sheet
S 2900 1900 1000 1000
U 510239FC
F0 "fpga_power" 60
F1 "fpga_power.sch" 60
F2 "VCCD_PLL" I L 2900 2700 60 
F3 "VCCINT" I L 2900 2800 60 
F4 "VCCA" I L 2900 2600 60 
$EndSheet
$Sheet
S 900  1200 1200 2850
U 510B2194
F0 "power_ldo" 60
F1 "power_ldo.sch" 60
F2 "DDR2_1V8" O R 2100 1300 60 
F3 "USB_1V1D" O R 2100 3800 60 
F4 "USB_1V1A" O R 2100 3900 60 
F5 "FPGA_1V2D" O R 2100 2800 60 
F6 "USB_3V3A" O R 2100 3300 60 
F7 "USB_1V8D" O R 2100 3500 60 
F8 "USB_1V8A" O R 2100 3600 60 
$EndSheet
$EndSCHEMATC
