

================================================================
== Vivado HLS Report for 'saw'
================================================================
* Date:           Thu Apr 25 02:37:23 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        saw
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.48|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   41|    3|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|    1111|     999|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      5|    1562|    2429|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     405|
|Register         |        -|      -|     684|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      5|    3357|    3833|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |saw_CTRL_BUS_s_axi_U     |saw_CTRL_BUS_s_axi    |        0|      0|  113|  170|
    |saw_faddfsub_32nsbkb_U1  |saw_faddfsub_32nsbkb  |        0|      2|  205|  390|
    |saw_fdiv_32ns_32ndEe_U3  |saw_fdiv_32ns_32ndEe  |        0|      0|  761|  994|
    |saw_fmul_32ns_32ncud_U2  |saw_fmul_32ns_32ncud  |        0|      3|  143|  321|
    |saw_sitofp_32s_32_6_U4   |saw_sitofp_32s_32_6   |        0|      0|  340|  554|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5| 1562| 2429|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+-----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+-----+-----+------------+------------+
    |sh_assign_2_fu_384_p2    |     +    |      0|   32|   14|           8|           9|
    |sh_assign_fu_232_p2      |     +    |      0|   32|   14|           8|           9|
    |tmp_8_fu_502_p2          |     +    |      0|  101|   37|          32|          18|
    |tmp_9_fu_509_p2          |     +    |      0|   77|   29|          24|           1|
    |tmp_s_fu_344_p2          |     +    |      0|   77|   29|          24|          24|
    |tmp_12_fu_328_p2         |     -    |      0|   77|   29|           1|          24|
    |tmp_14_i_i_i1_fu_398_p2  |     -    |      0|   29|   13|           7|           8|
    |tmp_14_i_i_i_fu_246_p2   |     -    |      0|   29|   13|           7|           8|
    |tmp_22_i_i_i1_fu_484_p2  |     -    |      0|  101|   37|           1|          32|
    |ap_condition_787         |    and   |      0|    0|    2|           1|           1|
    |out_V_1_load_A           |    and   |      0|    0|    2|           1|           1|
    |out_V_1_load_B           |    and   |      0|    0|    2|           1|           1|
    |out_V_1_state_cmp_full   |   icmp   |      0|    0|    1|           2|           1|
    |tmp_3_fu_496_p2          |   icmp   |      0|    0|   16|          32|          16|
    |tmp_16_i_i_i1_fu_439_p2  |   lshr   |      0|   85|   73|          25|          25|
    |tmp_16_i_i_i_fu_287_p2   |   lshr   |      0|   85|   73|          25|          25|
    |p_Val2_4_fu_473_p3       |  select  |      0|    0|   31|           1|          31|
    |p_Val2_6_fu_490_p3       |  select  |      0|    0|   32|           1|          32|
    |sh_assign_1_fu_256_p3    |  select  |      0|    0|    9|           1|           9|
    |sh_assign_3_fu_408_p3    |  select  |      0|    0|    9|           1|           9|
    |step_V_fu_334_p3         |  select  |      0|    0|   24|           1|          24|
    |tmp_11_fu_321_p3         |  select  |      0|    0|   24|           1|          24|
    |tmp_17_i_i_i1_fu_445_p2  |    shl   |      0|  193|  243|          79|          79|
    |tmp_17_i_i_i_fu_293_p2   |    shl   |      0|  193|  243|          79|          79|
    +-------------------------+----------+-------+-----+-----+------------+------------+
    |Total                    |          |      0| 1111|  999|         363|         490|
    +-------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  189|         43|    1|         43|
    |err_new_phi_fu_153_p6     |   15|          3|   32|         96|
    |err_new_reg_149           |    9|          2|   32|         64|
    |grp_fu_162_opcode         |   15|          3|    2|          6|
    |grp_fu_162_p0             |   15|          3|   32|         96|
    |grp_fu_162_p1             |   15|          3|   32|         96|
    |grp_fu_166_p0             |   15|          3|   32|         96|
    |grp_fu_166_p1             |   15|          3|   32|         96|
    |grp_fu_172_p0             |   15|          3|   32|         96|
    |grp_fu_172_p1             |   15|          3|   32|         96|
    |grp_fu_179_p0             |   21|          4|   32|        128|
    |out_V_1_data_out          |    9|          2|   32|         64|
    |out_V_1_state             |   15|          3|    2|          6|
    |out_V_TDATA_blk_n         |    9|          2|    1|          2|
    |val_V_flag_phi_fu_125_p6  |    9|          2|    1|          2|
    |val_V_new_phi_fu_140_p6   |   15|          3|   24|         72|
    |val_V_new_reg_136         |    9|          2|   24|         48|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  405|         87|  375|       1107|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  42|   0|   42|          0|
    |err                          |  32|   0|   32|          0|
    |err_new_reg_149              |  32|   0|   32|          0|
    |freq_0_data_reg              |  32|   0|   32|          0|
    |freq_0_vld_reg               |   0|   0|    1|          1|
    |fstep_reg_561                |  32|   0|   32|          0|
    |isNeg_1_reg_629              |   1|   0|    1|          0|
    |isNeg_reg_577                |   1|   0|    1|          0|
    |loc_V_1_reg_572              |  23|   0|   23|          0|
    |loc_V_3_reg_624              |  23|   0|   23|          0|
    |out_V_1_payload_A            |  32|   0|   32|          0|
    |out_V_1_payload_B            |  32|   0|   32|          0|
    |out_V_1_sel_rd               |   1|   0|    1|          0|
    |out_V_1_sel_wr               |   1|   0|    1|          0|
    |out_V_1_state                |   2|   0|    2|          0|
    |p_Result_1_reg_619           |   1|   0|    1|          0|
    |p_Result_s_reg_567           |   1|   0|    1|          0|
    |reg_182                      |  32|   0|   32|          0|
    |reg_189                      |  32|   0|   32|          0|
    |sh_assign_1_reg_582          |   9|   0|    9|          0|
    |sh_assign_3_reg_634          |   9|   0|    9|          0|
    |tmp_11_reg_588               |  24|   0|   24|          0|
    |tmp_12_reg_593               |  24|   0|   24|          0|
    |tmp_19_i_i_i1_reg_640        |  31|   0|   32|          1|
    |tmp_22_i_i_i1_reg_645        |  32|   0|   32|          0|
    |tmp_2_reg_551                |  32|   0|   32|          0|
    |tmp_7_reg_556                |  32|   0|   32|          0|
    |tmp_s_reg_603                |  24|   0|   24|          0|
    |user_writing_V_0_data_reg    |   1|   0|    1|          0|
    |user_writing_V_0_vld_reg     |   0|   0|    1|          1|
    |user_writing_V_read_reg_527  |   1|   0|    1|          0|
    |val_V                        |  24|   0|   24|          0|
    |val_V_flag_reg_121           |   1|   0|    1|          0|
    |val_V_new_reg_136            |  24|   0|   24|          0|
    |vol_0_data_reg               |  32|   0|   32|          0|
    |vol_0_vld_reg                |   0|   0|    1|          1|
    |vol_read_reg_531             |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 684|   0|  688|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |      saw     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |      saw     | return value |
|out_V_TDATA             | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID            | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY            |  in |    1|     axis     |     out_V    |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

