Analysis & Synthesis report for ProcessorRV
Wed Jun 24 12:41:14 2020
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Port Connectivity Checks: "FlipFlop:FF31"
 11. Port Connectivity Checks: "FlipFlop:FF30"
 12. Port Connectivity Checks: "FlipFlop:FF29"
 13. Port Connectivity Checks: "FlipFlop:FF28"
 14. Port Connectivity Checks: "FlipFlop:FF27"
 15. Port Connectivity Checks: "FlipFlop:FF26"
 16. Port Connectivity Checks: "FlipFlop:FF25"
 17. Port Connectivity Checks: "FlipFlop:FF24"
 18. Port Connectivity Checks: "FlipFlop:FF23"
 19. Port Connectivity Checks: "FlipFlop:FF22"
 20. Port Connectivity Checks: "FlipFlop:FF21"
 21. Port Connectivity Checks: "FlipFlop:FF20"
 22. Port Connectivity Checks: "FlipFlop:FF19"
 23. Port Connectivity Checks: "FlipFlop:FF18"
 24. Port Connectivity Checks: "FlipFlop:FF17"
 25. Port Connectivity Checks: "FlipFlop:FF16"
 26. Port Connectivity Checks: "FlipFlop:FF15"
 27. Port Connectivity Checks: "FlipFlop:FF14"
 28. Port Connectivity Checks: "FlipFlop:FF13"
 29. Port Connectivity Checks: "FlipFlop:FF12"
 30. Port Connectivity Checks: "FlipFlop:FF11"
 31. Port Connectivity Checks: "FlipFlop:FF10"
 32. Port Connectivity Checks: "FlipFlop:FF9"
 33. Port Connectivity Checks: "FlipFlop:FF8"
 34. Port Connectivity Checks: "FlipFlop:FF7"
 35. Port Connectivity Checks: "FlipFlop:FF6"
 36. Port Connectivity Checks: "FlipFlop:FF5"
 37. Port Connectivity Checks: "FlipFlop:FF4"
 38. Port Connectivity Checks: "FlipFlop:FF3"
 39. Port Connectivity Checks: "FlipFlop:FF2"
 40. Port Connectivity Checks: "FlipFlop:FF1"
 41. Port Connectivity Checks: "FlipFlop:FF0"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 24 12:41:14 2020       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; ProcessorRV                                 ;
; Top-level Entity Name           ; Counter                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 32                                          ;
; Total pins                      ; 76                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9E7F35C8     ;                    ;
; Top-level entity name                                                           ; Counter            ; ProcessorRV        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                         ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+
; VHDL/FlipFlop.vhd                ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FlipFlop.vhd ;         ;
; VHDL/Counter.vhd                 ; yes             ; User VHDL File  ; C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Counter.vhd  ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 54                       ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 66                       ;
;     -- 7 input functions                    ; 8                        ;
;     -- 6 input functions                    ; 33                       ;
;     -- 5 input functions                    ; 13                       ;
;     -- 4 input functions                    ; 1                        ;
;     -- <=3 input functions                  ; 11                       ;
;                                             ;                          ;
; Dedicated logic registers                   ; 32                       ;
;                                             ;                          ;
; I/O pins                                    ; 76                       ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; Control_Counter[1]~input ;
; Maximum fan-out                             ; 34                       ;
; Total fan-out                               ; 543                      ;
; Average fan-out                             ; 2.17                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                          ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name    ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------+--------------+
; |Counter                   ; 66 (24)           ; 32 (0)       ; 0                 ; 0          ; 76   ; 0            ; |Counter               ; work         ;
;    |FlipFlop:FF0|          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF0  ; work         ;
;    |FlipFlop:FF10|         ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF10 ; work         ;
;    |FlipFlop:FF11|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF11 ; work         ;
;    |FlipFlop:FF12|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF12 ; work         ;
;    |FlipFlop:FF13|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF13 ; work         ;
;    |FlipFlop:FF14|         ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF14 ; work         ;
;    |FlipFlop:FF15|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF15 ; work         ;
;    |FlipFlop:FF16|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF16 ; work         ;
;    |FlipFlop:FF17|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF17 ; work         ;
;    |FlipFlop:FF18|         ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF18 ; work         ;
;    |FlipFlop:FF19|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF19 ; work         ;
;    |FlipFlop:FF1|          ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF1  ; work         ;
;    |FlipFlop:FF20|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF20 ; work         ;
;    |FlipFlop:FF21|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF21 ; work         ;
;    |FlipFlop:FF22|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF22 ; work         ;
;    |FlipFlop:FF23|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF23 ; work         ;
;    |FlipFlop:FF24|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF24 ; work         ;
;    |FlipFlop:FF25|         ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF25 ; work         ;
;    |FlipFlop:FF26|         ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF26 ; work         ;
;    |FlipFlop:FF27|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF27 ; work         ;
;    |FlipFlop:FF28|         ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF28 ; work         ;
;    |FlipFlop:FF29|         ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF29 ; work         ;
;    |FlipFlop:FF2|          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF2  ; work         ;
;    |FlipFlop:FF30|         ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF30 ; work         ;
;    |FlipFlop:FF31|         ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF31 ; work         ;
;    |FlipFlop:FF3|          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF3  ; work         ;
;    |FlipFlop:FF4|          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF4  ; work         ;
;    |FlipFlop:FF5|          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF5  ; work         ;
;    |FlipFlop:FF6|          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF6  ; work         ;
;    |FlipFlop:FF7|          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF7  ; work         ;
;    |FlipFlop:FF8|          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF8  ; work         ;
;    |FlipFlop:FF9|          ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Counter|FlipFlop:FF9  ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; FlipFlop:FF0|Q                          ; 7       ;
; FlipFlop:FF1|Q                          ; 6       ;
; FlipFlop:FF2|Q                          ; 5       ;
; FlipFlop:FF3|Q                          ; 5       ;
; FlipFlop:FF4|Q                          ; 6       ;
; FlipFlop:FF5|Q                          ; 6       ;
; FlipFlop:FF6|Q                          ; 5       ;
; FlipFlop:FF7|Q                          ; 5       ;
; FlipFlop:FF8|Q                          ; 7       ;
; FlipFlop:FF9|Q                          ; 6       ;
; FlipFlop:FF10|Q                         ; 5       ;
; FlipFlop:FF11|Q                         ; 5       ;
; FlipFlop:FF12|Q                         ; 7       ;
; FlipFlop:FF13|Q                         ; 6       ;
; FlipFlop:FF14|Q                         ; 5       ;
; FlipFlop:FF15|Q                         ; 5       ;
; FlipFlop:FF16|Q                         ; 7       ;
; FlipFlop:FF17|Q                         ; 6       ;
; FlipFlop:FF18|Q                         ; 5       ;
; FlipFlop:FF19|Q                         ; 6       ;
; FlipFlop:FF20|Q                         ; 7       ;
; FlipFlop:FF21|Q                         ; 6       ;
; FlipFlop:FF22|Q                         ; 5       ;
; FlipFlop:FF23|Q                         ; 7       ;
; FlipFlop:FF24|Q                         ; 7       ;
; FlipFlop:FF25|Q                         ; 6       ;
; FlipFlop:FF26|Q                         ; 5       ;
; FlipFlop:FF27|Q                         ; 7       ;
; FlipFlop:FF28|Q                         ; 6       ;
; FlipFlop:FF29|Q                         ; 5       ;
; FlipFlop:FF30|Q                         ; 4       ;
; FlipFlop:FF31|Q                         ; 3       ;
; Total number of inverted registers = 32 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF31" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF30" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF29" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF28" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF27" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF26" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF25" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF24" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF23" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF22" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF21" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF20" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF19" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF18" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF17" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF16" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF15" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF14" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF13" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF12" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF11" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF10" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; set  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF9" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; set  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF8" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; set  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF7" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; set  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF6" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; set  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF5" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; set  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF4" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; set  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF3" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; set  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF2" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; set  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF1" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; set  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "FlipFlop:FF0" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; set  ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 32                          ;
;     CLR               ; 32                          ;
; arriav_lcell_comb     ; 99                          ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 91                          ;
;         1 data inputs ; 41                          ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 13                          ;
;         6 data inputs ; 33                          ;
; boundary_port         ; 76                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Jun 24 12:41:04 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProcessorRV -c ProcessorRV
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/logicalshiftright.vhd
    Info (12022): Found design unit 1: LogicalShiftRight-LogicalShiftRightArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LogicalShiftRight.vhd Line: 38
    Info (12023): Found entity 1: LogicalShiftRight File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LogicalShiftRight.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/singlepartialproduct.vhd
    Info (12022): Found design unit 1: SinglePartialProduct-SinglePartialProductArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/SinglePartialProduct.vhd Line: 41
    Info (12023): Found entity 1: SinglePartialProduct File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/SinglePartialProduct.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/fullpartialproduct.vhd
    Info (12022): Found design unit 1: FullPartialProduct-FullPartialProductArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FullPartialProduct.vhd Line: 37
    Info (12023): Found entity 1: FullPartialProduct File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FullPartialProduct.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/boothdecoder.vhd
    Info (12022): Found design unit 1: BoothDecoder-BoothDecoderArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BoothDecoder.vhd Line: 37
    Info (12023): Found entity 1: BoothDecoder File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BoothDecoder.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/processorrv.vhd
    Info (12022): Found design unit 1: ProcessorRV-ProcessorRVArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ProcessorRV.vhd Line: 49
    Info (12023): Found entity 1: ProcessorRV File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ProcessorRV.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/pc.vhd
    Info (12022): Found design unit 1: PC-PCArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/PC.vhd Line: 38
    Info (12023): Found entity 1: PC File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/PC.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/ir.vhd
    Info (12022): Found design unit 1: IR-IRArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/IR.vhd Line: 41
    Info (12023): Found entity 1: IR File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/IR.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder32.vhd
    Info (12022): Found design unit 1: CRAAdder32-CRAAdder32Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder32.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder32 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder32.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder30.vhd
    Info (12022): Found design unit 1: CRAAdder30-CRAAdder30Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder30.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder30 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder30.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder26.vhd
    Info (12022): Found design unit 1: CRAAdder26-CRAAdder26Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder26.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder26 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder26.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder22.vhd
    Info (12022): Found design unit 1: CRAAdder22-CRAAdder22Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder22.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder22 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder22.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder18.vhd
    Info (12022): Found design unit 1: CRAAdder18-CRAAdder18Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder18.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder18 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder18.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder14.vhd
    Info (12022): Found design unit 1: CRAAdder14-CRAAdder14Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder14.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder14 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder14.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder10.vhd
    Info (12022): Found design unit 1: CRAAdder10-CRAAdder10Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder10.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder10 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder10.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/craadder6.vhd
    Info (12022): Found design unit 1: CRAAdder6-CRAAdder6Arch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder6.vhd Line: 35
    Info (12023): Found entity 1: CRAAdder6 File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/CRAAdder6.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/multiplier32bits.vhd
    Info (12022): Found design unit 1: Multiplier32Bits-Multiplier32BitsArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 30
    Info (12023): Found entity 1: Multiplier32Bits File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Multiplier32Bits.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockand.vhd
    Info (12022): Found design unit 1: BlockAnd-BlockAndArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockAnd.vhd Line: 31
    Info (12023): Found entity 1: BlockAnd File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockAnd.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockor.vhd
    Info (12022): Found design unit 1: BlockOr-BlockOrArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockOr.vhd Line: 31
    Info (12023): Found entity 1: BlockOr File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockOr.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/blockxor.vhd
    Info (12022): Found design unit 1: BlockXor-BlockXorArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockXor.vhd Line: 31
    Info (12023): Found entity 1: BlockXor File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/BlockXor.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/leftshift.vhd
    Info (12022): Found design unit 1: LeftShift-LeftShiftArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LeftShift.vhd Line: 38
    Info (12023): Found entity 1: LeftShift File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/LeftShift.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/arithmeticshiftright.vhd
    Info (12022): Found design unit 1: ArithmeticShiftRight-ArithmeticShiftRightArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ArithmeticShiftRight.vhd Line: 38
    Info (12023): Found entity 1: ArithmeticShiftRight File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ArithmeticShiftRight.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/alu.vhd
    Info (12022): Found design unit 1: ALU-ALUArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 81
    Info (12023): Found entity 1: ALU File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/ALU.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/flipflop.vhd
    Info (12022): Found design unit 1: FlipFlop-FlipFlopArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FlipFlop.vhd Line: 26
    Info (12023): Found entity 1: FlipFlop File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FlipFlop.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/counter.vhd
    Info (12022): Found design unit 1: Counter-CounterArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Counter.vhd Line: 34
    Info (12023): Found entity 1: Counter File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Counter.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file vhdl/mar.vhd
    Info (12022): Found design unit 1: MAR-MARArch File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/MAR.vhd Line: 42
    Info (12023): Found entity 1: MAR File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/MAR.vhd Line: 11
Info (12127): Elaborating entity "Counter" for the top level hierarchy
Info (12128): Elaborating entity "FlipFlop" for hierarchy "FlipFlop:FF0" File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/Counter.vhd Line: 124
Warning (10492): VHDL Process Statement warning at FlipFlop.vhd(42): signal "Set" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FlipFlop.vhd Line: 42
Warning (10492): VHDL Process Statement warning at FlipFlop.vhd(46): signal "Set" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FlipFlop.vhd Line: 46
Info (13000): Registers with preset signals will power-up high File: C:/Users/usuario/Documents/GitHub/RISC-V-Processor-AHPL/Invenio RV/VHDL/FlipFlop.vhd Line: 17
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 142 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 43 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 66 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5025 megabytes
    Info: Processing ended: Wed Jun 24 12:41:14 2020
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:22


