# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Module_9.srcs/sources_1/new/CLA.v" \
"../../../../Module_9.srcs/sources_1/new/FullAdder_bitslice.v" \
"../../../../Module_9.srcs/sources_1/new/SubAdder.v" \
"../../../../Module_9.srcs/sources_1/imports/Parts/ssd_mux.v" \
"../../../../Module_9.srcs/sources_1/imports/Parts/ssd_dec.v" \
"../../../../../Parts/PIPO.v" \
"../../../../Module_9.ip_user_files/bd/S_ADDER/ip/S_ADDER_SubAdder_0_1/sim/S_ADDER_SubAdder_0_1.v" \
"../../../../Module_9.ip_user_files/bd/S_ADDER/ip/S_ADDER_ssd_mux_0_0/sim/S_ADDER_ssd_mux_0_0.v" \
"../../../../Module_9.ip_user_files/bd/S_ADDER/ip/S_ADDER_ssd_dec_0_0/sim/S_ADDER_ssd_dec_0_0.v" \
"../../../../Module_9.ip_user_files/bd/S_ADDER/ip/S_ADDER_xlslice_0_0/sim/S_ADDER_xlslice_0_0.v" \
"../../../../Module_9.ip_user_files/bd/S_ADDER/ip/S_ADDER_xlslice_1_0/sim/S_ADDER_xlslice_1_0.v" \
"../../../../Module_9.ip_user_files/bd/S_ADDER/ip/S_ADDER_PIPO_0_0/sim/S_ADDER_PIPO_0_0.v" \
"../../../../Module_9.ip_user_files/bd/S_ADDER/sim/S_ADDER.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
