<?xml version="1.0" encoding="utf-8"?>
<module id="SPI" HW_revision="1" XML_version="1" description="Serial Port Interface">
	<register id="SPIGCR0" acronym="SPIGCR0" offset="0x00" width="32" description="SPI Global Control Register 0">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved  Bits" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RESET" width="1" begin="0" end="0" resetval="0" description="Soft Reset" range="" rwaccess="RW">
			<bitenum id="Yes" value="0" token="Yes" description=""/>
			<bitenum id="No" value="1" token="No" description=""/>
		</bitfield>
	</register>
	<register id="SPIGCR1" acronym="SPIGCR1" offset="0x04" width="32" description="SPI Global control regsiter 1">
		<bitfield id="_RESV" width="7" begin="31" end="25" resetval="0" description="Reserved  " range="" rwaccess="N">
		</bitfield>
		<bitfield id="SPIEN" width="1" begin="24" end="24" resetval="0" description="SPI Enable" range="" rwaccess="RW">
			<bitenum id="InReset" value="0" token="InReset" description="Module in reset"/>
			<bitenum id="Active" value="1" token="Active" description="Activates SPI"/>
		</bitfield>
		<bitfield id="_RESV" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="LOOPBK" width="1" begin="16" end="16" resetval="0" description="Internal loopback test mode" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PWRDN" width="1" begin="8" end="8" resetval="0" description="SPI Power Down Mode" range="" rwaccess="RW">
			<bitenum id="Active" value="0" token="Active" description=""/>
			<bitenum id="Pwrdn" value="1" token="Pwrdn" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="6" begin="7" end="2" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CLKMOD" width="1" begin="1" end="1" resetval="0" description="Clock Mode" range="" rwaccess="RW">
			<bitenum id="External" value="0" token="External" description=""/>
			<bitenum id="Internal" value="1" token="Internal" description=""/>
		</bitfield>
		<bitfield id="MASTER" width="1" begin="0" end="0" resetval="0" description="Master: SPISIMO/SPISOMI pin direction determination" range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
	</register>
	<register id="SPIINT0" acronym="SPIINT0" offset="0x08" width="32" description="Interrupt Register">
		<bitfield id="_RESV" width="7" begin="31" end="25" resetval="0" description="Reserved " range="" rwaccess="N">
		</bitfield>
		<bitfield id="ENAHIGHZ" width="1" begin="24" end="24" resetval="0" description="SPIENA pin high-z enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="7" begin="23" end="17" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="DMAREQ" width="1" begin="16" end="16" resetval="0" description="DMA Request Enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RXINT" width="1" begin="8" end="8" resetval="0" description="RX interrupt enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="OVRNINT" width="1" begin="6" end="6" resetval="0" description="Overrun interrupt enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="5" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="BITERR" width="1" begin="4" end="4" resetval="0" description="Bit error enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="DESYNC" width="1" begin="3" end="3" resetval="0" description="desync interrupt eanble" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="PARERR" width="1" begin="2" end="2" resetval="0" description="Parity error enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0" description="Time out interrupt enable" range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="SPILVL" acronym="SPILVL" offset="0x0C" width="32" description="Maps the interrupts to different interrupt lines.">
		<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RXINT" width="1" begin="8" end="8" resetval="0" description="RX interrupt Level" range="" rwaccess="RW">
			<bitenum id="INT0" value="0" token="INT0" description=""/>
			<bitenum id="INT1" value="1" token="INT1" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="OVRNINT" width="1" begin="6" end="6" resetval="0" description="RX Overrun Interrupt Level" range="" rwaccess="RW">
			<bitenum id="INT0" value="0" token="INT0" description=""/>
			<bitenum id="INT1" value="1" token="INT1" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="5" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="BITERR" width="1" begin="4" end="4" resetval="0" description="Bit error interrupt Level" range="" rwaccess="RW">
			<bitenum id="INT0" value="0" token="INT0" description=""/>
			<bitenum id="INT1" value="1" token="INT1" description=""/>
		</bitfield>
		<bitfield id="DESYNC" width="1" begin="3" end="3" resetval="0" description="Desync Interrupt Level" range="" rwaccess="">
			<bitenum id="INT0" value="0" token="INT0" description=""/>
			<bitenum id="INT1" value="1" token="INT1" description=""/>
		</bitfield>
		<bitfield id="PARERR" width="1" begin="2" end="2" resetval="0" description="Parity Interrupt Level" range="" rwaccess="RW">
			<bitenum id="INT0" value="0" token="INT0" description=""/>
			<bitenum id="INT1" value="1" token="INT1" description=""/>
		</bitfield>
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0" description="Time out Interrupt Level" range="" rwaccess="RW">
			<bitenum id="INT0" value="0" token="INT0" description=""/>
			<bitenum id="INT1" value="1" token="INT1" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="SPIFLG" acronym="SPIFLG" offset="0x10" width="32" description="SPI Flag Status register">
		<bitfield id="_RESV" width="23" begin="31" end="9" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RXINTFLAG" width="1" begin="8" end="8" resetval="0" description="RX interrupt flag" range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RCVROVRN" width="1" begin="6" end="6" resetval="0" description="RX overrun flag" range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="5" end="5" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="BITERROR" width="1" begin="4" end="4" resetval="0" description="Bit error flag" range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="DESYNC" width="1" begin="3" end="3" resetval="0" description="Desync error flag" range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="PARITYERR" width="1" begin="2" end="2" resetval="0" description="Parity Error Flag" range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0" description="Time out error flag" range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="SPIPC0" acronym="SPIPC0" offset="0x14" width="32" description="Pin Control Register">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOMIFUN" width="1" begin="11" end="11" resetval="0" description="Slave out, master in function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="SIMOFUN" width="1" begin="10" end="10" resetval="0" description="Slave in, Master out" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="CLKFUN" width="1" begin="9" end="9" resetval="0" description="SPI clock function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="ENAFUN" width="1" begin="8" end="8" resetval="0" description="SPIENA function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="SCSFUN7" width="1" begin="7" end="7" resetval="0" description="SPISCSx function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="SCSFUN6" width="1" begin="6" end="6" resetval="0" description="SPISCSx function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="SCSFUN5" width="1" begin="5" end="5" resetval="0" description="SPISCSx function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="SCSFUN4" width="1" begin="4" end="4" resetval="0" description="SPISCSx function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="SCSFUN3" width="1" begin="3" end="3" resetval="0" description="SPISCSx function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="SCSFUN2" width="1" begin="2" end="2" resetval="0" description="SPISCSx function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="SCSFUN1" width="1" begin="1" end="1" resetval="0" description="SPISCSx function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
		<bitfield id="SCSFUN0" width="1" begin="0" end="0" resetval="0" description="SPISCSx function" range="" rwaccess="RW">
			<bitenum id="GPIO" value="0" token="GPIO" description=""/>
			<bitenum id="SPI" value="1" token="SPI" description=""/>
		</bitfield>
	</register>
	<register id="SPIPC1" acronym="SPIPC1" offset="0x18" width="32" description="SPI Pin control register 1">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOMIDIR" width="1" begin="11" end="11" resetval="0" description="Slave out, master direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="SIMODIR" width="1" begin="10" end="10" resetval="0" description="Slave in, Master out direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="CLKDIR" width="1" begin="9" end="9" resetval="0" description="SPI clock direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="ENADIR" width="1" begin="8" end="8" resetval="0" description="SPIENA direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="SCSDIR7" width="1" begin="7" end="7" resetval="0" description="SPISCSx direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="SCSDIR6" width="1" begin="6" end="6" resetval="0" description="SPISCSx direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="SCSDIR5" width="1" begin="5" end="5" resetval="0" description="SPISCSx direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="SCSDIR4" width="1" begin="4" end="4" resetval="0" description="SPISCSx direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="SCSDIR3" width="1" begin="3" end="3" resetval="0" description="SPISCSx direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="SCSDIR2" width="1" begin="2" end="2" resetval="0" description="SPISCSx direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="SCSDIR1" width="1" begin="1" end="1" resetval="0" description="SPISCSx direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
		<bitfield id="SCSDIR0" width="1" begin="0" end="0" resetval="0" description="SPISCSx direction" range="" rwaccess="RW">
			<bitenum id="In" value="0" token="In" description=""/>
			<bitenum id="Out" value="1" token="Out" description=""/>
		</bitfield>
	</register>
	<register id="SPIPC2" acronym="SPIPC2" offset="0x1C" width="32" description="SPI Pin control register 2">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOMI" width="1" begin="11" end="11" resetval="0" description="Slave out, master data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SIMODIN" width="1" begin="10" end="10" resetval="0" description="Slave in, Master out data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="CLKDIN" width="1" begin="9" end="9" resetval="0" description="SPI clock data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="ENADIN" width="1" begin="8" end="8" resetval="0" description="SPIENA data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDIN7" width="1" begin="7" end="7" resetval="0" description="SPISCSx data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDIN6" width="1" begin="6" end="6" resetval="0" description="SPISCSx data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDIN5" width="1" begin="5" end="5" resetval="0" description="SPISCSx data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDIN4" width="1" begin="4" end="4" resetval="0" description="SPISCSx data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDIN3" width="1" begin="3" end="3" resetval="0" description="SPISCSx data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDIN2" width="1" begin="2" end="2" resetval="0" description="SPISCSx data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDIN1" width="1" begin="1" end="1" resetval="0" description="SPISCSx data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDIN0" width="1" begin="0" end="0" resetval="0" description="SPISCSx data in" range="" rwaccess="R">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
	</register>
	<register id="SPIPC3" acronym="SPIPC3" offset="0x20" width="32" description="SPI Pin control register 3">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOMIDOUT" width="1" begin="11" end="11" resetval="0" description="Slave out, master in data out write" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SIMODOUT" width="1" begin="10" end="10" resetval="0" description="Slave in, Master out" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="CLKDOUT" width="1" begin="9" end="9" resetval="0" description="SPI clock data out write" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="ENADOUT" width="1" begin="8" end="8" resetval="0" description="SPIENA data out write" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDOUT7" width="1" begin="7" end="7" resetval="0" description="SPISCSx data out write" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDOUT6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDOUT5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDOUT4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDOUT3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDOUT2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDOUT1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSDOUT0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description=""/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
	</register>
	<register id="SPIPC4" acronym="SPIPC4" offset="0x24" width="32" description="SPI Pin Control Register 4">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOMISET" width="1" begin="11" end="11" resetval="0" description="Slave out, master in dataout set." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPISOMI pin. Read 0: Current Value on SPISOMI pin is logic 0. 1: Current value on SPISOMI pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SIMOSET" width="1" begin="10" end="10" resetval="0" description="Slave in, Master out" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPISIMO pin. Read 0: Current Value on SPISIMO pin is logic 0. 1: Current value on SPISIMO pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="CLKSET" width="1" begin="9" end="9" resetval="0" description="SPI clock dataout set." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPICLK pin. Read 0: Current Value on SPICLK pin is logic 0. 1: Current value on SPICLK pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="ENASET" width="1" begin="8" end="8" resetval="0" description="SPIENA dataout set." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPIENA pin. Read 0: Current Value on SPIENA pin is logic 0. 1: Current value on SPIENA pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSSET7" width="1" begin="7" end="7" resetval="0" description="SPISCSx dataout set." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPISOMI pin. Read 0: Current Value on SPISOMI pin is logic 0. 1: Current value on SPISOMI pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSSET6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPISIMO pin. Read 0: Current Value on SPISIMO pin is logic 0. 1: Current value on SPISIMO pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSSET5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPICLK pin. Read 0: Current Value on SPICLK pin is logic 0. 1: Current value on SPICLK pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSSET4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPIENA pin. Read 0: Current Value on SPIENA pin is logic 0. 1: Current value on SPIENA pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSSET3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPISOMI pin. Read 0: Current Value on SPISOMI pin is logic 0. 1: Current value on SPISOMI pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSSET2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPISIMO pin. Read 0: Current Value on SPISIMO pin is logic 0. 1: Current value on SPISIMO pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSSET1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPICLK pin. Read 0: Current Value on SPICLK pin is logic 0. 1: Current value on SPICLK pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSSET0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 1 placed on SPIENA pin. Read 0: Current Value on SPIENA pin is logic 0. 1: Current value on SPIENA pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
	</register>
	<register id="SPIPC5" acronym="SPIPC5" offset="0x28" width="32" description="SPI Pin Control Register">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOMICLR" width="1" begin="11" end="11" resetval="0" description="Slave out, master in dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPISOMI pin. Read 0: Current Value on SPISOMI pin is logic 0. 1: Current value on SPISOMI pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SIMOCLR" width="1" begin="10" end="10" resetval="0" description="Slave in, Master out" range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPISIMO pin. Read 0: Current Value on SPISIMO pin is logic 0. 1: Current value on SPISIMO pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="CLKCLR" width="1" begin="9" end="9" resetval="0" description="SPI clock dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPICLK pin. Read 0: Current Value on SPICLK pin is logic 0. 1: Current value on SPICLK pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="ENACLR" width="1" begin="8" end="8" resetval="0" description="SPIENA dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPIENA pin. Read 0: Current Value on SPIENA pin is logic 0. 1: Current value on SPIENA pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSCLR7" width="1" begin="7" end="7" resetval="0" description="SPISCSx dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPISOMI pin. Read 0: Current Value on SPISOMI pin is logic 0. 1: Current value on SPISOMI pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSCLR6" width="1" begin="6" end="6" resetval="0" description="SPISCSx dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPISIMO pin. Read 0: Current Value on SPISIMO pin is logic 0. 1: Current value on SPISIMO pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSCLR5" width="1" begin="5" end="5" resetval="0" description="SPISCSx dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPICLK pin. Read 0: Current Value on SPICLK pin is logic 0. 1: Current value on SPICLK pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSCLR4" width="1" begin="4" end="4" resetval="0" description="SPISCSx dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPIENA pin. Read 0: Current Value on SPIENA pin is logic 0. 1: Current value on SPIENA pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSCLR3" width="1" begin="3" end="3" resetval="0" description="SPISCSx dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPISOMI pin. Read 0: Current Value on SPISOMI pin is logic 0. 1: Current value on SPISOMI pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSCLR2" width="1" begin="2" end="2" resetval="0" description="SPISCSx dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPISIMO pin. Read 0: Current Value on SPISIMO pin is logic 0. 1: Current value on SPISIMO pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSCLR1" width="1" begin="1" end="1" resetval="0" description="SPISCSx dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPICLK pin. Read 0: Current Value on SPICLK pin is logic 0. 1: Current value on SPICLK pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
		<bitfield id="SCSCLR0" width="1" begin="0" end="0" resetval="0" description="SPISCSx dataout clear." range="" rwaccess="RW">
			<bitenum id="LO" value="0" token="LO" description="Write:  0: Has no effect 1: Logic 0 placed on SPIENA pin. Read 0: Current Value on SPIENA pin is logic 0. 1: Current value on SPIENA pin is logic 1."/>
			<bitenum id="HI" value="1" token="HI" description=""/>
		</bitfield>
	</register>
	<register id="SPIPC6" acronym="SPIPC6" offset="0x2C" width="32" description="SPI Pin Control Register 6">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOMIPDR" width="1" begin="11" end="11" resetval="0" description="Slave out, master in Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description="SOMIDIR=1, SOMIDOUT=1 0: Output value on SPISOMI pin is .ogic 1 1: Output value on SPISOMI pin is Tri-stated."/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="SIMOPDR" width="1" begin="10" end="10" resetval="0" description="Slave in, Master out" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description="0: Output value on SPISIMO pin is logic '1'. 1: Output value on SPISIMO pin is Tri-stated."/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="CLKPDR" width="1" begin="9" end="9" resetval="0" description="SPI clock Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description="0: Output value on SPICLK is logic '1'. 1: Output value on SPICLK is Tr-stated."/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="ENAPDR" width="1" begin="8" end="8" resetval="0" description="SPIENA Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description="0: Output value on SPIENA pin is logic '1'. 1:Output value on SPIENA pin is tri-stated."/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="SCSPDR7" width="1" begin="7" end="7" resetval="0" description="SPISCSx Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description="0: Output value on SPISCSx pinis logic '1'. 1: Output value on SPISCSx is tri-stated."/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="SCSPDR6" width="1" begin="6" end="6" resetval="0" description="SPISCSx Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description=""/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="SCSPDR5" width="1" begin="5" end="5" resetval="0" description="SPISCSx Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description=""/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="SCSPDR4" width="1" begin="4" end="4" resetval="0" description="SPISCSx Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description=""/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="SCSPDR3" width="1" begin="3" end="3" resetval="0" description="SPISCSx Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description=""/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="SCSPDR2" width="1" begin="2" end="2" resetval="0" description="SPISCSx Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description=""/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="SCSPDR1" width="1" begin="1" end="1" resetval="0" description="SPISCSx Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description=""/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
		<bitfield id="SCSPDR0" width="1" begin="0" end="0" resetval="0" description="SPISCSx Open Drain Enable" range="" rwaccess="RW">
			<bitenum id="Logic1" value="0" token="Logic1" description=""/>
			<bitenum id="Tristate" value="1" token="Tristate" description=""/>
		</bitfield>
	</register>
	<register id="SPIPC7" acronym="SPIPC7" offset="0x30" width="32" description="SPI Pin Control Register 7">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOMIIPE" width="1" begin="11" end="11" resetval="0" description="Slave out, master in Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description="SOMIDIR=0 0: Pull Control on SPISOMI pin is enabled. 1: Pull Control on SPISOMI pin is Disabled."/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="SIMOIPE" width="1" begin="10" end="10" resetval="0" description="Slave in, Master out Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description="0: Pull Control on SPISIMO pin is enabled. 1: Pull Control on SPISIMO pin is Disabled."/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="CLKIPE" width="1" begin="9" end="9" resetval="0" description="SPI clock Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description="0: Pull Control on SPICLK is enabled. 1: Pull Control on SPICLK is Disabled"/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="ENAIPE" width="1" begin="8" end="8" resetval="0" description="SPIENA Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description="0: Pull Control on SPIENA pin is enabled. 1:Pull Control on SPIENA pin is disabled.."/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="SCSIPE7" width="1" begin="7" end="7" resetval="0" description="SPISCSx Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description="0: Pull Control on SPISCSx pin is enabled. 1: Pull Control on SPISCSx is disabled."/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="SCSIPE6" width="1" begin="6" end="6" resetval="0" description="SPISCSx Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description=""/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="SCSIPE5" width="1" begin="5" end="5" resetval="0" description="SPISCSx Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description=""/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="SCSIPE4" width="1" begin="4" end="4" resetval="0" description="SPISCSx Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description=""/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="SCSIPE3" width="1" begin="3" end="3" resetval="0" description="SPISCSx Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description=""/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="SCSIPE2" width="1" begin="2" end="2" resetval="0" description="SPISCSx Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description=""/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="SCSIPE1" width="1" begin="1" end="1" resetval="0" description="SPISCSx Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description=""/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
		<bitfield id="SCSIPE0" width="1" begin="0" end="0" resetval="0" description="SPISCSx Pull Control Enable" range="" rwaccess="RW">
			<bitenum id="Enable" value="0" token="Enable" description=""/>
			<bitenum id="Disable" value="1" token="Disable" description=""/>
		</bitfield>
	</register>
	<register id="SPIPC8" acronym="SPIPC8" offset="0x34" width="32" description="SPI Pin Control Register 8">
		<bitfield id="_RESV" width="20" begin="31" end="12" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SOMIPSL" width="1" begin="11" end="11" resetval="1" description="Slave out, master in Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description="SOMIDIR=0 0: Pull Control on SPISOMI pin is enabled. 1: Pull Control on SPISOMI pin is Disabled."/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="SIMOPSL" width="1" begin="10" end="10" resetval="1" description="Slave in, Master out Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description="0: Pull Control on SPISIMO pin is enabled. 1: Pull Control on SPISIMO pin is Disabled."/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="CLKPSL" width="1" begin="9" end="9" resetval="1" description="SPI clock Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description="0: Pull Control on SPICLK is enabled. 1: Pull Control on SPICLK is Disabled"/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="ENAPSL" width="1" begin="8" end="8" resetval="1" description="SPIENA Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description="0: Pull Control on SPIENA pin is enabled. 1:Pull Control on SPIENA pin is disabled.."/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="SCSPSL7" width="1" begin="7" end="7" resetval="1" description="SPISCSx Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description="0: Pull Control on SPISCSx pin is enabled. 1: Pull Control on SPISCSx is disabled."/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="SCSPSL6" width="1" begin="6" end="6" resetval="1" description="SPISCSx Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description=""/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="SCSPSL5" width="1" begin="5" end="5" resetval="1" description="SPISCSx Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description=""/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="SCSPSL4" width="1" begin="4" end="4" resetval="1" description="SPISCSx Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description=""/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="SCSPSL3" width="1" begin="3" end="3" resetval="1" description="SPISCSx Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description=""/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="SCSPSL2" width="1" begin="2" end="2" resetval="1" description="SPISCSx Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description=""/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="SCSPSL1" width="1" begin="1" end="1" resetval="1" description="SPISCSx Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description=""/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
		<bitfield id="SCSPSL0" width="1" begin="0" end="0" resetval="1" description="SPISCSx Pull Select" range="" rwaccess="RW">
			<bitenum id="Pulldown" value="0" token="Pulldown" description=""/>
			<bitenum id="Pullup" value="1" token="Pullup" description=""/>
		</bitfield>
	</register>
	<register id="SPIDAT0" acronym="SPIDAT0" offset="0x38" width="32" description="SPI Shift Register">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="SPIDAT0" width="16" begin="15" end="0" resetval="0" description="SPIDAT0 Shift Register " range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="SPIDAT1" acronym="SPIDAT1" offset="0x3C" width="32" description="SPI Shift register">
		<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="CSHOLD" width="1" begin="28" end="28" resetval="0" description="Chip Select Hold Mode." range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description="0: Chip Select de-activated. 1: Chip Select active."/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="WDEL" width="1" begin="26" end="26" resetval="0" description="Delay Counter Enable." range="" rwaccess="RW">
			<bitenum id="NoDelay" value="0" token="NoDelay" description="0: No Delay Inserted. 1: After the transaction WDELAY of the corresponding data format is loaded into the delay counter."/>
			<bitenum id="Delay" value="1" token="Delay" description=""/>
		</bitfield>
		<bitfield id="DFSEL" width="2" begin="25" end="24" resetval="0" description="Data Word Format Select." range="" rwaccess="RW">
			<bitenum id="FMT0" value="0" token="FMT0" description="00: DWF  0 selected. 01; DWF 1 selected. 10: DWF 2 selected. 11: DWF 3 selected. "/>
			<bitenum id="FMT1" value="1" token="FMT1" description=""/>
			<bitenum id="FMT2" value="2" token="FMT2" description=""/>
			<bitenum id="FMT3" value="3" token="FMT3" description=""/>
		</bitfield>
		<bitfield id="CSNR" width="8" begin="23" end="16" resetval="0" description="Chip Select no." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SPIDAT1" width="16" begin="15" end="0" resetval="0" description="SPI shift data 1." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="SPIBUF" acronym="SPIBUF" offset="0x40" width="32" description="Buffer register">
		<bitfield id="RXEMPTY" width="1" begin="31" end="31" resetval="1" description="Receive Data buffer empty" range="" rwaccess="R">
			<bitenum id="Yes" value="0" token="Yes" description=""/>
			<bitenum id="No" value="1" token="No" description=""/>
		</bitfield>
		<bitfield id="RXOVR" width="1" begin="30" end="30" resetval="0" description="RX data buffer overrun" range="" rwaccess="R">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="TXFULL" width="1" begin="29" end="29" resetval="0" description="TX data buffer full." range="" rwaccess="R">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="BITERR" width="1" begin="28" end="28" resetval="0" description="Bit error: mismatch of the transmitted data and internal transmit data." range="" rwaccess="R">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="DESYNC" width="1" begin="27" end="27" resetval="0" description="Desynchronization of the slave device." range="" rwaccess="R">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="PARITYERR" width="1" begin="26" end="26" resetval="0" description="Parity Error." range="" rwaccess="R">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="TIMEOUT" width="1" begin="25" end="25" resetval="0" description="Timeout" range="" rwaccess="R">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="1" begin="24" end="24" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="LCSNR" width="8" begin="23" end="16" resetval="0" description="Last Chip Select No." range="" rwaccess="R">
		</bitfield>
		<bitfield id="SPIBUF" width="16" begin="15" end="0" resetval="0" description="MibSPI Buffer." range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="SPIEMU" acronym="SPIEMU" offset="0x44" width="32" description="SPI Emulation Register">
		<bitfield id="_RESV" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SPIEMU" width="16" begin="15" end="0" resetval="0" description="MibSPI Emulation" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="SPIDELAY" acronym="SPIDELAY" offset="0x48" width="32" description="SPI Delay Register.">
		<bitfield id="_RESV" width="3" begin="31" end="29" resetval="0" description="Reserved  " range="" rwaccess="N">
		</bitfield>
		<bitfield id="C2T" width="5" begin="28" end="24" resetval="0" description="chip-select-active-to-transmit-start-delay" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="23" end="21" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="T2C" width="5" begin="20" end="16" resetval="0" description="Transmit-end-to-chip-select-inactive-delay." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="T2E" width="8" begin="15" end="8" resetval="0" description="Transmit-data-finished-to-ENA-pin-inactive-time-out" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="C2E" width="8" begin="7" end="0" resetval="0" description="Chip-select-active-to-enable-signal-active-time-out." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="SPIDEF" acronym="SPIDEF" offset="0x4C" width="32" description="SPI Default Chip Select Register.">
		<bitfield id="_RESV" width="24" begin="31" end="8" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="CSDEF" width="8" begin="7" end="0" resetval="0xFF" description="Chip select Default Pattern." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="SPIFMT_0" acronym="SPIFMT_0" offset="80" width="32" description="SPI Data Format Registers">
		<bitfield id="_RESV" width="2" begin="31" end="30" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="WDELAY" width="6" begin="29" end="24" resetval="0" description="Delay in between transmissions for data format x." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PARPOL" width="1" begin="23" end="23" resetval="0" description="Parity Polarity: Even/Odd." range="" rwaccess="RW">
			<bitenum id="Even" value="0" token="Even" description=""/>
			<bitenum id="Odd" value="1" token="Odd" description=""/>
		</bitfield>
		<bitfield id="PARITY" width="1" begin="22" end="22" resetval="0" description="Parity Enable for data format x." range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="WAITEN" width="1" begin="21" end="21" resetval="0" description="Master waits for ENA signal from slave for data format x." range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="SHIFTDIR" width="1" begin="20" end="20" resetval="0" description="Shift direction for data format x." range="" rwaccess="RW">
			<bitenum id="MSBFirst" value="0" token="MSBFirst" description=""/>
			<bitenum id="LSBFirst" value="1" token="LSBFirst" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="POLARITY" width="1" begin="17" end="17" resetval="0" description="SPI data format x clock polarity." range="" rwaccess="RW">
			<bitenum id="InactiveLo" value="0" token="InactiveLo" description=""/>
			<bitenum id="InactiveHi" value="1" token="InactiveHi" description=""/>
		</bitfield>
		<bitfield id="PHASE" width="1" begin="16" end="16" resetval="0" description="SPI data format x clock delay." range="" rwaccess="RW">
			<bitenum id="IN" value="0" token="IN" description=""/>
			<bitenum id="OUT" value="1" token="OUT" description=""/>
		</bitfield>
		<bitfield id="PRESCALE" width="8" begin="15" end="8" resetval="0" description="SPI data format x prescaler." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="7" end="5" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="CHARLEN" width="5" begin="4" end="0" resetval="0" description="SPI data format x data word length." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="SPIFMT_1" acronym="SPIFMT_1" offset="84" width="32" description="SPI Data Format Registers">
		<bitfield id="_RESV" width="2" begin="31" end="30" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="WDELAY" width="6" begin="29" end="24" resetval="0" description="Delay in between transmissions for data format x." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PARPOL" width="1" begin="23" end="23" resetval="0" description="Parity Polarity: Even/Odd." range="" rwaccess="RW">
			<bitenum id="Even" value="0" token="Even" description=""/>
			<bitenum id="Odd" value="1" token="Odd" description=""/>
		</bitfield>
		<bitfield id="PARITY" width="1" begin="22" end="22" resetval="0" description="Parity Enable for data format x." range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="WAITEN" width="1" begin="21" end="21" resetval="0" description="Master waits for ENA signal from slave for data format x." range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="SHIFTDIR" width="1" begin="20" end="20" resetval="0" description="Shift direction for data format x." range="" rwaccess="RW">
			<bitenum id="MSBFirst" value="0" token="MSBFirst" description=""/>
			<bitenum id="LSBFirst" value="1" token="LSBFirst" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="POLARITY" width="1" begin="17" end="17" resetval="0" description="SPI data format x clock polarity." range="" rwaccess="RW">
			<bitenum id="InactiveLo" value="0" token="InactiveLo" description=""/>
			<bitenum id="InactiveHi" value="1" token="InactiveHi" description=""/>
		</bitfield>
		<bitfield id="PHASE" width="1" begin="16" end="16" resetval="0" description="SPI data format x clock delay." range="" rwaccess="RW">
			<bitenum id="IN" value="0" token="IN" description=""/>
			<bitenum id="OUT" value="1" token="OUT" description=""/>
		</bitfield>
		<bitfield id="PRESCALE" width="8" begin="15" end="8" resetval="0" description="SPI data format x prescaler." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="7" end="5" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="CHARLEN" width="5" begin="4" end="0" resetval="0" description="SPI data format x data word length." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="SPIFMT_2" acronym="SPIFMT_2" offset="88" width="32" description="SPI Data Format Registers">
		<bitfield id="_RESV" width="2" begin="31" end="30" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="WDELAY" width="6" begin="29" end="24" resetval="0" description="Delay in between transmissions for data format x." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PARPOL" width="1" begin="23" end="23" resetval="0" description="Parity Polarity: Even/Odd." range="" rwaccess="RW">
			<bitenum id="Even" value="0" token="Even" description=""/>
			<bitenum id="Odd" value="1" token="Odd" description=""/>
		</bitfield>
		<bitfield id="PARITY" width="1" begin="22" end="22" resetval="0" description="Parity Enable for data format x." range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="WAITEN" width="1" begin="21" end="21" resetval="0" description="Master waits for ENA signal from slave for data format x." range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="SHIFTDIR" width="1" begin="20" end="20" resetval="0" description="Shift direction for data format x." range="" rwaccess="RW">
			<bitenum id="MSBFirst" value="0" token="MSBFirst" description=""/>
			<bitenum id="LSBFirst" value="1" token="LSBFirst" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="POLARITY" width="1" begin="17" end="17" resetval="0" description="SPI data format x clock polarity." range="" rwaccess="RW">
			<bitenum id="InactiveLo" value="0" token="InactiveLo" description=""/>
			<bitenum id="InactiveHi" value="1" token="InactiveHi" description=""/>
		</bitfield>
		<bitfield id="PHASE" width="1" begin="16" end="16" resetval="0" description="SPI data format x clock delay." range="" rwaccess="RW">
			<bitenum id="IN" value="0" token="IN" description=""/>
			<bitenum id="OUT" value="1" token="OUT" description=""/>
		</bitfield>
		<bitfield id="PRESCALE" width="8" begin="15" end="8" resetval="0" description="SPI data format x prescaler." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="7" end="5" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="CHARLEN" width="5" begin="4" end="0" resetval="0" description="SPI data format x data word length." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="SPIFMT_3" acronym="SPIFMT_3" offset="92" width="32" description="SPI Data Format Registers">
		<bitfield id="_RESV" width="2" begin="31" end="30" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="WDELAY" width="6" begin="29" end="24" resetval="0" description="Delay in between transmissions for data format x." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PARPOL" width="1" begin="23" end="23" resetval="0" description="Parity Polarity: Even/Odd." range="" rwaccess="RW">
			<bitenum id="Even" value="0" token="Even" description=""/>
			<bitenum id="Odd" value="1" token="Odd" description=""/>
		</bitfield>
		<bitfield id="PARITY" width="1" begin="22" end="22" resetval="0" description="Parity Enable for data format x." range="" rwaccess="RW">
			<bitenum id="Disable" value="0" token="Disable" description=""/>
			<bitenum id="Enable" value="1" token="Enable" description=""/>
		</bitfield>
		<bitfield id="WAITEN" width="1" begin="21" end="21" resetval="0" description="Master waits for ENA signal from slave for data format x." range="" rwaccess="RW">
			<bitenum id="No" value="0" token="No" description=""/>
			<bitenum id="Yes" value="1" token="Yes" description=""/>
		</bitfield>
		<bitfield id="SHIFTDIR" width="1" begin="20" end="20" resetval="0" description="Shift direction for data format x." range="" rwaccess="RW">
			<bitenum id="MSBFirst" value="0" token="MSBFirst" description=""/>
			<bitenum id="LSBFirst" value="1" token="LSBFirst" description=""/>
		</bitfield>
		<bitfield id="_RESV" width="2" begin="19" end="18" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="POLARITY" width="1" begin="17" end="17" resetval="0" description="SPI data format x clock polarity." range="" rwaccess="RW">
			<bitenum id="InactiveLo" value="0" token="InactiveLo" description=""/>
			<bitenum id="InactiveHi" value="1" token="InactiveHi" description=""/>
		</bitfield>
		<bitfield id="PHASE" width="1" begin="16" end="16" resetval="0" description="SPI data format x clock delay." range="" rwaccess="RW">
			<bitenum id="IN" value="0" token="IN" description=""/>
			<bitenum id="OUT" value="1" token="OUT" description=""/>
		</bitfield>
		<bitfield id="PRESCALE" width="8" begin="15" end="8" resetval="0" description="SPI data format x prescaler." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RESV" width="3" begin="7" end="5" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="CHARLEN" width="5" begin="4" end="0" resetval="0" description="SPI data format x data word length." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="TGINTVEC_0" acronym="TGINTVEC_0" offset="96" width="32" description="SPI Interrupt Vector Registers">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="INTVECT" width="5" begin="5" end="1" resetval="0" description="Interrupt Vector for interrupt line INT0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="SUSPEND" width="1" begin="0" end="0" resetval="0" description="Transfer suspended/transfer finished interrupt." range="" rwaccess="R">
			<bitenum id="FINISH" value="0" token="FINISH" description=""/>
		</bitfield>
	</register>
	<register id="TGINTVEC_1" acronym="TGINTVEC_1" offset="100" width="32" description="SPI Interrupt Vector Registers">
		<bitfield id="_RESV" width="26" begin="31" end="6" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="INTVECT" width="5" begin="5" end="1" resetval="0" description="Interrupt Vector for interrupt line INT0." range="" rwaccess="R">
		</bitfield>
		<bitfield id="SUSPEND" width="1" begin="0" end="0" resetval="0" description="Transfer suspended/transfer finished interrupt." range="" rwaccess="R">
			<bitenum id="FINISH" value="0" token="FINISH" description=""/>
		</bitfield>
	</register>
	<register id="MIBSPIE" acronym="MIBSPIE" offset="0x70" width="32" description="MibSPI Enable Register ">
		<bitfield id="_RESV" width="31" begin="31" end="1" resetval="0" description="Reserved." range="" rwaccess="N">
		</bitfield>
		<bitfield id="MIBSPIENA" width="1" begin="0" end="0" resetval="0" description="MibSPI Enable." range="" rwaccess="RW">
			<bitenum id="NO" value="0" token="NO" description=""/>
			<bitenum id="YES" value="1" token="YES" description=""/>
		</bitfield>
	</register>
</module>
