library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity baoshijishu is
	port (
	clk:in Std_logic;
   enable:in Std_logic;
	q:buffer Std_logic_vector(3 downto 0));
end baoshijishu;

architecture ak of baoshijishu is

begin

process(clk)--计数器秒表
	begin		
		if(enable='1') then
			q<="1010";
			if(clk'event and clk='1') then
							if(q>"0000") then
								q<=q-1;
							end if;	
			end if;
		end if;
	end process;	
end ak;