// Seed: 3861131044
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input supply0 id_6,
    output id_7,
    input id_8,
    output id_9
);
  assign id_1[1] = id_4[1];
  assign id_5 = id_3;
  int id_10, id_11;
  assign id_1 = id_6;
endmodule
